Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 01 15:21:49 2016
| Host         : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file OSC_top_timing_summary_routed.rpt -rpx OSC_top_timing_summary_routed.rpx
| Design       : OSC_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 234 register/latch pins with no clock driven by root clock pin: nolabel_line172/clk_AD_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line172/u_debounce/inst/cclk_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line172/u_debounce/inst/delay1_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line172/u_debounce/inst/delay2_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line172/u_debounce/inst/delay3_reg[0]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: u_CalFre/clk1Hz_reg/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u_ram/vopp_reg_rep/CLKARDCLK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u_ram/vopp_reg_rep__0/CLKARDCLK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u_ram/vopp_reg_rep_rep/CLKARDCLK (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_xadc/inst/MEASURED_AUX2_reg[15]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1746 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 11 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.948      -51.450                     21                  199       -0.156       -0.461                      5                  199        3.000        0.000                       0                   116  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
mclk              {0.000 5.000}      10.000          100.000         
  clk_out1_clock  {0.000 5.000}      10.000          100.000         
  clk_out2_clock  {0.000 6.667}      13.333          75.000          
  clk_out3_clock  {0.000 10.000}     20.000          50.000          
  clk_out4_clock  {0.000 20.000}     40.000          25.000          
  clk_out5_clock  {0.000 40.000}     80.000          12.500          
  clkfbout_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clock        4.884        0.000                      0                  166        0.221        0.000                      0                  166        4.500        0.000                       0                    81  
  clk_out2_clock        8.380        0.000                      0                   21        1.079        0.000                      0                   21        6.167        0.000                       0                    13  
  clk_out3_clock       15.041        0.000                      0                   21        1.079        0.000                      0                   21        9.500        0.000                       0                    13  
  clk_out4_clock       35.030        0.000                      0                   54        0.190        0.000                      0                   54       19.500        0.000                       0                    36  
  clk_out5_clock       75.019        0.000                      0                   21        1.079        0.000                      0                   21       39.500        0.000                       0                    13  
  clkfbout_clock                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clock  clk_out1_clock       -1.241      -15.600                     21                   21        0.146        0.000                      0                   21  
clk_out3_clock  clk_out1_clock        5.314        0.000                      0                   21        0.172        0.000                      0                   21  
clk_out4_clock  clk_out1_clock        3.757        0.000                      0                   21        0.654        0.000                      0                   21  
clk_out5_clock  clk_out1_clock        4.097        0.000                      0                   21        0.526        0.000                      0                   21  
clk_out1_clock  clk_out2_clock       -2.948      -51.450                     21                   21        0.869        0.000                      0                   21  
clk_out3_clock  clk_out2_clock        1.219        0.000                      0                   21        0.573        0.000                      0                   21  
clk_out4_clock  clk_out2_clock        6.329        0.000                      0                   21        1.055        0.000                      0                   21  
clk_out5_clock  clk_out2_clock        6.670        0.000                      0                   21        0.927        0.000                      0                   21  
clk_out1_clock  clk_out3_clock        3.801        0.000                      0                   21        0.824        0.000                      0                   21  
clk_out2_clock  clk_out3_clock        1.413        0.000                      0                   21        0.502        0.000                      0                   21  
clk_out4_clock  clk_out3_clock       13.083        0.000                      0                   21        1.015        0.000                      0                   21  
clk_out5_clock  clk_out3_clock       13.423        0.000                      0                   21        0.887        0.000                      0                   21  
clk_out1_clock  clk_out4_clock        4.920        0.000                      0                   21        0.166        0.000                      0                   21  
clk_out2_clock  clk_out4_clock        9.200        0.000                      0                   21       -0.156       -0.461                      5                   21  
clk_out3_clock  clk_out4_clock       15.759        0.000                      0                   21       -0.125       -0.306                      5                   21  
clk_out5_clock  clk_out4_clock       34.554        0.000                      0                   21        0.239        0.000                      0                   21  
clk_out1_clock  clk_out5_clock        4.654        0.000                      0                   21        0.307        0.000                      0                   21  
clk_out2_clock  clk_out5_clock        8.934        0.000                      0                   21       -0.015       -0.015                      1                   21  
clk_out3_clock  clk_out5_clock       15.494        0.000                      0                   21        0.016        0.000                      0                   21  
clk_out4_clock  clk_out5_clock       33.947        0.000                      0                   21        0.509        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.076ns (23.424%)  route 3.518ns (76.576%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.550    -0.962    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  u_CalFre/clk_1Hz_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     0.181    u_CalFre/clk_1Hz_cnt_reg[3]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     0.305 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     0.952    u_CalFre/clk_1Hz_cnt[0]_i_11_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  u_CalFre/clk_1Hz_cnt[0]_i_10/O
                         net (fo=1, routed)           0.417     1.493    u_CalFre/clk_1Hz_cnt[0]_i_10_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.617 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.492     2.109    u_CalFre/clk_1Hz_cnt[0]_i_9_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.233 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.299     2.532    u_CalFre/clk_1Hz_cnt[0]_i_4_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.124     2.656 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          0.975     3.632    u_CalFre/clear
    SLICE_X45Y91         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.437     8.441    u_CalFre/clk_out1
    SLICE_X45Y91         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[24]/C
                         clock pessimism              0.576     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X45Y91         FDRE (Setup_fdre_C_R)       -0.429     8.516    u_CalFre/clk_1Hz_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.076ns (23.424%)  route 3.518ns (76.576%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.550    -0.962    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  u_CalFre/clk_1Hz_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     0.181    u_CalFre/clk_1Hz_cnt_reg[3]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     0.305 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     0.952    u_CalFre/clk_1Hz_cnt[0]_i_11_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  u_CalFre/clk_1Hz_cnt[0]_i_10/O
                         net (fo=1, routed)           0.417     1.493    u_CalFre/clk_1Hz_cnt[0]_i_10_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.617 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.492     2.109    u_CalFre/clk_1Hz_cnt[0]_i_9_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.233 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.299     2.532    u_CalFre/clk_1Hz_cnt[0]_i_4_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.124     2.656 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          0.975     3.632    u_CalFre/clear
    SLICE_X45Y91         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.437     8.441    u_CalFre/clk_out1
    SLICE_X45Y91         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[25]/C
                         clock pessimism              0.576     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X45Y91         FDRE (Setup_fdre_C_R)       -0.429     8.516    u_CalFre/clk_1Hz_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.076ns (23.424%)  route 3.518ns (76.576%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.550    -0.962    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  u_CalFre/clk_1Hz_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     0.181    u_CalFre/clk_1Hz_cnt_reg[3]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     0.305 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     0.952    u_CalFre/clk_1Hz_cnt[0]_i_11_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  u_CalFre/clk_1Hz_cnt[0]_i_10/O
                         net (fo=1, routed)           0.417     1.493    u_CalFre/clk_1Hz_cnt[0]_i_10_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.617 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.492     2.109    u_CalFre/clk_1Hz_cnt[0]_i_9_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.233 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.299     2.532    u_CalFre/clk_1Hz_cnt[0]_i_4_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.124     2.656 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          0.975     3.632    u_CalFre/clear
    SLICE_X45Y91         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.437     8.441    u_CalFre/clk_out1
    SLICE_X45Y91         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[26]/C
                         clock pessimism              0.576     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X45Y91         FDRE (Setup_fdre_C_R)       -0.429     8.516    u_CalFre/clk_1Hz_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.076ns (24.152%)  route 3.379ns (75.848%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.550    -0.962    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  u_CalFre/clk_1Hz_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     0.181    u_CalFre/clk_1Hz_cnt_reg[3]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     0.305 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     0.952    u_CalFre/clk_1Hz_cnt[0]_i_11_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  u_CalFre/clk_1Hz_cnt[0]_i_10/O
                         net (fo=1, routed)           0.417     1.493    u_CalFre/clk_1Hz_cnt[0]_i_10_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.617 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.492     2.109    u_CalFre/clk_1Hz_cnt[0]_i_9_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.233 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.299     2.532    u_CalFre/clk_1Hz_cnt[0]_i_4_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.124     2.656 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          0.837     3.493    u_CalFre/clear
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.436     8.440    u_CalFre/clk_out1
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[20]/C
                         clock pessimism              0.576     9.016    
                         clock uncertainty           -0.072     8.944    
    SLICE_X45Y90         FDRE (Setup_fdre_C_R)       -0.429     8.515    u_CalFre/clk_1Hz_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.076ns (24.152%)  route 3.379ns (75.848%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.550    -0.962    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  u_CalFre/clk_1Hz_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     0.181    u_CalFre/clk_1Hz_cnt_reg[3]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     0.305 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     0.952    u_CalFre/clk_1Hz_cnt[0]_i_11_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  u_CalFre/clk_1Hz_cnt[0]_i_10/O
                         net (fo=1, routed)           0.417     1.493    u_CalFre/clk_1Hz_cnt[0]_i_10_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.617 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.492     2.109    u_CalFre/clk_1Hz_cnt[0]_i_9_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.233 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.299     2.532    u_CalFre/clk_1Hz_cnt[0]_i_4_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.124     2.656 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          0.837     3.493    u_CalFre/clear
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.436     8.440    u_CalFre/clk_out1
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[21]/C
                         clock pessimism              0.576     9.016    
                         clock uncertainty           -0.072     8.944    
    SLICE_X45Y90         FDRE (Setup_fdre_C_R)       -0.429     8.515    u_CalFre/clk_1Hz_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.076ns (24.152%)  route 3.379ns (75.848%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.550    -0.962    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  u_CalFre/clk_1Hz_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     0.181    u_CalFre/clk_1Hz_cnt_reg[3]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     0.305 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     0.952    u_CalFre/clk_1Hz_cnt[0]_i_11_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  u_CalFre/clk_1Hz_cnt[0]_i_10/O
                         net (fo=1, routed)           0.417     1.493    u_CalFre/clk_1Hz_cnt[0]_i_10_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.617 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.492     2.109    u_CalFre/clk_1Hz_cnt[0]_i_9_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.233 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.299     2.532    u_CalFre/clk_1Hz_cnt[0]_i_4_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.124     2.656 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          0.837     3.493    u_CalFre/clear
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.436     8.440    u_CalFre/clk_out1
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[22]/C
                         clock pessimism              0.576     9.016    
                         clock uncertainty           -0.072     8.944    
    SLICE_X45Y90         FDRE (Setup_fdre_C_R)       -0.429     8.515    u_CalFre/clk_1Hz_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.076ns (24.152%)  route 3.379ns (75.848%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.550    -0.962    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  u_CalFre/clk_1Hz_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     0.181    u_CalFre/clk_1Hz_cnt_reg[3]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     0.305 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     0.952    u_CalFre/clk_1Hz_cnt[0]_i_11_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  u_CalFre/clk_1Hz_cnt[0]_i_10/O
                         net (fo=1, routed)           0.417     1.493    u_CalFre/clk_1Hz_cnt[0]_i_10_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.617 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.492     2.109    u_CalFre/clk_1Hz_cnt[0]_i_9_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.233 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.299     2.532    u_CalFre/clk_1Hz_cnt[0]_i_4_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.124     2.656 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          0.837     3.493    u_CalFre/clear
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.436     8.440    u_CalFre/clk_out1
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[23]/C
                         clock pessimism              0.576     9.016    
                         clock uncertainty           -0.072     8.944    
    SLICE_X45Y90         FDRE (Setup_fdre_C_R)       -0.429     8.515    u_CalFre/clk_1Hz_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.868ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.780    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    -0.656 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     1.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     2.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.290    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.868    10.841    
                         clock uncertainty           -0.072    10.769    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    10.340    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.868ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.780    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    -0.656 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     1.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     2.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.290    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.868    10.841    
                         clock uncertainty           -0.072    10.769    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    10.340    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.076ns (24.214%)  route 3.368ns (75.786%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.550    -0.962    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  u_CalFre/clk_1Hz_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     0.181    u_CalFre/clk_1Hz_cnt_reg[3]
    SLICE_X44Y85         LUT4 (Prop_lut4_I2_O)        0.124     0.305 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     0.952    u_CalFre/clk_1Hz_cnt[0]_i_11_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  u_CalFre/clk_1Hz_cnt[0]_i_10/O
                         net (fo=1, routed)           0.417     1.493    u_CalFre/clk_1Hz_cnt[0]_i_10_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     1.617 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.492     2.109    u_CalFre/clk_1Hz_cnt[0]_i_9_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.233 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.299     2.532    u_CalFre/clk_1Hz_cnt[0]_i_4_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.124     2.656 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          0.826     3.482    u_CalFre/clear
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.433     8.437    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[0]/C
                         clock pessimism              0.601     9.038    
                         clock uncertainty           -0.072     8.966    
    SLICE_X45Y85         FDRE (Setup_fdre_C_R)       -0.429     8.537    u_CalFre/clk_1Hz_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line172/u_debounce/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/u_debounce/inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.601%)  route 0.143ns (43.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563    -0.618    nolabel_line172/u_debounce/inst/clk
    SLICE_X31Y44         FDRE                                         r  nolabel_line172/u_debounce/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  nolabel_line172/u_debounce/inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.143    -0.335    nolabel_line172/u_debounce/inst/cnt_reg__0[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  nolabel_line172/u_debounce/inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    nolabel_line172/u_debounce/inst/p_0_in[5]
    SLICE_X32Y44         FDRE                                         r  nolabel_line172/u_debounce/inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.832    -0.858    nolabel_line172/u_debounce/inst/clk
    SLICE_X32Y44         FDRE                                         r  nolabel_line172/u_debounce/inst/cnt_reg[5]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.510    nolabel_line172/u_debounce/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_xadc/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_xadc/inst/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.035%)  route 0.178ns (48.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.548    -0.633    u_xadc/inst/clk100
    SLICE_X28Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_xadc/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.178    -0.314    u_xadc/inst/state[2]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  u_xadc/inst/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    u_xadc/inst/FSM_sequential_state[3]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.813    -0.876    u_xadc/inst/clk100
    SLICE_X31Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.275    -0.601    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.092    -0.509    u_xadc/inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_xadc/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_xadc/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.621%)  route 0.167ns (47.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.548    -0.633    u_xadc/inst/clk100
    SLICE_X28Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_xadc/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.167    -0.325    u_xadc/inst/state[2]
    SLICE_X28Y75         LUT4 (Prop_lut4_I1_O)        0.045    -0.280 r  u_xadc/inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    u_xadc/inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.815    -0.875    u_xadc/inst/clk100
    SLICE_X28Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.242    -0.633    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.092    -0.541    u_xadc/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line172/u_debounce/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/u_debounce/inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563    -0.618    nolabel_line172/u_debounce/inst/clk
    SLICE_X32Y44         FDRE                                         r  nolabel_line172/u_debounce/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  nolabel_line172/u_debounce/inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.292    nolabel_line172/u_debounce/inst/cnt_reg__0[1]
    SLICE_X32Y44         LUT5 (Prop_lut5_I2_O)        0.043    -0.249 r  nolabel_line172/u_debounce/inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    nolabel_line172/u_debounce/inst/p_0_in[4]
    SLICE_X32Y44         FDRE                                         r  nolabel_line172/u_debounce/inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.832    -0.858    nolabel_line172/u_debounce/inst/clk
    SLICE_X32Y44         FDRE                                         r  nolabel_line172/u_debounce/inst/cnt_reg[4]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.107    -0.511    nolabel_line172/u_debounce/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line172/u_debounce/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/u_debounce/inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.563    -0.618    nolabel_line172/u_debounce/inst/clk
    SLICE_X31Y44         FDRE                                         r  nolabel_line172/u_debounce/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  nolabel_line172/u_debounce/inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.309    nolabel_line172/u_debounce/inst/cnt_reg__0[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.264 r  nolabel_line172/u_debounce/inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    nolabel_line172/u_debounce/inst/p_0_in[0]
    SLICE_X31Y44         FDRE                                         r  nolabel_line172/u_debounce/inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.832    -0.858    nolabel_line172/u_debounce/inst/clk
    SLICE_X31Y44         FDRE                                         r  nolabel_line172/u_debounce/inst/cnt_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.091    -0.527    nolabel_line172/u_debounce/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_xadc/inst/den_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_xadc/inst/den_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.548    -0.633    u_xadc/inst/clk100
    SLICE_X29Y74         FDRE                                         r  u_xadc/inst/den_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_xadc/inst/den_reg_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.324    u_xadc/inst/den_reg_reg_n_0_[0]
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.045    -0.279 r  u_xadc/inst/den_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_xadc/inst/den_reg[0]_i_1_n_0
    SLICE_X29Y74         FDRE                                         r  u_xadc/inst/den_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.815    -0.875    u_xadc/inst/clk100
    SLICE_X29Y74         FDRE                                         r  u_xadc/inst/den_reg_reg[0]/C
                         clock pessimism              0.242    -0.633    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.091    -0.542    u_xadc/inst/den_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560    -0.621    u_CalFre/clk_out1
    SLICE_X45Y88         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_CalFre/clk_1Hz_cnt_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.361    u_CalFre/clk_1Hz_cnt_reg[15]
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.253 r  u_CalFre/clk_1Hz_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.253    u_CalFre/clk_1Hz_cnt_reg[12]_i_1_n_4
    SLICE_X45Y88         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.830    -0.860    u_CalFre/clk_out1
    SLICE_X45Y88         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[15]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.105    -0.516    u_CalFre/clk_1Hz_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.560    -0.621    u_CalFre/clk_out1
    SLICE_X45Y89         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_CalFre/clk_1Hz_cnt_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.361    u_CalFre/clk_1Hz_cnt_reg[19]
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.253 r  u_CalFre/clk_1Hz_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.253    u_CalFre/clk_1Hz_cnt_reg[16]_i_1_n_4
    SLICE_X45Y89         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.830    -0.860    u_CalFre/clk_out1
    SLICE_X45Y89         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[19]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.105    -0.516    u_CalFre/clk_1Hz_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.561    -0.620    u_CalFre/clk_out1
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_CalFre/clk_1Hz_cnt_reg[23]/Q
                         net (fo=2, routed)           0.119    -0.360    u_CalFre/clk_1Hz_cnt_reg[23]
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.252 r  u_CalFre/clk_1Hz_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    u_CalFre/clk_1Hz_cnt_reg[20]_i_1_n_4
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.831    -0.859    u_CalFre/clk_out1
    SLICE_X45Y90         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[23]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.105    -0.515    u_CalFre/clk_1Hz_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.558    -0.623    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_CalFre/clk_1Hz_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.363    u_CalFre/clk_1Hz_cnt_reg[3]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  u_CalFre/clk_1Hz_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.255    u_CalFre/clk_1Hz_cnt_reg[0]_i_2_n_4
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.826    -0.863    u_CalFre/clk_out1
    SLICE_X45Y85         FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.105    -0.518    u_CalFre/clk_1Hz_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        u_xadc/inst/u_xadc/inst/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    nolabel_line172/u_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y90     u_CalFre/clk_1Hz_cnt_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y90     u_CalFre/clk_1Hz_cnt_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y91     u_CalFre/clk_1Hz_cnt_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y91     u_CalFre/clk_1Hz_cnt_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y91     u_CalFre/clk_1Hz_cnt_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y85     u_CalFre/clk_1Hz_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y91     u_CalFre/clk_1Hz_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y91     u_CalFre/clk_1Hz_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y91     u_CalFre/clk_1Hz_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y85     u_CalFre/clk_1Hz_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y85     u_CalFre/clk_1Hz_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86     u_CalFre/clk_1Hz_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86     u_CalFre/clk_1Hz_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86     u_CalFre/clk_1Hz_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86     u_CalFre/clk_1Hz_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y90     u_CalFre/clk_1Hz_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y90     u_CalFre/clk_1Hz_cnt_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y85     u_CalFre/clk_1Hz_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y85     u_CalFre/clk_1Hz_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86     u_CalFre/clk_1Hz_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86     u_CalFre/clk_1Hz_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86     u_CalFre/clk_1Hz_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86     u_CalFre/clk_1Hz_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     u_CalFre/clk_1Hz_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :            0  Failing Endpoints,  Worst Slack        8.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    -0.796    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.672 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.281    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.737 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.852    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.976 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     2.927    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.051 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     4.344    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.683    13.228    
                         clock uncertainty           -0.076    13.153    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    12.724    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                          -4.344    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    -0.796    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.672 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.281    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.737 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.852    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.976 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     2.927    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.051 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     4.344    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.683    13.228    
                         clock uncertainty           -0.076    13.153    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    12.724    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                          -4.344    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    -0.796    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.672 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.281    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.737 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.852    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.976 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     2.927    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.051 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.333    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.774    13.593    
                         clock uncertainty           -0.076    13.517    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    12.993    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    -0.796    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.672 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.281    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.737 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.852    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.976 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     2.927    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.051 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.333    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.774    13.593    
                         clock uncertainty           -0.076    13.517    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    12.993    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    -0.796    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.672 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.281    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     0.700 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     2.530    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     2.829 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     4.372    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.496 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     4.496    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.683    13.228    
                         clock uncertainty           -0.076    13.153    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    13.182    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  8.686    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.796ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    -0.796    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.672 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.281    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.737 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.852    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.976 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     2.927    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.051 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.333    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.796    13.615    
                         clock uncertainty           -0.076    13.539    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    13.110    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.796ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    -0.796    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.672 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.281    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.737 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.852    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.976 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     2.927    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.051 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.333    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.796    13.615    
                         clock uncertainty           -0.076    13.539    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    13.110    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.796ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    -0.796    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.672 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.281    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.737 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.852    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.976 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     2.927    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.051 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.333    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.796    13.615    
                         clock uncertainty           -0.076    13.539    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    13.110    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.796ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    -0.796    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.672 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.281    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.737 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.852    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.976 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     2.927    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.051 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.333    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.796    13.615    
                         clock uncertainty           -0.076    13.539    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    13.110    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.796ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    -0.796    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.672 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.281    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.737 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.852    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.976 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     2.927    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.051 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.333    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.796    13.615    
                         clock uncertainty           -0.076    13.539    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    13.110    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  8.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.044    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.089 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.089    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.211    -0.097    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.010    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.082    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.127    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.211    -0.097    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.024    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.125    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.174 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.174    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.211    -0.097    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.010    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.149    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.194 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.211    -0.097    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.023    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.005 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.100    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.145 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.145    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.162    -0.146    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092    -0.054    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.010    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.055 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.055    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.460    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.180    -0.280    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092    -0.188    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.078    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.123 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.123    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.460    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.180    -0.280    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091    -0.189    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.236    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.175    -0.133    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009    -0.124    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.236    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.175    -0.133    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009    -0.124    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.226    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.271    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363    -0.376    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.191    -0.184    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092    -0.092    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  1.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y4    nolabel_line172/u_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X39Y48     nolabel_line172/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X39Y48     nolabel_line172/cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X38Y48     nolabel_line172/cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X39Y48     nolabel_line172/cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X37Y47     nolabel_line172/cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X37Y47     nolabel_line172/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack       15.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.041ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     4.451    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.703    20.002    
                         clock uncertainty           -0.081    19.921    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    19.492    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                 15.041    

Slack (MET) :             15.041ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     4.451    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.703    20.002    
                         clock uncertainty           -0.081    19.921    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    19.492    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                 15.041    

Slack (MET) :             15.321ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.794    20.366    
                         clock uncertainty           -0.081    20.285    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    19.761    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.761    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                 15.321    

Slack (MET) :             15.321ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.794    20.366    
                         clock uncertainty           -0.081    20.285    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    19.761    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.761    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                 15.321    

Slack (MET) :             15.347ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     0.807 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     2.637    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     2.936 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     4.479    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.603 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     4.603    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.703    20.002    
                         clock uncertainty           -0.081    19.921    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    19.950    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 15.347    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.816    20.388    
                         clock uncertainty           -0.081    20.307    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.878    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.878    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.816    20.388    
                         clock uncertainty           -0.081    20.307    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.878    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.878    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.816    20.388    
                         clock uncertainty           -0.081    20.307    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.878    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.878    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.816    20.388    
                         clock uncertainty           -0.081    20.307    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.878    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.878    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.816    20.388    
                         clock uncertainty           -0.081    20.307    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.878    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.878    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                 15.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.075    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.120 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.120    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.202    -0.066    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.041    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.113    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.158    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.202    -0.066    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.055    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.156    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.205 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.205    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.202    -0.066    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.041    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.180    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.225 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.225    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.202    -0.066    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.054    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.026 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.131    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.176 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.176    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.153    -0.115    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092    -0.023    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.041    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.086 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.086    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.420    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.171    -0.249    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092    -0.157    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.109    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.154 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.154    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.420    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.171    -0.249    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091    -0.158    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.267    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.166    -0.102    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009    -0.093    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.267    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.166    -0.102    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009    -0.093    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.257    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.302    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363    -0.336    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.182    -0.153    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092    -0.061    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    nolabel_line172/u_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y48     nolabel_line172/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y48     nolabel_line172/cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y48     nolabel_line172/cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y48     nolabel_line172/cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y47     nolabel_line172/cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y48     nolabel_line172/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y48     nolabel_line172/cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y48     nolabel_line172/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y49     nolabel_line172/clk_AD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clock
  To Clock:  clk_out4_clock

Setup :            0  Failing Endpoints,  Worst Slack       35.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.030ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.997    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              1.119    41.548    
                         clock uncertainty           -0.092    41.456    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    41.027    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         41.027    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 35.030    

Slack (MET) :             35.030ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.997    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              1.119    41.548    
                         clock uncertainty           -0.092    41.456    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    41.027    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         41.027    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 35.030    

Slack (MET) :             35.310ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              1.210    41.913    
                         clock uncertainty           -0.092    41.821    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    41.297    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         41.297    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 35.310    

Slack (MET) :             35.310ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              1.210    41.913    
                         clock uncertainty           -0.092    41.821    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    41.297    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         41.297    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 35.310    

Slack (MET) :             35.336ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     2.354 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     4.183    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     4.482 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     6.025    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.149 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     6.149    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              1.119    41.548    
                         clock uncertainty           -0.092    41.456    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    41.485    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         41.485    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 35.336    

Slack (MET) :             35.427ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              1.232    41.935    
                         clock uncertainty           -0.092    41.843    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    41.414    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         41.414    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 35.427    

Slack (MET) :             35.427ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              1.232    41.935    
                         clock uncertainty           -0.092    41.843    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    41.414    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         41.414    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 35.427    

Slack (MET) :             35.427ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              1.232    41.935    
                         clock uncertainty           -0.092    41.843    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    41.414    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         41.414    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 35.427    

Slack (MET) :             35.427ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              1.232    41.935    
                         clock uncertainty           -0.092    41.843    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    41.414    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         41.414    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 35.427    

Slack (MET) :             35.427ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              1.232    41.935    
                         clock uncertainty           -0.092    41.843    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    41.414    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         41.414    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 35.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_vga/inst/pixel_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/hsync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.552    -0.629    u_vga/inst/vga_pclk
    SLICE_X46Y71         FDCE                                         r  u_vga/inst/pixel_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.465 r  u_vga/inst/pixel_cnt_reg[2]/Q
                         net (fo=4, routed)           0.085    -0.380    u_vga/inst/pixel_cnt_reg[2]
    SLICE_X47Y71         LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  u_vga/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.335    u_vga/inst/p_0_in__0
    SLICE_X47Y71         FDPE                                         r  u_vga/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.820    -0.870    u_vga/inst/vga_pclk
    SLICE_X47Y71         FDPE                                         r  u_vga/inst/hsync_reg/C
                         clock pessimism              0.254    -0.616    
    SLICE_X47Y71         FDPE (Hold_fdpe_C_D)         0.091    -0.525    u_vga/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.557%)  route 0.111ns (37.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.554    -0.627    u_vga/inst/vga_pclk
    SLICE_X48Y77         FDCE                                         r  u_vga/inst/line_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  u_vga/inst/line_cnt_reg[1]/Q
                         net (fo=8, routed)           0.111    -0.375    u_vga/inst/line_cnt_reg__0[1]
    SLICE_X49Y77         LUT5 (Prop_lut5_I0_O)        0.045    -0.330 r  u_vga/inst/line_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    u_vga/inst/p_0_in[4]
    SLICE_X49Y77         FDCE                                         r  u_vga/inst/line_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.820    -0.869    u_vga/inst/vga_pclk
    SLICE_X49Y77         FDCE                                         r  u_vga/inst/line_cnt_reg[4]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X49Y77         FDCE (Hold_fdce_C_D)         0.091    -0.523    u_vga/inst/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.103%)  route 0.146ns (43.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.554    -0.627    u_vga/inst/vga_pclk
    SLICE_X49Y78         FDCE                                         r  u_vga/inst/line_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.486 f  u_vga/inst/line_cnt_reg[7]/Q
                         net (fo=18, routed)          0.146    -0.341    u_vga/inst/line_cnt_reg__0[7]
    SLICE_X48Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.296 r  u_vga/inst/line_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    u_vga/inst/p_0_in[5]
    SLICE_X48Y78         FDCE                                         r  u_vga/inst/line_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.822    -0.868    u_vga/inst/vga_pclk
    SLICE_X48Y78         FDCE                                         r  u_vga/inst/line_cnt_reg[5]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X48Y78         FDCE (Hold_fdce_C_D)         0.091    -0.523    u_vga/inst/line_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.668%)  route 0.154ns (45.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.552    -0.629    u_vga/inst/vga_pclk
    SLICE_X48Y76         FDCE                                         r  u_vga/inst/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  u_vga/inst/line_cnt_reg[0]/Q
                         net (fo=8, routed)           0.154    -0.334    u_vga/inst/line_cnt_reg__0[0]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.045    -0.289 r  u_vga/inst/line_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    u_vga/inst/p_0_in[1]
    SLICE_X48Y77         FDCE                                         r  u_vga/inst/line_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.820    -0.869    u_vga/inst/vga_pclk
    SLICE_X48Y77         FDCE                                         r  u_vga/inst/line_cnt_reg[1]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X48Y77         FDCE (Hold_fdce_C_D)         0.092    -0.522    u_vga/inst/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.596%)  route 0.155ns (45.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.552    -0.629    u_vga/inst/vga_pclk
    SLICE_X48Y76         FDCE                                         r  u_vga/inst/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.488 f  u_vga/inst/line_cnt_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.334    u_vga/inst/line_cnt_reg__0[0]
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  u_vga/inst/line_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    u_vga/inst/p_0_in[0]
    SLICE_X48Y76         FDCE                                         r  u_vga/inst/line_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.818    -0.871    u_vga/inst/vga_pclk
    SLICE_X48Y76         FDCE                                         r  u_vga/inst/line_cnt_reg[0]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X48Y76         FDCE (Hold_fdce_C_D)         0.092    -0.537    u_vga/inst/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.143%)  route 0.171ns (47.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.554    -0.627    u_vga/inst/vga_pclk
    SLICE_X49Y78         FDCE                                         r  u_vga/inst/line_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  u_vga/inst/line_cnt_reg[7]/Q
                         net (fo=18, routed)          0.171    -0.316    u_vga/inst/line_cnt_reg__0[7]
    SLICE_X49Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  u_vga/inst/line_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    u_vga/inst/line_cnt[7]_i_1_n_0
    SLICE_X49Y78         FDCE                                         r  u_vga/inst/line_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.822    -0.868    u_vga/inst/vga_pclk
    SLICE_X49Y78         FDCE                                         r  u_vga/inst/line_cnt_reg[7]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X49Y78         FDCE (Hold_fdce_C_D)         0.091    -0.536    u_vga/inst/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.977%)  route 0.172ns (48.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.552    -0.629    u_vga/inst/vga_pclk
    SLICE_X47Y78         FDCE                                         r  u_vga/inst/line_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  u_vga/inst/line_cnt_reg[9]/Q
                         net (fo=21, routed)          0.172    -0.316    u_vga/inst/line_cnt_reg__0[9]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.271 r  u_vga/inst/line_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.271    u_vga/inst/p_0_in[9]
    SLICE_X47Y78         FDCE                                         r  u_vga/inst/line_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.820    -0.870    u_vga/inst/vga_pclk
    SLICE_X47Y78         FDCE                                         r  u_vga/inst/line_cnt_reg[9]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X47Y78         FDCE (Hold_fdce_C_D)         0.091    -0.538    u_vga/inst/line_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.348%)  route 0.207ns (52.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.554    -0.627    u_vga/inst/vga_pclk
    SLICE_X49Y78         FDCE                                         r  u_vga/inst/line_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.486 f  u_vga/inst/line_cnt_reg[8]/Q
                         net (fo=17, routed)          0.207    -0.279    u_vga/inst/line_cnt_reg__0[8]
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  u_vga/inst/line_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u_vga/inst/p_0_in[2]
    SLICE_X48Y76         FDCE                                         r  u_vga/inst/line_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.818    -0.871    u_vga/inst/vga_pclk
    SLICE_X48Y76         FDCE                                         r  u_vga/inst/line_cnt_reg[2]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X48Y76         FDCE (Hold_fdce_C_D)         0.091    -0.525    u_vga/inst/line_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.614%)  route 0.205ns (52.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.554    -0.627    u_vga/inst/vga_pclk
    SLICE_X49Y77         FDCE                                         r  u_vga/inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.486 f  u_vga/inst/line_cnt_reg[4]/Q
                         net (fo=6, routed)           0.205    -0.282    u_vga/inst/line_cnt_reg__0[4]
    SLICE_X49Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  u_vga/inst/line_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u_vga/inst/p_0_in[6]
    SLICE_X49Y77         FDCE                                         r  u_vga/inst/line_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.820    -0.869    u_vga/inst/vga_pclk
    SLICE_X49Y77         FDCE                                         r  u_vga/inst/line_cnt_reg[6]/C
                         clock pessimism              0.242    -0.627    
    SLICE_X49Y77         FDCE (Hold_fdce_C_D)         0.092    -0.535    u_vga/inst/line_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_vga/inst/pixel_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/pixel_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.274ns (60.166%)  route 0.181ns (39.834%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.550    -0.631    u_vga/inst/vga_pclk
    SLICE_X46Y73         FDCE                                         r  u_vga/inst/pixel_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.467 f  u_vga/inst/pixel_cnt_reg[10]/Q
                         net (fo=24, routed)          0.181    -0.286    u_vga/inst/pixel_cnt_reg[10]
    SLICE_X46Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.241 r  u_vga/inst/pixel_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    u_vga/inst/pixel_cnt[4]_i_3_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.176 r  u_vga/inst/pixel_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.176    u_vga/inst/pixel_cnt_reg[4]_i_1_n_5
    SLICE_X46Y72         FDCE                                         r  u_vga/inst/pixel_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.818    -0.871    u_vga/inst/vga_pclk
    SLICE_X46Y72         FDCE                                         r  u_vga/inst/pixel_cnt_reg[6]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.134    -0.482    u_vga/inst/pixel_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    nolabel_line172/u_clock/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y73     u_vga/inst/pixel_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y72     u_vga/inst/pixel_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y72     u_vga/inst/pixel_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y72     u_vga/inst/pixel_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y73     u_vga/inst/pixel_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y72     u_vga/inst/pixel_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y72     u_vga/inst/pixel_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y73     u_vga/inst/pixel_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y71     u_vga/inst/pixel_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y72     u_vga/inst/pixel_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y72     u_vga/inst/pixel_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y72     u_vga/inst/pixel_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y72     u_vga/inst/pixel_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y73     u_vga/inst/pixel_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clock
  To Clock:  clk_out5_clock

Setup :            0  Failing Endpoints,  Worst Slack       75.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.019ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out5_clock rise@80.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    1.021ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.645    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              1.021    81.196    
                         clock uncertainty           -0.103    81.093    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    80.664    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         80.664    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 75.019    

Slack (MET) :             75.019ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out5_clock rise@80.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    1.021ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.645    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              1.021    81.196    
                         clock uncertainty           -0.103    81.093    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    80.664    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         80.664    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 75.019    

Slack (MET) :             75.299ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out5_clock rise@80.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    1.112ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              1.112    81.560    
                         clock uncertainty           -0.103    81.457    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    80.933    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         80.933    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 75.299    

Slack (MET) :             75.299ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out5_clock rise@80.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    1.112ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              1.112    81.560    
                         clock uncertainty           -0.103    81.457    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    80.933    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         80.933    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 75.299    

Slack (MET) :             75.325ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out5_clock rise@80.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    1.021ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     2.001 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     3.831    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     4.130 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     5.673    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.797 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.797    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              1.021    81.196    
                         clock uncertainty           -0.103    81.093    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    81.122    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         81.122    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 75.325    

Slack (MET) :             75.416ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out5_clock rise@80.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    1.134ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              1.134    81.582    
                         clock uncertainty           -0.103    81.479    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    81.050    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         81.050    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 75.416    

Slack (MET) :             75.416ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out5_clock rise@80.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    1.134ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              1.134    81.582    
                         clock uncertainty           -0.103    81.479    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    81.050    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         81.050    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 75.416    

Slack (MET) :             75.416ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out5_clock rise@80.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    1.134ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              1.134    81.582    
                         clock uncertainty           -0.103    81.479    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    81.050    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         81.050    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 75.416    

Slack (MET) :             75.416ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out5_clock rise@80.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    1.134ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              1.134    81.582    
                         clock uncertainty           -0.103    81.479    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    81.050    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         81.050    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 75.416    

Slack (MET) :             75.416ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out5_clock rise@80.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    1.134ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              1.134    81.582    
                         clock uncertainty           -0.103    81.479    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    81.050    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         81.050    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 75.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.451    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.496 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.496    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.083     0.311    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.418    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.418    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.489    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.534 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.534    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.083     0.311    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.432    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.532    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.581 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.581    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.083     0.311    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.418    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.418    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.556    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.601    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.083     0.311    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.431    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.403 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.507    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.552 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.552    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.034     0.262    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.354    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.075ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.417    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.462 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.462    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.075    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.052     0.127    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.219    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.075ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.485    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.530 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.530    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.075    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.052     0.127    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.218    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.643    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.047     0.275    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.284    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.643    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.047     0.275    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.284    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.633    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.678 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.678    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.159    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.063     0.223    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.315    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  1.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clock
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y6    nolabel_line172/u_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X39Y48     nolabel_line172/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X39Y48     nolabel_line172/cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X38Y48     nolabel_line172/cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X39Y48     nolabel_line172/cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X37Y47     nolabel_line172/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X38Y48     nolabel_line172/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X38Y48     nolabel_line172/cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X37Y47     nolabel_line172/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X37Y47     nolabel_line172/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X37Y49     nolabel_line172/clk_AD_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X39Y48     nolabel_line172/cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    nolabel_line172/u_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out1_clock

Setup :           21  Failing Endpoints,  Worst Slack       -1.241ns,  Total Violation      -15.600ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.241ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clock rise@30.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 29.974 - 30.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    31.011    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566    28.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    28.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    29.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    29.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    29.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    30.395    
                         clock uncertainty           -0.196    30.199    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    29.770    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.770    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                 -1.241    

Slack (VIOLATED) :        -1.241ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clock rise@30.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 29.974 - 30.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    31.011    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566    28.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    28.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    29.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    29.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    29.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    30.395    
                         clock uncertainty           -0.196    30.199    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    29.770    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.770    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                 -1.241    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clock rise@30.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 30.247 - 30.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566    28.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    28.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    29.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    29.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    30.247    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    30.759    
                         clock uncertainty           -0.196    30.563    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    30.039    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         30.039    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clock rise@30.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 30.247 - 30.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566    28.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    28.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    29.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    29.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    30.247    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    30.759    
                         clock uncertainty           -0.196    30.563    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    30.039    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         30.039    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clock rise@30.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 29.974 - 30.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    27.367 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    29.196    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    29.495 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    31.038    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    31.162 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    31.162    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566    28.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    28.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    29.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    29.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    29.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    30.395    
                         clock uncertainty           -0.196    30.199    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    30.228    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                         -31.162    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clock rise@30.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 30.247 - 30.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566    28.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    28.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    29.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    29.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    30.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    30.781    
                         clock uncertainty           -0.196    30.585    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    30.156    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.156    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clock rise@30.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 30.247 - 30.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566    28.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    28.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    29.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    29.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    30.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    30.781    
                         clock uncertainty           -0.196    30.585    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    30.156    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         30.156    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clock rise@30.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 30.247 - 30.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566    28.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    28.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    29.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    29.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    30.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    30.781    
                         clock uncertainty           -0.196    30.585    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    30.156    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         30.156    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clock rise@30.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 30.247 - 30.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566    28.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    28.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    29.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    29.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    30.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    30.781    
                         clock uncertainty           -0.196    30.585    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    30.156    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         30.156    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clock rise@30.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 30.247 - 30.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566    28.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    28.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    29.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    29.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    30.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    30.781    
                         clock uncertainty           -0.196    30.585    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    30.156    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         30.156    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                 -0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.044    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.089 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.089    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.196     0.836    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.943    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.082    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.127    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.196     0.836    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.957    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.125    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.174 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.174    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.196     0.836    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.943    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.149    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.194 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.196     0.836    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.956    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.005 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.100    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.145 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.145    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.591    
                         clock uncertainty            0.196     0.787    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.879    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.059ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.010    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.055 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.055    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.059    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.457    
                         clock uncertainty            0.196     0.653    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.745    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.059ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.078    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.123 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.123    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.059    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.457    
                         clock uncertainty            0.196     0.653    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.744    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.236    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.604    
                         clock uncertainty            0.196     0.800    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.809    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.236    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.604    
                         clock uncertainty            0.196     0.800    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.809    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.226    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.271    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.025    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.552    
                         clock uncertainty            0.196     0.748    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.840    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.431    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     4.451    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    10.395    
                         clock uncertainty           -0.201    10.194    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429     9.765    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     4.451    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    10.395    
                         clock uncertainty           -0.201    10.194    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429     9.765    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    10.759    
                         clock uncertainty           -0.201    10.558    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    10.034    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    10.759    
                         clock uncertainty           -0.201    10.558    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    10.034    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     0.807 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     2.637    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     2.936 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     4.479    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.603 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     4.603    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    10.395    
                         clock uncertainty           -0.201    10.194    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    10.223    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.223    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.201    10.580    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.151    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.201    10.580    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.151    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.201    10.580    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.151    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.201    10.580    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.151    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    -0.689    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.565 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     0.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     1.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     2.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     3.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     4.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.201    10.580    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.151    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  5.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.075    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.120 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.120    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.201     0.841    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.948    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.113    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.158    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.201     0.841    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.962    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.156    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.205 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.205    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.201     0.841    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.948    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.180    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.225 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.225    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.201     0.841    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.961    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.026 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.131    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.176 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.176    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.591    
                         clock uncertainty            0.201     0.792    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.884    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.059ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.041    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.086 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.086    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.059    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.457    
                         clock uncertainty            0.201     0.658    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.750    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.059ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.109    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.154 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.154    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.059    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.457    
                         clock uncertainty            0.201     0.658    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.749    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.267    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.604    
                         clock uncertainty            0.201     0.805    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.814    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.267    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.604    
                         clock uncertainty            0.201     0.805    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.814    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.257    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.302    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.025    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.552    
                         clock uncertainty            0.201     0.753    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.845    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.457    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.997    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    10.395    
                         clock uncertainty           -0.212    10.183    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429     9.754    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.997    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    10.395    
                         clock uncertainty           -0.212    10.183    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429     9.754    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    10.759    
                         clock uncertainty           -0.212    10.547    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    10.023    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    10.759    
                         clock uncertainty           -0.212    10.547    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    10.023    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     2.354 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     4.183    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     4.482 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     6.025    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.149 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     6.149    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    10.395    
                         clock uncertainty           -0.212    10.183    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    10.212    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.212    10.569    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.140    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.212    10.569    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.140    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.212    10.569    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.140    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.212    10.569    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.140    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.212    10.569    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.140    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  4.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.569    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.614 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.614    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.212     0.852    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.959    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.606    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.651 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.651    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.212     0.852    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.973    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.649    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.698 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.698    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.212     0.852    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.959    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.673    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.718 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.718    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.212     0.852    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.972    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.520 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.624    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.669 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.669    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.591    
                         clock uncertainty            0.212     0.803    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.895    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.059ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.534    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.579 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.579    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.059    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.457    
                         clock uncertainty            0.212     0.669    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.761    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.059ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.602    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.647 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.647    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.059    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.457    
                         clock uncertainty            0.212     0.669    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.760    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.760    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.604    
                         clock uncertainty            0.212     0.816    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.825    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.760    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.604    
                         clock uncertainty            0.212     0.816    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.825    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.750    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.795    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.025    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.552    
                         clock uncertainty            0.212     0.764    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.856    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.939    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.645    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    10.395    
                         clock uncertainty           -0.223    10.171    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429     9.742    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.645    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    10.395    
                         clock uncertainty           -0.223    10.171    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429     9.742    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    10.759    
                         clock uncertainty           -0.223    10.536    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    10.012    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    10.759    
                         clock uncertainty           -0.223    10.536    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    10.012    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.026ns = ( 9.974 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     2.001 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     3.831    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     4.130 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     5.673    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.797 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.797    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544     9.974    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    10.395    
                         clock uncertainty           -0.223    10.171    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    10.200    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.223    10.558    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.129    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.129    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.223    10.558    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.129    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.129    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.223    10.558    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.129    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.129    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.223    10.558    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.129    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.129    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 10.247 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.566     8.571    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.671 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659     9.330    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100     9.430 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    10.247    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    10.781    
                         clock uncertainty           -0.223    10.558    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.129    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.129    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  4.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.451    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.496 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.496    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.223     0.864    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.971    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.489    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.534 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.534    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.223     0.864    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.985    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.532    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.581 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.581    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.223     0.864    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.971    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.556    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.601    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.640    
                         clock uncertainty            0.223     0.864    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.984    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.403 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.507    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.552 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.552    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.591    
                         clock uncertainty            0.223     0.815    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.907    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.059ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.417    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.462 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.462    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.059    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.457    
                         clock uncertainty            0.223     0.680    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.772    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.059ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.485    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.530 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.530    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.059    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.457    
                         clock uncertainty            0.223     0.680    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.771    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.643    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.604    
                         clock uncertainty            0.223     0.828    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.837    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.643    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.093    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.604    
                         clock uncertainty            0.223     0.828    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.837    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.633    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.678 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.678    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.901    -0.788    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056    -0.732 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.394    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.338 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.025    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.552    
                         clock uncertainty            0.223     0.776    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.868    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.810    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out2_clock

Setup :           21  Failing Endpoints,  Worst Slack       -2.948ns,  Total Violation      -51.450ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clock rise@13.333ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    15.290    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    12.967    
                         clock uncertainty           -0.196    12.771    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    12.342    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -15.290    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clock rise@13.333ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    15.290    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    12.967    
                         clock uncertainty           -0.196    12.771    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    12.342    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -15.290    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.668ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clock rise@13.333ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    13.331    
                         clock uncertainty           -0.196    13.136    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    12.612    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                 -2.668    

Slack (VIOLATED) :        -2.668ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clock rise@13.333ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    13.331    
                         clock uncertainty           -0.196    13.136    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    12.612    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                 -2.668    

Slack (VIOLATED) :        -2.641ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clock rise@13.333ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    11.646 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    13.476    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    13.775 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    15.318    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    15.442 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    15.442    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    12.967    
                         clock uncertainty           -0.196    12.771    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    12.800    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -15.442    
  -------------------------------------------------------------------
                         slack                                 -2.641    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clock rise@13.333ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.196    13.158    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.729    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clock rise@13.333ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.196    13.158    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.729    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clock rise@13.333ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.196    13.158    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.729    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clock rise@13.333ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.196    13.158    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.729    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clock rise@13.333ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.196    13.158    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.729    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                 -2.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.366    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.411 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.411    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.196     0.435    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.542    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.404    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.449 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.449    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.196     0.435    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.556    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.447    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.496 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.496    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.196     0.435    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.542    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.471    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.516 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.516    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.196     0.435    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.555    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.318 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.422    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.467 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.467    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.190    
                         clock uncertainty            0.196     0.386    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.478    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.332    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.377 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.377    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.460    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.056    
                         clock uncertainty            0.196     0.252    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.344    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.400    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.445 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.445    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.460    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.056    
                         clock uncertainty            0.196     0.252    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.343    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.558    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.203    
                         clock uncertainty            0.196     0.399    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.408    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.558    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.203    
                         clock uncertainty            0.196     0.399    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.408    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.548    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.593    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363    -0.376    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.151    
                         clock uncertainty            0.196     0.347    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.439    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  1.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out2_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clock rise@26.667ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 25.879 - 26.667 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    24.451    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    21.999 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    23.580    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    25.235    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    25.335 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    25.879    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    26.300    
                         clock uncertainty           -0.201    26.099    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    25.670    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.670    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clock rise@26.667ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 25.879 - 26.667 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    24.451    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    21.999 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    23.580    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    25.235    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    25.335 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    25.879    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    26.300    
                         clock uncertainty           -0.201    26.099    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    25.670    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.670    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clock rise@26.667ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 26.152 - 26.667 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    21.999 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    23.580    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    25.235    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    25.335 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    26.152    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    26.665    
                         clock uncertainty           -0.201    26.464    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    25.940    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         25.940    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clock rise@26.667ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 26.152 - 26.667 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    21.999 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    23.580    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    25.235    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    25.335 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    26.152    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    26.665    
                         clock uncertainty           -0.201    26.464    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    25.940    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         25.940    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clock rise@26.667ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 25.879 - 26.667 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    20.807 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    22.637    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    22.936 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    24.479    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    24.603 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    24.603    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    21.999 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    23.580    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    25.235    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    25.335 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    25.879    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    26.300    
                         clock uncertainty           -0.201    26.099    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    26.128    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         26.128    
                         arrival time                         -24.603    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clock rise@26.667ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 26.152 - 26.667 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    21.999 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    23.580    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    25.235    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    25.335 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    26.152    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    26.687    
                         clock uncertainty           -0.201    26.486    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    26.057    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.057    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clock rise@26.667ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 26.152 - 26.667 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    21.999 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    23.580    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    25.235    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    25.335 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    26.152    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    26.687    
                         clock uncertainty           -0.201    26.486    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    26.057    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.057    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clock rise@26.667ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 26.152 - 26.667 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    21.999 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    23.580    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    25.235    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    25.335 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    26.152    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    26.687    
                         clock uncertainty           -0.201    26.486    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    26.057    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.057    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clock rise@26.667ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 26.152 - 26.667 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    21.999 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    23.580    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    25.235    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    25.335 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    26.152    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    26.687    
                         clock uncertainty           -0.201    26.486    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    26.057    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.057    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clock rise@26.667ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 26.152 - 26.667 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    21.999 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    23.580    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    25.235    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    25.335 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    26.152    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    26.687    
                         clock uncertainty           -0.201    26.486    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    26.057    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         26.057    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                  1.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.075    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.120 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.120    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.201     0.440    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.547    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.113    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.158    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.201     0.440    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.561    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.156    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.205 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.205    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.201     0.440    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.547    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.180    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.225 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.225    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.201     0.440    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.560    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.026 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.131    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.176 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.176    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.190    
                         clock uncertainty            0.201     0.391    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.483    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.041    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.086 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.086    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.460    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.056    
                         clock uncertainty            0.201     0.257    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.349    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.109    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.154 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.154    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.460    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.056    
                         clock uncertainty            0.201     0.257    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.348    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.267    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.203    
                         clock uncertainty            0.201     0.404    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.413    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.267    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.203    
                         clock uncertainty            0.201     0.404    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.413    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.257    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.302    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363    -0.376    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.151    
                         clock uncertainty            0.201     0.352    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.444    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.858    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clock
  To Clock:  clk_out2_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.997    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    12.967    
                         clock uncertainty           -0.212    12.755    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    12.326    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.997    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    12.967    
                         clock uncertainty           -0.212    12.755    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    12.326    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    13.331    
                         clock uncertainty           -0.212    13.119    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    12.595    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    13.331    
                         clock uncertainty           -0.212    13.119    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    12.595    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     2.354 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     4.183    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     4.482 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     6.025    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.149 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     6.149    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    12.967    
                         clock uncertainty           -0.212    12.755    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    12.784    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.212    13.141    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.712    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.212    13.141    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.712    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.212    13.141    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.712    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.212    13.141    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.712    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.212    13.141    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.712    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  6.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.569    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.614 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.614    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.212     0.451    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.558    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.606    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.651 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.651    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.212     0.451    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.572    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.649    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.698 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.698    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.212     0.451    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.558    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.673    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.718 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.718    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.212     0.451    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.571    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.520 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.624    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.669 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.669    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.190    
                         clock uncertainty            0.212     0.402    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.494    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.534    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.579 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.579    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.460    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.056    
                         clock uncertainty            0.212     0.268    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.360    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.602    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.647 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.647    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.460    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.056    
                         clock uncertainty            0.212     0.268    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.359    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.760    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.203    
                         clock uncertainty            0.212     0.415    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.424    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.760    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.203    
                         clock uncertainty            0.212     0.415    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.424    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.340ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.750    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.795    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363    -0.376    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.151    
                         clock uncertainty            0.212     0.363    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.455    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  1.340    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clock
  To Clock:  clk_out2_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.645    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    12.967    
                         clock uncertainty           -0.223    12.744    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    12.315    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.645    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    12.967    
                         clock uncertainty           -0.223    12.744    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    12.315    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    13.331    
                         clock uncertainty           -0.223    13.108    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    12.584    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    13.331    
                         clock uncertainty           -0.223    13.108    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    12.584    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.546 - 13.333 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     2.001 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     3.831    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     4.130 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     5.673    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.797 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.797    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    12.546    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    12.967    
                         clock uncertainty           -0.223    12.744    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    12.773    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.223    13.130    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.701    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.223    13.130    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.701    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.223    13.130    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.701    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.223    13.130    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.701    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clock rise@13.333ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 12.819 - 13.333 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.247    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.564    11.902    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.100    12.002 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    12.819    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    13.353    
                         clock uncertainty           -0.223    13.130    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    12.701    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  7.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.451    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.496 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.496    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.223     0.462    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.569    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.489    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.534 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.534    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.223     0.462    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.583    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.532    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.581 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.581    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.223     0.462    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.569    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.556    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.601    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.239    
                         clock uncertainty            0.223     0.462    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.582    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.403 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.507    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.552 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.552    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.190    
                         clock uncertainty            0.223     0.413    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.505    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.417    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.462 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.462    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.460    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.056    
                         clock uncertainty            0.223     0.279    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.371    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.485    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.530 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.530    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.460    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.056    
                         clock uncertainty            0.223     0.279    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.370    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.643    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.203    
                         clock uncertainty            0.223     0.426    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.435    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.643    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.308    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.203    
                         clock uncertainty            0.223     0.426    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.435    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.633    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.678 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.678    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.894    -0.795    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.056    -0.739 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363    -0.376    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.151    
                         clock uncertainty            0.223     0.375    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.467    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  1.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@20.000ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    15.290    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.201    19.520    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    19.091    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -15.290    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@20.000ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    15.290    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.201    19.520    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    19.091    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -15.290    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@20.000ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    20.085    
                         clock uncertainty           -0.201    19.884    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    19.360    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.360    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@20.000ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    20.085    
                         clock uncertainty           -0.201    19.884    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    19.360    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.360    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@20.000ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    11.646 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    13.476    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    13.775 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    15.318    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    15.442 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    15.442    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.201    19.520    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    19.549    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.549    
                         arrival time                         -15.442    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@20.000ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.201    19.906    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.477    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@20.000ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.201    19.906    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.477    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@20.000ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.201    19.906    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.477    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@20.000ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.201    19.906    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.477    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@20.000ns - clk_out1_clock rise@10.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732     9.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    10.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    11.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    11.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    12.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    13.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    15.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.201    19.906    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.477    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                  4.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.366    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.411 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.411    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.201     0.480    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.587    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.404    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.449 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.449    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.201     0.480    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.601    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.447    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.496 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.496    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.201     0.480    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.587    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.471    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.516 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.516    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.201     0.480    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.600    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.318 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.422    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.467 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.467    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.230    
                         clock uncertainty            0.201     0.431    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.523    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.332    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.377 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.377    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.420    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.096    
                         clock uncertainty            0.201     0.297    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.389    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.400    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.445 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.445    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.420    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.096    
                         clock uncertainty            0.201     0.297    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.388    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.558    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.243    
                         clock uncertainty            0.201     0.444    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.453    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.558    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.243    
                         clock uncertainty            0.201     0.444    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.453    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.548    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.593    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363    -0.336    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.191    
                         clock uncertainty            0.201     0.392    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.484    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  1.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clock rise@20.000ns - clk_out2_clock rise@13.333ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 13.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.064 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.725    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    12.538    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    13.615    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    14.071 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    15.186    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    15.310 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    16.261    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    16.385 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    17.677    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.201    19.520    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    19.091    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -17.677    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clock rise@20.000ns - clk_out2_clock rise@13.333ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 13.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.064 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.725    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    12.538    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    13.615    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    14.071 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    15.186    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    15.310 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    16.261    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    16.385 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    17.677    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.201    19.520    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    19.091    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                         -17.677    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clock rise@20.000ns - clk_out2_clock rise@13.333ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 13.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.064 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.725    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    12.538    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    13.615    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    14.071 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    15.186    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    15.310 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    16.261    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    16.385 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    17.667    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    20.085    
                         clock uncertainty           -0.201    19.884    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    19.360    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.360    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clock rise@20.000ns - clk_out2_clock rise@13.333ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 13.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.064 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.725    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    12.538    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    13.615    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    14.071 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    15.186    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    15.310 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    16.261    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    16.385 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    17.667    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    20.085    
                         clock uncertainty           -0.201    19.884    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    19.360    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.360    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clock rise@20.000ns - clk_out2_clock rise@13.333ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 13.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.064 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.725    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    12.538    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    13.615    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    14.034 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    15.863    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    16.162 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    17.705    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    17.829 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    17.829    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.201    19.520    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    19.549    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.549    
                         arrival time                         -17.829    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clock rise@20.000ns - clk_out2_clock rise@13.333ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 13.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.064 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.725    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    12.538    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    13.615    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    14.071 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    15.186    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    15.310 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    16.261    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    16.385 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    17.667    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.201    19.906    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.477    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clock rise@20.000ns - clk_out2_clock rise@13.333ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 13.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.064 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.725    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    12.538    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    13.615    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    14.071 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    15.186    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    15.310 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    16.261    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    16.385 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    17.667    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.201    19.906    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.477    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clock rise@20.000ns - clk_out2_clock rise@13.333ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 13.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.064 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.725    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    12.538    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    13.615    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    14.071 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    15.186    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    15.310 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    16.261    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    16.385 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    17.667    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.201    19.906    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.477    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clock rise@20.000ns - clk_out2_clock rise@13.333ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 13.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.064 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.725    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    12.538    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    13.615    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    14.071 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    15.186    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    15.310 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    16.261    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    16.385 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    17.667    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.201    19.906    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.477    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clock rise@20.000ns - clk_out2_clock rise@13.333ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 13.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.064 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.725    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    12.538    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    13.615    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    14.071 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    15.186    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    15.310 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    16.261    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    16.385 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    17.667    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.201    19.906    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.477    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                  1.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.044    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.089 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.089    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.201     0.480    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.587    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.082    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.127    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.201     0.480    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.601    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.125    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.174 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.174    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.201     0.480    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.587    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.149    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.194 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.201     0.480    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.600    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.005 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.100    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.145 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.145    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.230    
                         clock uncertainty            0.201     0.431    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.523    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.010    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.055 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.055    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.420    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.096    
                         clock uncertainty            0.201     0.297    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.389    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.078    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.123 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.123    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.420    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.096    
                         clock uncertainty            0.201     0.297    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.388    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.236    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.243    
                         clock uncertainty            0.201     0.444    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.453    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.236    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.243    
                         clock uncertainty            0.201     0.444    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.453    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.226    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.271    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363    -0.336    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.191    
                         clock uncertainty            0.201     0.392    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.484    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.787    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack       13.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.997    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.212    19.509    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    19.080    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.997    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.212    19.509    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    19.080    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.362ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    20.085    
                         clock uncertainty           -0.212    19.873    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    19.349    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.349    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 13.362    

Slack (MET) :             13.362ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    20.085    
                         clock uncertainty           -0.212    19.873    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    19.349    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.349    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 13.362    

Slack (MET) :             13.389ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     2.354 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     4.183    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     4.482 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     6.025    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.149 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     6.149    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.212    19.509    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    19.538    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 13.389    

Slack (MET) :             13.479ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.212    19.895    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.466    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.466    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 13.479    

Slack (MET) :             13.479ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.212    19.895    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.466    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.466    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 13.479    

Slack (MET) :             13.479ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.212    19.895    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.466    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.466    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 13.479    

Slack (MET) :             13.479ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.212    19.895    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.466    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.466    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 13.479    

Slack (MET) :             13.479ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    -0.073    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.212    19.895    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.466    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.466    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 13.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.569    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.614 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.614    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.212     0.491    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.598    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.606    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.651 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.651    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.212     0.491    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.612    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.649    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.698 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.698    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.212     0.491    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.598    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.673    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.718 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.718    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.212     0.491    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.611    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.520 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.624    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.669 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.669    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.230    
                         clock uncertainty            0.212     0.442    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.534    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.534    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.579 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.579    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.420    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.096    
                         clock uncertainty            0.212     0.308    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.400    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.602    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.647 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.647    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.420    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.096    
                         clock uncertainty            0.212     0.308    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.399    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.760    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.243    
                         clock uncertainty            0.212     0.455    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.464    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.760    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.243    
                         clock uncertainty            0.212     0.455    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.464    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.750    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.795    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363    -0.336    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.191    
                         clock uncertainty            0.212     0.403    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.495    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  1.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack       13.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.423ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.645    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.223    19.497    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    19.068    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 13.423    

Slack (MET) :             13.423ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.645    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.223    19.497    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    19.068    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 13.423    

Slack (MET) :             13.703ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    20.085    
                         clock uncertainty           -0.223    19.862    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    19.338    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.338    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 13.703    

Slack (MET) :             13.703ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    20.085    
                         clock uncertainty           -0.223    19.862    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    19.338    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.338    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 13.703    

Slack (MET) :             13.730ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 19.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     2.001 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     3.831    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     4.130 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     5.673    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.797 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.797    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    19.299    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    19.721    
                         clock uncertainty           -0.223    19.497    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    19.526    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.526    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 13.730    

Slack (MET) :             13.820ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.223    19.884    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.455    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.455    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 13.820    

Slack (MET) :             13.820ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.223    19.884    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.455    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.455    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 13.820    

Slack (MET) :             13.820ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.223    19.884    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.455    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.455    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 13.820    

Slack (MET) :             13.820ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.223    19.884    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.455    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.455    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 13.820    

Slack (MET) :             13.820ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.427ns = ( 19.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.651    18.656    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.100    18.756 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    19.573    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    20.107    
                         clock uncertainty           -0.223    19.884    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    19.455    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.455    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 13.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.451    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.496 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.496    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.223     0.502    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.609    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.489    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.534 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.534    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.223     0.502    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     0.623    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.532    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.581 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.581    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.223     0.502    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     0.609    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.556    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.601    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.279    
                         clock uncertainty            0.223     0.502    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.622    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.403 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.507    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.552 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.552    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.230    
                         clock uncertainty            0.223     0.453    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.545    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.417    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.462 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.462    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.420    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.096    
                         clock uncertainty            0.223     0.319    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.411    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.485    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.530 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.530    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279    -0.420    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.096    
                         clock uncertainty            0.223     0.319    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.410    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.643    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.243    
                         clock uncertainty            0.223     0.466    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.475    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.643    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.268    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.243    
                         clock uncertainty            0.223     0.466    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.475    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.633    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.678 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.678    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.934    -0.755    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.056    -0.699 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363    -0.336    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.191    
                         clock uncertainty            0.223     0.415    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     0.507    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  1.172    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out4_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out1_clock rise@30.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 31.227 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    29.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    29.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    30.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    31.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    31.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    32.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    33.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    35.290    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.212    40.639    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    40.210    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.210    
                         arrival time                         -35.290    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out1_clock rise@30.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 31.227 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    29.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    29.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    30.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    31.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    31.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    32.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    33.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    35.290    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.212    40.639    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    40.210    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.210    
                         arrival time                         -35.290    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out1_clock rise@30.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 31.227 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    29.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    29.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    30.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    31.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    31.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    32.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    33.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    35.279    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    41.215    
                         clock uncertainty           -0.212    41.003    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    40.479    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.479    
                         arrival time                         -35.279    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out1_clock rise@30.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 31.227 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    29.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    29.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    30.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    31.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    31.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    32.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    33.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    35.279    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    41.215    
                         clock uncertainty           -0.212    41.003    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    40.479    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.479    
                         arrival time                         -35.279    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out1_clock rise@30.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 31.227 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    29.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    29.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    30.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    31.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    31.646 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    33.476    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    33.775 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    35.318    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    35.442 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    35.442    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.212    40.639    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    40.668    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.668    
                         arrival time                         -35.442    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out1_clock rise@30.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 31.227 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    29.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    29.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    30.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    31.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    31.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    32.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    33.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    35.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -35.279    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out1_clock rise@30.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 31.227 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    29.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    29.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    30.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    31.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    31.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    32.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    33.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    35.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -35.279    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out1_clock rise@30.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 31.227 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    29.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    29.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    30.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    31.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    31.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    32.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    33.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    35.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -35.279    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out1_clock rise@30.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 31.227 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    29.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    29.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    30.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    31.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    31.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    32.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    33.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    35.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -35.279    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out1_clock rise@30.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 31.227 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk (IN)
                         net (fo=0)                   0.000    30.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    29.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    29.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    30.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    31.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    31.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    32.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    33.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    35.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -35.279    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.366    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.411 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.411    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.245    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.404    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.449 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.449    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.259    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.447    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.496 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.496    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.245    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.471    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.516 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.516    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.258    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.318 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.422    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.467 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.467    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.878    
                         clock uncertainty            0.212     1.089    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.181    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.332    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.377 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.377    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.227    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.743    
                         clock uncertainty            0.212     0.955    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.047    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.400    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.445 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.445    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.227    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.743    
                         clock uncertainty            0.212     0.955    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     1.046    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.558    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.891    
                         clock uncertainty            0.212     1.102    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     1.111    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.558    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.891    
                         clock uncertainty            0.212     1.102    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     1.111    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.548    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.593    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.311    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.839    
                         clock uncertainty            0.212     1.050    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.142    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out4_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.200ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.156ns,  Total Violation       -0.461ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    31.011    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.212    40.639    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    40.210    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.210    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    31.011    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.212    40.639    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    40.210    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.210    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.479ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    41.215    
                         clock uncertainty           -0.212    41.003    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    40.479    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.479    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                  9.479    

Slack (MET) :             9.479ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    41.215    
                         clock uncertainty           -0.212    41.003    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    40.479    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.479    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                  9.479    

Slack (MET) :             9.506ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    27.367 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    29.196    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    29.495 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    31.038    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    31.162 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    31.162    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.212    40.639    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    40.668    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.668    
                         arrival time                         -31.162    
  -------------------------------------------------------------------
                         slack                                  9.506    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out2_clock rise@26.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 26.948 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk (IN)
                         net (fo=0)                   0.000    26.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    22.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    24.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    25.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    26.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    28.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    28.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    29.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    29.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    31.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                  9.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.156ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.044    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.089 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.089    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.245    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.133ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.082    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.127    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.259    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.125    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.174 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.174    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.245    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.149    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.194 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.258    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.005 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.100    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.145 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.145    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.878    
                         clock uncertainty            0.212     1.089    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.181    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.010    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.055 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.055    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.227    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.743    
                         clock uncertainty            0.212     0.955    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.047    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.078    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.123 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.123    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.227    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.743    
                         clock uncertainty            0.212     0.955    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     1.046    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.236    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.891    
                         clock uncertainty            0.212     1.102    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     1.111    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.236    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.891    
                         clock uncertainty            0.212     1.102    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     1.111    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.226    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.271    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.311    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.839    
                         clock uncertainty            0.212     1.050    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.142    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out4_clock

Setup :            0  Failing Endpoints,  Worst Slack       15.759ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.125ns,  Total Violation       -0.306ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.759ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    24.451    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.212    40.639    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    40.210    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.210    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                 15.759    

Slack (MET) :             15.759ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    24.451    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.212    40.639    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    40.210    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.210    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                 15.759    

Slack (MET) :             16.039ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    41.215    
                         clock uncertainty           -0.212    41.003    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    40.479    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.479    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                 16.039    

Slack (MET) :             16.039ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    41.215    
                         clock uncertainty           -0.212    41.003    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    40.479    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.479    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                 16.039    

Slack (MET) :             16.065ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    20.807 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    22.637    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    22.936 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    24.479    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    24.603 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    24.603    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.212    40.639    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    40.668    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.668    
                         arrival time                         -24.603    
  -------------------------------------------------------------------
                         slack                                 16.065    

Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                 16.156    

Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                 16.156    

Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                 16.156    

Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                 16.156    

Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 20.388 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    19.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    20.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    20.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    21.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    22.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    23.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    24.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.212    41.025    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.596    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -24.440    
  -------------------------------------------------------------------
                         slack                                 16.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.125ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.075    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.120 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.120    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.245    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.102ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.113    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.158    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.259    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.040ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.156    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.205 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.205    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.245    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.180    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.225 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.225    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.212     1.138    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.258    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.026 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.131    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.176 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.176    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.878    
                         clock uncertainty            0.212     1.089    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.181    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.041    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.086 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.086    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.227    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.743    
                         clock uncertainty            0.212     0.955    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.047    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.109    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.154 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.154    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.227    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.743    
                         clock uncertainty            0.212     0.955    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     1.046    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.267    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.891    
                         clock uncertainty            0.212     1.102    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     1.111    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.267    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.891    
                         clock uncertainty            0.212     1.102    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     1.111    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.257    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.302    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.311    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.839    
                         clock uncertainty            0.212     1.050    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.142    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clock
  To Clock:  clk_out4_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.554ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.645    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.223    40.628    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    40.199    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.199    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 34.554    

Slack (MET) :             34.554ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293     5.645    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.223    40.628    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    40.199    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.199    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 34.554    

Slack (MET) :             34.834ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    41.215    
                         clock uncertainty           -0.223    40.992    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    40.468    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.468    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 34.834    

Slack (MET) :             34.834ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    41.215    
                         clock uncertainty           -0.223    40.992    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    40.468    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.468    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 34.834    

Slack (MET) :             34.860ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     2.001 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829     3.831    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299     4.130 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543     5.673    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.797 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.797    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    40.430    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    40.851    
                         clock uncertainty           -0.223    40.628    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    40.657    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 34.860    

Slack (MET) :             34.951ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.223    41.014    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.585    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.585    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 34.951    

Slack (MET) :             34.951ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.223    41.014    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.585    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.585    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 34.951    

Slack (MET) :             34.951ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.223    41.014    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.585    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.585    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 34.951    

Slack (MET) :             34.951ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.223    41.014    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.585    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.585    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 34.951    

Slack (MET) :             34.951ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 40.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           2.087    -0.425    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.301 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806     0.505    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     0.629 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953     1.582    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     2.038 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115     3.154    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.278 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951     4.229    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.353 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282     5.634    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.022    39.027    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.100    39.127 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    39.786    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    39.886 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    40.703    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    41.237    
                         clock uncertainty           -0.223    41.014    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    40.585    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.585    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 34.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.451    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.496 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.496    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.223     1.150    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.257    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.489    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.534 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.534    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.223     1.150    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.271    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.532    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.581 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.581    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.223     1.150    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.257    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.556    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.601    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.927    
                         clock uncertainty            0.223     1.150    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.270    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.403 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.507    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.552 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.552    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.878    
                         clock uncertainty            0.223     1.101    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.193    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.417    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.462 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.462    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.227    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.743    
                         clock uncertainty            0.223     0.966    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.058    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.127ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.127    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.268 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.485    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.530 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.530    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.227    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.743    
                         clock uncertainty            0.223     0.966    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     1.057    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.643    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.891    
                         clock uncertainty            0.223     1.114    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     1.123    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.379ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.643    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.379    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.891    
                         clock uncertainty            0.223     1.114    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     1.123    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           0.701    -0.480    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.435 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.158    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.262    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.390 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.931    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.029 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.633    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.678 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.678    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          1.188    -0.502    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.056    -0.446 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.108    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.052 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.311    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.839    
                         clock uncertainty            0.223     1.062    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.154    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.524    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out5_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@80.000ns - clk_out1_clock rise@70.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 71.227 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk (IN)
                         net (fo=0)                   0.000    70.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    65.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    67.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    69.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    70.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    70.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    71.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    71.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    72.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    72.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    73.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    73.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    75.290    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    79.944    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         79.944    
                         arrival time                         -75.290    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@80.000ns - clk_out1_clock rise@70.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 71.227 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk (IN)
                         net (fo=0)                   0.000    70.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    65.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    67.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    69.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    70.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    70.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    71.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    71.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    72.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    72.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    73.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    73.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    75.290    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    79.944    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         79.944    
                         arrival time                         -75.290    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@80.000ns - clk_out1_clock rise@70.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 71.227 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk (IN)
                         net (fo=0)                   0.000    70.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    65.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    67.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    69.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    70.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    70.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    71.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    71.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    72.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    72.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    73.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    73.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    75.279    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    80.961    
                         clock uncertainty           -0.223    80.738    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    80.214    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         80.214    
                         arrival time                         -75.279    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@80.000ns - clk_out1_clock rise@70.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 71.227 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk (IN)
                         net (fo=0)                   0.000    70.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    65.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    67.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    69.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    70.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    70.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    71.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    71.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    72.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    72.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    73.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    73.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    75.279    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    80.961    
                         clock uncertainty           -0.223    80.738    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    80.214    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         80.214    
                         arrival time                         -75.279    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@80.000ns - clk_out1_clock rise@70.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 71.227 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk (IN)
                         net (fo=0)                   0.000    70.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    65.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    67.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    69.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    70.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    70.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    71.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    71.646 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    73.476    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    73.775 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    75.318    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    75.442 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    75.442    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    80.402    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         80.402    
                         arrival time                         -75.442    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@80.000ns - clk_out1_clock rise@70.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 71.227 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk (IN)
                         net (fo=0)                   0.000    70.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    65.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    67.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    69.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    70.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    70.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    71.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    71.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    72.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    72.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    73.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    73.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    75.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -75.279    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@80.000ns - clk_out1_clock rise@70.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 71.227 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk (IN)
                         net (fo=0)                   0.000    70.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    65.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    67.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    69.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    70.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    70.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    71.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    71.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    72.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    72.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    73.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    73.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    75.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -75.279    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@80.000ns - clk_out1_clock rise@70.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 71.227 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk (IN)
                         net (fo=0)                   0.000    70.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    65.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    67.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    69.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    70.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    70.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    71.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    71.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    72.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    72.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    73.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    73.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    75.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -75.279    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@80.000ns - clk_out1_clock rise@70.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 71.227 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk (IN)
                         net (fo=0)                   0.000    70.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    65.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    67.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    69.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    70.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    70.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    71.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    71.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    72.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    72.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    73.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    73.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    75.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -75.279    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@80.000ns - clk_out1_clock rise@70.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 71.227 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk (IN)
                         net (fo=0)                   0.000    70.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    65.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    67.392    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    69.220    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    70.150    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    70.274 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    71.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    71.683 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    72.799    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    72.923 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    73.874    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    73.998 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    75.279    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -75.279    
  -------------------------------------------------------------------
                         slack                                  5.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.366    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.411 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.411    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.105    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.404    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.449 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.449    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.119    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.447    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.496 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.496    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.105    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.471    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.516 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.516    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.118    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.318 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.422    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.467 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.467    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.725    
                         clock uncertainty            0.223     0.949    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.041    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.075ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.332    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.377 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.377    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.075    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.591    
                         clock uncertainty            0.223     0.814    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.906    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.075ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.042    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.183 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.400    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.445 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.445    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.075    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.591    
                         clock uncertainty            0.223     0.814    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.905    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.558    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.738    
                         clock uncertainty            0.223     0.962    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.971    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.558    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.738    
                         clock uncertainty            0.223     0.962    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.971    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.177ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.616    -0.565    nolabel_line172/clk_out1
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.243    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.177    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.305 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.846    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.944 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.548    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.593    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.159    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.686    
                         clock uncertainty            0.223     0.910    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.002    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.591    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out5_clock

Setup :            0  Failing Endpoints,  Worst Slack        8.934ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.015ns,  Total Violation       -0.015ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_clock rise@80.000ns - clk_out2_clock rise@66.667ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 66.948 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk (IN)
                         net (fo=0)                   0.000    66.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    62.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    64.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    65.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    65.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    66.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    67.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    68.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    68.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    69.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    69.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    71.011    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    79.944    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         79.944    
                         arrival time                         -71.011    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_clock rise@80.000ns - clk_out2_clock rise@66.667ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 66.948 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk (IN)
                         net (fo=0)                   0.000    66.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    62.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    64.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    65.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    65.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    66.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    67.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    68.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    68.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    69.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    69.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    71.011    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    79.944    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         79.944    
                         arrival time                         -71.011    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_clock rise@80.000ns - clk_out2_clock rise@66.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 66.948 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk (IN)
                         net (fo=0)                   0.000    66.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    62.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    64.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    65.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    65.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    66.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    67.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    68.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    68.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    69.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    69.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    71.000    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    80.961    
                         clock uncertainty           -0.223    80.738    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    80.214    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         80.214    
                         arrival time                         -71.000    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_clock rise@80.000ns - clk_out2_clock rise@66.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 66.948 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk (IN)
                         net (fo=0)                   0.000    66.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    62.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    64.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    65.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    65.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    66.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    67.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    68.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    68.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    69.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    69.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    71.000    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    80.961    
                         clock uncertainty           -0.223    80.738    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    80.214    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         80.214    
                         arrival time                         -71.000    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.240ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_clock rise@80.000ns - clk_out2_clock rise@66.667ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 66.948 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk (IN)
                         net (fo=0)                   0.000    66.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    62.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    64.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    65.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    65.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    66.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    67.367 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    69.196    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    69.495 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    71.038    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    71.162 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    71.162    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    80.402    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         80.402    
                         arrival time                         -71.162    
  -------------------------------------------------------------------
                         slack                                  9.240    

Slack (MET) :             9.331ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_clock rise@80.000ns - clk_out2_clock rise@66.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 66.948 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk (IN)
                         net (fo=0)                   0.000    66.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    62.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    64.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    65.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    65.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    66.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    67.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    68.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    68.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    69.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    69.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    71.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -71.000    
  -------------------------------------------------------------------
                         slack                                  9.331    

Slack (MET) :             9.331ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_clock rise@80.000ns - clk_out2_clock rise@66.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 66.948 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk (IN)
                         net (fo=0)                   0.000    66.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    62.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    64.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    65.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    65.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    66.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    67.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    68.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    68.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    69.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    69.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    71.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -71.000    
  -------------------------------------------------------------------
                         slack                                  9.331    

Slack (MET) :             9.331ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_clock rise@80.000ns - clk_out2_clock rise@66.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 66.948 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk (IN)
                         net (fo=0)                   0.000    66.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    62.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    64.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    65.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    65.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    66.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    67.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    68.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    68.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    69.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    69.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    71.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -71.000    
  -------------------------------------------------------------------
                         slack                                  9.331    

Slack (MET) :             9.331ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_clock rise@80.000ns - clk_out2_clock rise@66.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 66.948 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk (IN)
                         net (fo=0)                   0.000    66.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    62.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    64.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    65.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    65.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    66.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    67.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    68.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    68.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    69.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    69.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    71.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -71.000    
  -------------------------------------------------------------------
                         slack                                  9.331    

Slack (MET) :             9.331ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out5_clock rise@80.000ns - clk_out2_clock rise@66.667ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.281ns = ( 66.948 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk (IN)
                         net (fo=0)                   0.000    66.667    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    62.397 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    64.059    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           1.716    65.871    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    65.995 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    66.948    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    67.404 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    68.519    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    68.643 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    69.594    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    69.718 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    71.000    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -71.000    
  -------------------------------------------------------------------
                         slack                                  9.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.044    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.089 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.089    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.105    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.082    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.127    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.119    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.125    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.174 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.174    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.105    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.149    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.194 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.194    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.118    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.005 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.100    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.145 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.145    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.725    
                         clock uncertainty            0.223     0.949    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.041    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.075ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.010    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.055 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.055    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.075    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.591    
                         clock uncertainty            0.223     0.814    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.906    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.075ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.280    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.078    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.123 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.123    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.075    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.591    
                         clock uncertainty            0.223     0.814    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.905    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.236    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.738    
                         clock uncertainty            0.223     0.962    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.971    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.236    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.738    
                         clock uncertainty            0.223     0.962    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.971    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout2_buf/O
                         net (fo=1, routed)           0.616    -0.565    nolabel_line172/u_clock_n_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.146    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.018 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.524    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.622 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.226    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.271    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.159    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.686    
                         clock uncertainty            0.223     0.910    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.002    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out5_clock

Setup :            0  Failing Endpoints,  Worst Slack       15.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.494ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@80.000ns - clk_out3_clock rise@60.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 60.388 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk (IN)
                         net (fo=0)                   0.000    60.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    55.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    57.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    59.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    59.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    60.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    60.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    61.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    62.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    63.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    63.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    64.451    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    79.944    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         79.944    
                         arrival time                         -64.451    
  -------------------------------------------------------------------
                         slack                                 15.494    

Slack (MET) :             15.494ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@80.000ns - clk_out3_clock rise@60.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 60.388 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk (IN)
                         net (fo=0)                   0.000    60.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    55.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    57.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    59.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    59.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    60.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    60.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    61.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    62.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    63.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    63.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    64.451    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    79.944    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         79.944    
                         arrival time                         -64.451    
  -------------------------------------------------------------------
                         slack                                 15.494    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@80.000ns - clk_out3_clock rise@60.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 60.388 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk (IN)
                         net (fo=0)                   0.000    60.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    55.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    57.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    59.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    59.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    60.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    60.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    61.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    62.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    63.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    63.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    64.440    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    80.961    
                         clock uncertainty           -0.223    80.738    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    80.214    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         80.214    
                         arrival time                         -64.440    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@80.000ns - clk_out3_clock rise@60.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 60.388 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk (IN)
                         net (fo=0)                   0.000    60.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    55.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    57.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    59.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    59.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    60.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    60.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    61.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    62.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    63.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    63.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    64.440    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    80.961    
                         clock uncertainty           -0.223    80.738    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    80.214    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         80.214    
                         arrival time                         -64.440    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.800ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@80.000ns - clk_out3_clock rise@60.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 60.388 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk (IN)
                         net (fo=0)                   0.000    60.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    55.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    57.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    59.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    59.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    60.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    60.807 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    62.637    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    62.936 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    64.479    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    64.603 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    64.603    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    80.402    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         80.402    
                         arrival time                         -64.603    
  -------------------------------------------------------------------
                         slack                                 15.800    

Slack (MET) :             15.890ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@80.000ns - clk_out3_clock rise@60.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 60.388 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk (IN)
                         net (fo=0)                   0.000    60.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    55.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    57.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    59.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    59.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    60.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    60.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    61.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    62.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    63.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    63.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    64.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -64.440    
  -------------------------------------------------------------------
                         slack                                 15.890    

Slack (MET) :             15.890ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@80.000ns - clk_out3_clock rise@60.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 60.388 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk (IN)
                         net (fo=0)                   0.000    60.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    55.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    57.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    59.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    59.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    60.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    60.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    61.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    62.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    63.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    63.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    64.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -64.440    
  -------------------------------------------------------------------
                         slack                                 15.890    

Slack (MET) :             15.890ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@80.000ns - clk_out3_clock rise@60.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 60.388 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk (IN)
                         net (fo=0)                   0.000    60.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    55.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    57.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    59.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    59.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    60.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    60.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    61.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    62.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    63.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    63.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    64.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -64.440    
  -------------------------------------------------------------------
                         slack                                 15.890    

Slack (MET) :             15.890ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@80.000ns - clk_out3_clock rise@60.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 60.388 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk (IN)
                         net (fo=0)                   0.000    60.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    55.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    57.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    59.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    59.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    60.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    60.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    61.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    62.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    63.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    63.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    64.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -64.440    
  -------------------------------------------------------------------
                         slack                                 15.890    

Slack (MET) :             15.890ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@80.000ns - clk_out3_clock rise@60.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    0.388ns = ( 60.388 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk (IN)
                         net (fo=0)                   0.000    60.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    55.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    57.392    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.823    59.311    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124    59.435 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    60.388    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    60.844 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    61.959    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    62.083 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    63.034    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    63.158 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    64.440    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -64.440    
  -------------------------------------------------------------------
                         slack                                 15.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.075    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.120 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.120    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.105    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.113    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.158 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.158    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.119    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.156    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.205 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.205    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.105    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.180    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.225 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.225    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.118    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.026 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.131    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.176 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.176    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.725    
                         clock uncertainty            0.223     0.949    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.041    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.075ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.041    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.086 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.086    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.075    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.591    
                         clock uncertainty            0.223     0.814    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.906    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.075ns
    Source Clock Delay      (SCD):    -0.249ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240    -0.249    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.108 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.109    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.154 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.154    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.075    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.591    
                         clock uncertainty            0.223     0.814    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.905    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.267    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.738    
                         clock uncertainty            0.223     0.962    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.971    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.267    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.738    
                         clock uncertainty            0.223     0.962    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.971    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.647    -0.534    nolabel_line172/u_clock_n_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374    -0.115    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.013 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     0.555    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     0.653 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.257    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.302    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.159    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.686    
                         clock uncertainty            0.223     0.910    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.002    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clock
  To Clock:  clk_out5_clock

Setup :            0  Failing Endpoints,  Worst Slack       33.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.947ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out5_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    39.927    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    40.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    40.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    41.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    42.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    43.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    43.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    44.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    44.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    45.997    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    79.944    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         79.944    
                         arrival time                         -45.997    
  -------------------------------------------------------------------
                         slack                                 33.947    

Slack (MET) :             33.947ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out5_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.063ns  (logic 0.704ns (17.329%)  route 3.359ns (82.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    39.927    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    40.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    40.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    41.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    42.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    43.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    43.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    44.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    44.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.293    45.997    nolabel_line172/clear
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    79.944    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         79.944    
                         arrival time                         -45.997    
  -------------------------------------------------------------------
                         slack                                 33.947    

Slack (MET) :             34.227ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out5_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    39.927    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    40.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    40.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    41.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    42.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    43.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    43.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    44.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    44.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    45.987    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.512    80.961    
                         clock uncertainty           -0.223    80.738    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    80.214    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         80.214    
                         arrival time                         -45.987    
  -------------------------------------------------------------------
                         slack                                 34.227    

Slack (MET) :             34.227ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out5_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    39.927    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    40.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    40.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    41.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    42.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    43.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    43.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    44.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    44.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    45.987    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.512    80.961    
                         clock uncertainty           -0.223    80.738    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    80.214    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         80.214    
                         arrival time                         -45.987    
  -------------------------------------------------------------------
                         slack                                 34.227    

Slack (MET) :             34.253ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out5_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.214ns  (logic 0.842ns (19.980%)  route 3.372ns (80.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns = ( 80.176 - 80.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    39.927    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    40.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    40.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    41.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    42.354 f  nolabel_line172/cnt_reg[0]/Q
                         net (fo=7, routed)           1.829    44.183    nolabel_line172/cnt_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.299    44.482 r  nolabel_line172/cnt[9]_i_5/O
                         net (fo=4, routed)           1.543    46.025    nolabel_line172/cnt[9]_i_5_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.124    46.149 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    46.149    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.544    80.176    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.421    80.597    
                         clock uncertainty           -0.223    80.373    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    80.402    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         80.402    
                         arrival time                         -46.149    
  -------------------------------------------------------------------
                         slack                                 34.253    

Slack (MET) :             34.344ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out5_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    39.927    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    40.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    40.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    41.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    42.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    43.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    43.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    44.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    44.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    45.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[0]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -45.987    
  -------------------------------------------------------------------
                         slack                                 34.344    

Slack (MET) :             34.344ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out5_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    39.927    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    40.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    40.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    41.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    42.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    43.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    43.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    44.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    44.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    45.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -45.987    
  -------------------------------------------------------------------
                         slack                                 34.344    

Slack (MET) :             34.344ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out5_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    39.927    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    40.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    40.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    41.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    42.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    43.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    43.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    44.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    44.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    45.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -45.987    
  -------------------------------------------------------------------
                         slack                                 34.344    

Slack (MET) :             34.344ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out5_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    39.927    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    40.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    40.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    41.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    42.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    43.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    43.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    44.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    44.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    45.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -45.987    
  -------------------------------------------------------------------
                         slack                                 34.344    

Slack (MET) :             34.344ns  (required time - arrival time)
  Source:                 nolabel_line172/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out5_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.374%)  route 3.348ns (82.626%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 80.449 - 80.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk (IN)
                         net (fo=0)                   0.000    40.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          2.439    39.927    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    40.051 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.806    40.858    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.953    41.935    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    42.391 r  nolabel_line172/cnt_reg[1]/Q
                         net (fo=7, routed)           1.115    43.506    nolabel_line172/cnt_reg__0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.124    43.630 r  nolabel_line172/cnt[9]_i_4/O
                         net (fo=1, routed)           0.951    44.581    nolabel_line172/cnt[9]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    44.705 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          1.282    45.987    nolabel_line172/clear
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk (IN)
                         net (fo=0)                   0.000    80.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    75.332 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    76.914    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.768    78.773    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.100    78.873 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.659    79.532    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    79.632 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.817    80.449    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[6]/C
                         clock pessimism              0.534    80.983    
                         clock uncertainty           -0.223    80.760    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    80.331    nolabel_line172/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         80.331    
                         arrival time                         -45.987    
  -------------------------------------------------------------------
                         slack                                 34.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.586%)  route 1.183ns (86.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.183     1.569    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.614 r  nolabel_line172/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.614    nolabel_line172/p_0_in[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.105    nolabel_line172/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.186ns (13.222%)  route 1.221ns (86.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.221     1.606    nolabel_line172/cnt_reg__0[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.651 r  nolabel_line172/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.651    nolabel_line172/p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.119    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.190ns (13.067%)  route 1.264ns (86.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.264     1.649    nolabel_line172/cnt_reg__0[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.049     1.698 r  nolabel_line172/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.698    nolabel_line172/p_0_in[4]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[4]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.105    nolabel_line172/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.622%)  route 1.288ns (87.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.288     1.673    nolabel_line172/cnt_reg__0[7]
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.718 r  nolabel_line172/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.718    nolabel_line172/p_0_in[8]
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.547     0.774    
                         clock uncertainty            0.223     0.998    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.118    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.417%)  route 1.104ns (85.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.520 r  nolabel_line172/cnt_reg[9]/Q
                         net (fo=2, routed)           1.104     1.624    nolabel_line172/cnt_reg__0[9]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.669 r  nolabel_line172/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.669    nolabel_line172/p_0_in[9]
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[9]/C
                         clock pessimism              0.498     0.725    
                         clock uncertainty            0.223     0.949    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.041    nolabel_line172/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.934%)  route 1.149ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.075ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[2]/Q
                         net (fo=6, routed)           1.149     1.534    nolabel_line172/cnt_reg__0[2]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.579 r  nolabel_line172/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.579    nolabel_line172/p_0_in[2]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.075    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[2]/C
                         clock pessimism              0.516     0.591    
                         clock uncertainty            0.223     0.814    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     0.906    nolabel_line172/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.186ns (13.259%)  route 1.217ns (86.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.075ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.240     0.244    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.385 r  nolabel_line172/cnt_reg[7]/Q
                         net (fo=4, routed)           1.217     1.602    nolabel_line172/cnt_reg__0[7]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.647 r  nolabel_line172/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.647    nolabel_line172/p_0_in[7]
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.279     0.075    nolabel_line172/DCLK
    SLICE_X37Y47         FDRE                                         r  nolabel_line172/cnt_reg[7]/C
                         clock pessimism              0.516     0.591    
                         clock uncertainty            0.223     0.814    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.091     0.905    nolabel_line172/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.760    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[5]/C
                         clock pessimism              0.511     0.738    
                         clock uncertainty            0.223     0.962    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.971    nolabel_line172/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.226ns (16.360%)  route 1.155ns (83.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.614     1.760    nolabel_line172/clear
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.227    nolabel_line172/DCLK
    SLICE_X38Y48         FDRE                                         r  nolabel_line172/cnt_reg[8]/C
                         clock pessimism              0.511     0.738    
                         clock uncertainty            0.223     0.962    
    SLICE_X38Y48         FDRE (Hold_fdre_C_R)         0.009     0.971    nolabel_line172/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 nolabel_line172/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line172/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.271ns (19.130%)  route 1.146ns (80.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line172/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line172/u_clock/inst/clkout4_buf/O
                         net (fo=24, routed)          0.819    -0.362    nolabel_line172/clk_out4
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.277    -0.040    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.005 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.374     0.379    nolabel_line172/DCLK
    SLICE_X39Y48         FDRE                                         r  nolabel_line172/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.507 r  nolabel_line172/cnt_reg[3]/Q
                         net (fo=5, routed)           0.541     1.048    nolabel_line172/cnt_reg__0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.098     1.146 r  nolabel_line172/cnt[9]_i_1/O
                         net (fo=11, routed)          0.604     1.750    nolabel_line172/clear
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  nolabel_line172/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.795    nolabel_line172/clk_AD_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line172/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line172/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line172/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line172/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line172/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line172/u_clock/inst/clkout5_buf/O
                         net (fo=1, routed)           1.035    -0.654    nolabel_line172/u_clock_n_4
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.056    -0.598 r  nolabel_line172/cnt[9]_i_6/O
                         net (fo=1, routed)           0.338    -0.260    nolabel_line172/cnt[9]_i_6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.056    -0.204 r  nolabel_line172/cnt[9]_i_3/O
                         net (fo=11, routed)          0.363     0.159    nolabel_line172/DCLK
    SLICE_X37Y49         FDRE                                         r  nolabel_line172/clk_AD_reg/C
                         clock pessimism              0.527     0.686    
                         clock uncertainty            0.223     0.910    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.002    nolabel_line172/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.794    





