-------------------------------------------------------------------------------
------------H----H--X----X-----CCCCC-----22222----0000-----0000-----11---------
-----------H----H----X-X-----C--------------2---0----0---0----0---1-1----------
----------HHHHHH-----X------C----------22222---0----0---0----0-----1-----------
---------H----H----X--X----C----------2-------0----0---0----0-----1------------
--------H----H---X-----X---CCCCC-----22222----0000-----0000----11111-----------
-------------------------------------------------------------------------------
------- Contact: hxc2001 at hxc2001.com ----------- https://hxc2001.com -------
------- (c) 2019-2021 Jean-François DEL NERO ----------------------------------
--============================================================================-
-- Pauline
-- Disk archiving and Floppy disk drive simulator system.
--
-- https://hxc2001.com
-- HxC2001   -   2019 - 2021
--
-- Design units   :
--
-- File name      : floppy_sound.vhd
--
-- Purpose        : floppy sound generator.
--
--============================================================================-
-- Revision list
-- Version   Author                 Date                        Changes
--
-- 1.0    Jean-François DEL NERO  20 April 2019          First version
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use ieee.numeric_std.all;

entity floppy_sound is
	port(
		clk : in std_logic;
		reset_n : in std_logic;

		step_sound              : in  std_logic;

		period                  : in  std_logic_vector(31 downto 0);

		sound_out               : out std_logic
		);
end floppy_sound;

architecture arch of floppy_sound is

signal cnt : std_logic_vector(31 downto 0);
signal period_cnt : std_logic_vector(31 downto 0);
signal freq_out : std_logic;

signal sound : std_logic;


begin

	sound_out <= sound xor freq_out;

	process(clk, reset_n ) begin
		if(reset_n = '0') then

			cnt <= (others=>'0');
			sound <= '0';

		elsif(clk'event and clk = '1') then

			sound <= '0';

			if( (cnt /= conv_std_logic_vector(0,32)) or step_sound = '1' )
			then
				cnt <= cnt + conv_std_logic_vector(1,32);
				sound <= '1';
				if( cnt >= conv_std_logic_vector(50000,32) )
				then
					cnt <= (others=>'0');
				end if;
			end if;

		end if;
	end process;

	process(clk, reset_n ) begin
		if(reset_n = '0') then

			period_cnt <= (others=>'0');
			freq_out <= '0';

		elsif(clk'event and clk = '1') then

			if( period /= conv_std_logic_vector(0,32) )
			then
				if( period_cnt < period )
				then
					period_cnt <= period_cnt + conv_std_logic_vector(1,32);
				else
					freq_out <= not(freq_out);
					period_cnt <= (others=> '0');
				end if;
			else
				freq_out <= '0';
				period_cnt <= (others=> '0');
			end if;

		end if;
	end process;

end arch;
