Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L jtag_axi -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_31 -L proc_sys_reset_v5_0_14 -L generic_baseblocks_v2_1_1 -L fifo_generator_v13_2_9 -L axi_data_fifo_v2_1_28 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_29 -L axi_protocol_converter_v2_1_29 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/z004zyde/Desktop/JTAG_learning/JTAG_learning.ip_user_files/bd/design_1/sim/design_1.v:213]
WARNING: [VRFC 10-5021] port 'sl_iport0' is not connected on this instance [C:/Users/z004zyde/Desktop/JTAG_learning/JTAG_learning.ip_user_files/bd/design_1/ip/design_1_jtag_axi_0_0/sim/design_1_jtag_axi_0_0.v:181]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4855]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_31.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_31.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling module xil_defaultlib.design_1_jtag_axi_0_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axi_r...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axi_r...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_b...
Compiling module axi_protocol_converter_v2_1_29.axi_protocol_converter_v2_1_29_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1UACJD2
Compiling module xil_defaultlib.design_1_jtag_axi_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
