// Seed: 1978384323
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  supply0 id_4;
  assign id_3 = id_4[1];
  assign id_4 = id_4;
  assign id_3 = id_4;
  type_7(
      id_1
  );
  logic id_5;
endmodule
`define pp_3 0
`timescale 1ps / 1ps
