Loading plugins phase: Elapsed time ==> 0s.168ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\LM502.cyprj -d CY8C4147AZI-S445 -s D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.567ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.092ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LM502.v
Program  :   D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\LM502.cyprj -dcpsoc3 LM502.v -verilog
======================================================================

======================================================================
Compiling:  LM502.v
Program  :   D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\LM502.cyprj -dcpsoc3 LM502.v -verilog
======================================================================

======================================================================
Compiling:  LM502.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\LM502.cyprj -dcpsoc3 -verilog LM502.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 15 14:10:48 2019


======================================================================
Compiling:  LM502.v
Program  :   vpp
Options  :    -yv2 -q10 LM502.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 15 14:10:48 2019

Flattening file 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LM502.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  LM502.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\LM502.cyprj -dcpsoc3 -verilog LM502.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 15 14:10:48 2019

Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\codegentemp\LM502.ctl'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\codegentemp\LM502.v'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  LM502.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\LM502.cyprj -dcpsoc3 -verilog LM502.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 15 14:10:48 2019

Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\codegentemp\LM502.ctl'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\codegentemp\LM502.v'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:Net_1099\
	\UART_1:Net_1258\
	\UART_1:uncfg_rx_irq\
	Net_38
	Net_47
	Net_48
	Net_49
	Net_50
	Net_51
	Net_52
	Net_53
	Net_55
	Net_58
	\SPI_1:Net_1257\
	\SPI_1:uncfg_rx_irq\
	\SPI_1:Net_1099\
	\SPI_1:Net_1258\
	Net_105
	Net_114
	Net_115
	Net_116
	Net_117
	Net_118
	Net_119
	Net_120
	Net_122
	Net_125
	\I2CM:Net_1257\
	\I2CM:uncfg_rx_irq\
	\I2CM:Net_1099\
	\I2CM:Net_1258\
	Net_293
	Net_302
	Net_303
	Net_304
	Net_305
	Net_306
	Net_307
	Net_308
	Net_310
	Net_313
	\UART_2:Net_1257\
	\UART_2:uncfg_rx_irq\
	\UART_2:Net_1099\
	\UART_2:Net_1258\
	Net_383
	Net_392
	Net_393
	Net_394
	Net_395
	Net_396
	Net_397
	Net_398
	Net_400
	Net_403


Deleted 55 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \UART_1:select_s_wire\
Aliasing one to \UART_1:tmpOE__rx_wake_net_0\
Aliasing \UART_1:sclk_s_wire\ to \UART_1:select_s_wire\
Aliasing \UART_1:mosi_s_wire\ to \UART_1:select_s_wire\
Aliasing \UART_1:miso_m_wire\ to \UART_1:select_s_wire\
Aliasing \UART_1:tmpOE__tx_net_0\ to \UART_1:tmpOE__rx_wake_net_0\
Aliasing \UART_1:cts_wire\ to \UART_1:select_s_wire\
Aliasing \SPI_1:select_s_wire\ to \UART_1:select_s_wire\
Aliasing \SPI_1:rx_wire\ to \UART_1:select_s_wire\
Aliasing \SPI_1:sclk_s_wire\ to \UART_1:select_s_wire\
Aliasing \SPI_1:mosi_s_wire\ to \UART_1:select_s_wire\
Aliasing \SPI_1:tmpOE__sclk_m_net_0\ to \UART_1:tmpOE__rx_wake_net_0\
Aliasing \SPI_1:tmpOE__miso_m_net_0\ to \UART_1:tmpOE__rx_wake_net_0\
Aliasing \SPI_1:tmpOE__mosi_m_net_0\ to \UART_1:tmpOE__rx_wake_net_0\
Aliasing \SPI_1:cts_wire\ to \UART_1:select_s_wire\
Aliasing tmpOE__pin_wakeup_net_0 to \UART_1:tmpOE__rx_wake_net_0\
Aliasing tmpOE__dio1_net_0 to \UART_1:tmpOE__rx_wake_net_0\
Aliasing tmpOE__nss_net_0 to \UART_1:tmpOE__rx_wake_net_0\
Aliasing tmpOE__SPI_BUSY_net_0 to \UART_1:tmpOE__rx_wake_net_0\
Aliasing tmpOE__SPI_NRESET_net_0 to \UART_1:tmpOE__rx_wake_net_0\
Aliasing tmpOE__antpow_net_0 to \UART_1:tmpOE__rx_wake_net_0\
Aliasing tmpOE__ADC1_pin_net_0 to \UART_1:tmpOE__rx_wake_net_0\
Aliasing \I2CM:select_s_wire\ to \UART_1:select_s_wire\
Aliasing \I2CM:rx_wire\ to \UART_1:select_s_wire\
Aliasing \I2CM:sclk_s_wire\ to \UART_1:select_s_wire\
Aliasing \I2CM:mosi_s_wire\ to \UART_1:select_s_wire\
Aliasing \I2CM:miso_m_wire\ to \UART_1:select_s_wire\
Aliasing \I2CM:tmpOE__sda_net_0\ to \UART_1:tmpOE__rx_wake_net_0\
Aliasing \I2CM:tmpOE__scl_net_0\ to \UART_1:tmpOE__rx_wake_net_0\
Aliasing \I2CM:cts_wire\ to \UART_1:select_s_wire\
Aliasing \UART_2:select_s_wire\ to \UART_1:select_s_wire\
Aliasing \UART_2:sclk_s_wire\ to \UART_1:select_s_wire\
Aliasing \UART_2:mosi_s_wire\ to \UART_1:select_s_wire\
Aliasing \UART_2:miso_m_wire\ to \UART_1:select_s_wire\
Aliasing \UART_2:tmpOE__tx_net_0\ to \UART_1:tmpOE__rx_wake_net_0\
Aliasing \UART_2:tmpOE__rx_net_0\ to \UART_1:tmpOE__rx_wake_net_0\
Aliasing \UART_2:cts_wire\ to \UART_1:select_s_wire\
Removing Rhs of wire \UART_1:rx_wire\[3] = \UART_1:Net_1172\[4]
Removing Rhs of wire zero[7] = \UART_1:select_s_wire\[2]
Removing Rhs of wire one[10] = \UART_1:tmpOE__rx_wake_net_0\[6]
Removing Lhs of wire \UART_1:Net_1257\[12] = \UART_1:rx_irq\[11]
Removing Lhs of wire \UART_1:Net_1170\[14] = \UART_1:Net_847\[1]
Removing Lhs of wire \UART_1:sclk_s_wire\[15] = zero[7]
Removing Lhs of wire \UART_1:mosi_s_wire\[16] = zero[7]
Removing Lhs of wire \UART_1:miso_m_wire\[17] = zero[7]
Removing Lhs of wire \UART_1:tmpOE__tx_net_0\[19] = one[10]
Removing Lhs of wire \UART_1:cts_wire\[29] = zero[7]
Removing Lhs of wire \SPI_1:select_s_wire\[57] = zero[7]
Removing Lhs of wire \SPI_1:rx_wire\[58] = zero[7]
Removing Lhs of wire \SPI_1:Net_1170\[61] = \SPI_1:Net_847\[56]
Removing Lhs of wire \SPI_1:sclk_s_wire\[62] = zero[7]
Removing Lhs of wire \SPI_1:mosi_s_wire\[63] = zero[7]
Removing Rhs of wire \SPI_1:miso_m_wire\[64] = \SPI_1:Net_467\[65]
Removing Lhs of wire \SPI_1:tmpOE__sclk_m_net_0\[69] = one[10]
Removing Lhs of wire \SPI_1:tmpOE__miso_m_net_0\[76] = one[10]
Removing Lhs of wire \SPI_1:tmpOE__mosi_m_net_0\[81] = one[10]
Removing Lhs of wire \SPI_1:cts_wire\[87] = zero[7]
Removing Lhs of wire tmpOE__pin_wakeup_net_0[113] = one[10]
Removing Lhs of wire tmpOE__dio1_net_0[122] = one[10]
Removing Lhs of wire tmpOE__nss_net_0[128] = one[10]
Removing Lhs of wire tmpOE__SPI_BUSY_net_0[134] = one[10]
Removing Lhs of wire tmpOE__SPI_NRESET_net_0[140] = one[10]
Removing Lhs of wire tmpOE__antpow_net_0[146] = one[10]
Removing Lhs of wire tmpOE__ADC1_pin_net_0[153] = one[10]
Removing Lhs of wire \I2CM:select_s_wire\[161] = zero[7]
Removing Lhs of wire \I2CM:rx_wire\[162] = zero[7]
Removing Lhs of wire \I2CM:Net_1170\[165] = \I2CM:Net_847\[160]
Removing Lhs of wire \I2CM:sclk_s_wire\[166] = zero[7]
Removing Lhs of wire \I2CM:mosi_s_wire\[167] = zero[7]
Removing Lhs of wire \I2CM:miso_m_wire\[168] = zero[7]
Removing Lhs of wire \I2CM:tmpOE__sda_net_0\[170] = one[10]
Removing Lhs of wire \I2CM:tmpOE__scl_net_0\[176] = one[10]
Removing Lhs of wire \I2CM:cts_wire\[185] = zero[7]
Removing Lhs of wire \UART_2:select_s_wire\[211] = zero[7]
Removing Rhs of wire \UART_2:rx_wire\[212] = \UART_2:Net_1268\[213]
Removing Lhs of wire \UART_2:Net_1170\[216] = \UART_2:Net_847\[210]
Removing Lhs of wire \UART_2:sclk_s_wire\[217] = zero[7]
Removing Lhs of wire \UART_2:mosi_s_wire\[218] = zero[7]
Removing Lhs of wire \UART_2:miso_m_wire\[219] = zero[7]
Removing Lhs of wire \UART_2:tmpOE__tx_net_0\[221] = one[10]
Removing Lhs of wire \UART_2:tmpOE__rx_net_0\[230] = one[10]
Removing Lhs of wire \UART_2:cts_wire\[234] = zero[7]

------------------------------------------------------
Aliased 0 equations, 45 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\LM502.cyprj -dcpsoc3 LM502.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.609ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 15 October 2019 14:10:49
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\work\dragino_LM502\Software\projects\Creator\LM502\LM502.cydsn\LM502.cyprj -d CY8C4147AZI-S445 LM502.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 0: Automatic-assigning  clock 'SPI_1_SCBCLK'. Signal=\SPI_1:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'I2CM_SCBCLK'. Signal=\I2CM:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_2_SCBCLK'. Signal=\UART_2:Net_847_ff3\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \UART_1:rx_wake(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:rx_wake(0)\__PA ,
            fb => \UART_1:rx_wire\ ,
            pad => \UART_1:rx_wake(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:tx(0)\__PA ,
            pin_input => \UART_1:tx_wire\ ,
            pad => \UART_1:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_1:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_1:sclk_m(0)\__PA ,
            pin_input => \SPI_1:sclk_m_wire\ ,
            pad => \SPI_1:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_1:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_1:miso_m(0)\__PA ,
            fb => \SPI_1:miso_m_wire\ ,
            pad => \SPI_1:miso_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_1:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_1:mosi_m(0)\__PA ,
            pin_input => \SPI_1:mosi_m_wire\ ,
            pad => \SPI_1:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = pin_wakeup(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_wakeup(0)__PA ,
            pad => pin_wakeup(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dio1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dio1(0)__PA ,
            pad => dio1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = nss(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => nss(0)__PA ,
            pad => nss(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_BUSY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_BUSY(0)__PA ,
            pad => SPI_BUSY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_NRESET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_NRESET(0)__PA ,
            pad => SPI_NRESET(0)_PAD );
        Properties:
        {
        }

    Pin : Name = antpow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => antpow(0)__PA ,
            pad => antpow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADC1_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC1_pin(0)__PA ,
            pad => ADC1_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2CM:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CM:sda(0)\__PA ,
            fb => Net_312 ,
            pad => \I2CM:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2CM:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CM:scl(0)\__PA ,
            fb => Net_311 ,
            pad => \I2CM:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_2:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_2:tx(0)\__PA ,
            pin_input => \UART_2:tx_wire\ ,
            pad => \UART_2:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_2:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_2:rx(0)\__PA ,
            fb => \UART_2:rx_wire\ ,
            pad => \UART_2:rx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_1:RX_WAKEUP_IRQ\
        PORT MAP (
            interrupt => \UART_1:rx_irq\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_39 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =wakeup_irq
        PORT MAP (
            interrupt => Net_178 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =global_irq
        PORT MAP (
            interrupt => GANGED_PICU_OUT );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =\I2CM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_294 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    5 :   23 :   28 : 17.86 %
IO                            :   20 :   34 :   54 : 37.04 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    4 :    1 :    5 : 80.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
Crypto                        :    0 :    1 :    1 :  0.00 %
Smart IO Ports                :    0 :    3 :    3 :  0.00 %
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
Comparator                    :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.062ms
Tech Mapping phase: Elapsed time ==> 0s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\UART_1:rx_wake(0)\                 : [IOP=(3)][IoId=(0)]                
\UART_1:tx(0)\                      : [IOP=(3)][IoId=(1)]                
\SPI_1:sclk_m(0)\                   : [IOP=(4)][IoId=(2)]                
\SPI_1:miso_m(0)\                   : [IOP=(4)][IoId=(1)]                
\SPI_1:mosi_m(0)\                   : [IOP=(4)][IoId=(0)]                
pin_wakeup(0)                       : [IOP=(0)][IoId=(3)]                
dio1(0)                             : [IOP=(4)][IoId=(6)]                
nss(0)                              : [IOP=(4)][IoId=(3)]                
SPI_BUSY(0)                         : [IOP=(4)][IoId=(7)]                
SPI_NRESET(0)                       : [IOP=(5)][IoId=(7)]                
antpow(0)                           : [IOP=(3)][IoId=(4)]                
ADC1_pin(0)                         : [IOP=(2)][IoId=(0)]                
\I2CM:sda(0)\                       : [IOP=(0)][IoId=(1)]                
\I2CM:scl(0)\                       : [IOP=(0)][IoId=(0)]                
\UART_2:tx(0)\                      : [IOP=(6)][IoId=(1)]                
\UART_2:rx(0)\                      : [IOP=(6)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART_1:SCB\                        : SCB_[FFB(SCB,1)]                   
\SPI_1:SCB\                         : SCB_[FFB(SCB,0)]                   
\I2CM:SCB\                          : SCB_[FFB(SCB,2)]                   
\UART_2:SCB\                        : SCB_[FFB(SCB,3)]                   
IOSS                                : IOSS_[FFB(IOSS,0)]                 

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2617496s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.534ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0009856 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =wakeup_irq
        PORT MAP (
            interrupt => Net_178 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART_1:RX_WAKEUP_IRQ\
        PORT MAP (
            interrupt => \UART_1:rx_irq\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =global_irq
        PORT MAP (
            interrupt => GANGED_PICU_OUT );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\UART_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_39 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\I2CM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_294 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =pin_wakeup
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_178 );
        Properties:
        {
            drive_mode = "011"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2CM:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CM:scl(0)\__PA ,
        fb => Net_311 ,
        pad => \I2CM:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2CM:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CM:sda(0)\__PA ,
        fb => Net_312 ,
        pad => \I2CM:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pin_wakeup(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_wakeup(0)__PA ,
        pad => pin_wakeup(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = ADC1_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC1_pin(0)__PA ,
        pad => ADC1_pin(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =\UART_1:rx_wake\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \UART_1:rx_irq\ );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/e9408829-61ce-4f43-b0c1-855b87d0fbdc"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_1:rx_wake(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:rx_wake(0)\__PA ,
        fb => \UART_1:rx_wire\ ,
        pad => \UART_1:rx_wake(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_1:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:tx(0)\__PA ,
        pin_input => \UART_1:tx_wire\ ,
        pad => \UART_1:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = antpow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => antpow(0)__PA ,
        pad => antpow(0)_PAD );
    Properties:
    {
    }

Port 4 generates interrupt for logical port:
    logicalport: Name =dio1
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero );
        Properties:
        {
            drive_mode = "011"
            ibuf_enabled = "1"
            id = "32d7d4f4-828d-4d52-8370-3d9ba1e5f34a"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPI_1:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_1:mosi_m(0)\__PA ,
        pin_input => \SPI_1:mosi_m_wire\ ,
        pad => \SPI_1:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SPI_1:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_1:miso_m(0)\__PA ,
        fb => \SPI_1:miso_m_wire\ ,
        pad => \SPI_1:miso_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SPI_1:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_1:sclk_m(0)\__PA ,
        pin_input => \SPI_1:sclk_m_wire\ ,
        pad => \SPI_1:sclk_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = nss(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => nss(0)__PA ,
        pad => nss(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = dio1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dio1(0)__PA ,
        pad => dio1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SPI_BUSY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_BUSY(0)__PA ,
        pad => SPI_BUSY(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=7]: 
Pin : Name = SPI_NRESET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_NRESET(0)__PA ,
        pad => SPI_NRESET(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_2:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_2:rx(0)\__PA ,
        fb => \UART_2:rx_wire\ ,
        pad => \UART_2:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_2:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_2:tx(0)\__PA ,
        pin_input => \UART_2:tx_wire\ ,
        pad => \UART_2:tx(0)_PAD\ );
    Properties:
    {
    }

Port 7 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_0 => \SPI_1:Net_847_ff0\ ,
            ff_div_1 => \I2CM:Net_847_ff1\ ,
            ff_div_2 => \UART_1:Net_847_ff2\ ,
            ff_div_3 => \UART_2:Net_847_ff3\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
Vref group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\SPI_1:SCB\
        PORT MAP (
            clock => \SPI_1:Net_847_ff0\ ,
            interrupt => Net_106 ,
            uart_tx => \SPI_1:tx_wire\ ,
            uart_rts => \SPI_1:rts_wire\ ,
            mosi_m => \SPI_1:mosi_m_wire\ ,
            miso_m => \SPI_1:miso_m_wire\ ,
            select_m_3 => \SPI_1:select_m_wire_3\ ,
            select_m_2 => \SPI_1:select_m_wire_2\ ,
            select_m_1 => \SPI_1:select_m_wire_1\ ,
            select_m_0 => \SPI_1:select_m_wire_0\ ,
            sclk_m => \SPI_1:sclk_m_wire\ ,
            miso_s => \SPI_1:miso_s_wire\ ,
            tr_tx_req => Net_109 ,
            tr_rx_req => Net_108 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_847_ff2\ ,
            interrupt => Net_39 ,
            uart_rx => \UART_1:rx_wire\ ,
            uart_tx => \UART_1:tx_wire\ ,
            uart_rts => \UART_1:rts_wire\ ,
            mosi_m => \UART_1:mosi_m_wire\ ,
            select_m_3 => \UART_1:select_m_wire_3\ ,
            select_m_2 => \UART_1:select_m_wire_2\ ,
            select_m_1 => \UART_1:select_m_wire_1\ ,
            select_m_0 => \UART_1:select_m_wire_0\ ,
            sclk_m => \UART_1:sclk_m_wire\ ,
            miso_s => \UART_1:miso_s_wire\ ,
            tr_tx_req => Net_42 ,
            tr_rx_req => Net_41 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\I2CM:SCB\
        PORT MAP (
            clock => \I2CM:Net_847_ff1\ ,
            interrupt => Net_294 ,
            uart_tx => \I2CM:tx_wire\ ,
            uart_rts => \I2CM:rts_wire\ ,
            mosi_m => \I2CM:mosi_m_wire\ ,
            select_m_3 => \I2CM:select_m_wire_3\ ,
            select_m_2 => \I2CM:select_m_wire_2\ ,
            select_m_1 => \I2CM:select_m_wire_1\ ,
            select_m_0 => \I2CM:select_m_wire_0\ ,
            sclk_m => \I2CM:sclk_m_wire\ ,
            miso_s => \I2CM:miso_s_wire\ ,
            i2c_scl => Net_311 ,
            i2c_sda => Net_312 ,
            tr_tx_req => Net_297 ,
            tr_rx_req => Net_296 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,3): 
    m0s8scbcell: Name =\UART_2:SCB\
        PORT MAP (
            clock => \UART_2:Net_847_ff3\ ,
            interrupt => Net_384 ,
            uart_rx => \UART_2:rx_wire\ ,
            uart_tx => \UART_2:tx_wire\ ,
            uart_rts => \UART_2:rts_wire\ ,
            mosi_m => \UART_2:mosi_m_wire\ ,
            select_m_3 => \UART_2:select_m_wire_3\ ,
            select_m_2 => \UART_2:select_m_wire_2\ ,
            select_m_1 => \UART_2:select_m_wire_1\ ,
            select_m_0 => \UART_2:select_m_wire_0\ ,
            sclk_m => \UART_2:sclk_m_wire\ ,
            miso_s => \UART_2:miso_s_wire\ ,
            tr_tx_req => Net_387 ,
            tr_rx_req => Net_386 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
CRYPTO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: 
    IOSS Block @ F(IOSS,0): 
    m0s8iosscell: Name =IOSS
        PORT MAP (
            interrupt_gpio => GANGED_PICU_OUT );
        Properties:
        {
        }
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+------------------------
   0 |   0 |     * |      NONE |    OPEN_DRAIN_LO |       \I2CM:scl(0)\ | FB(Net_311)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |       \I2CM:sda(0)\ | FB(Net_312)
     |   3 |     * |    RISING |    RES_PULL_DOWN |       pin_wakeup(0) | 
-----+-----+-------+-----------+------------------+---------------------+------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |         ADC1_pin(0) | 
-----+-----+-------+-----------+------------------+---------------------+------------------------
   3 |   0 |     * |   FALLING |     HI_Z_DIGITAL | \UART_1:rx_wake(0)\ | FB(\UART_1:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |      \UART_1:tx(0)\ | In(\UART_1:tx_wire\)
     |   4 |     * |      NONE |         CMOS_OUT |           antpow(0) | 
-----+-----+-------+-----------+------------------+---------------------+------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |   \SPI_1:mosi_m(0)\ | In(\SPI_1:mosi_m_wire\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |   \SPI_1:miso_m(0)\ | FB(\SPI_1:miso_m_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |   \SPI_1:sclk_m(0)\ | In(\SPI_1:sclk_m_wire\)
     |   3 |     * |      NONE |         CMOS_OUT |              nss(0) | 
     |   6 |     * |    RISING |    RES_PULL_DOWN |             dio1(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |         SPI_BUSY(0) | 
-----+-----+-------+-----------+------------------+---------------------+------------------------
   5 |   7 |     * |      NONE |         CMOS_OUT |       SPI_NRESET(0) | 
-----+-----+-------+-----------+------------------+---------------------+------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |      \UART_2:rx(0)\ | FB(\UART_2:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |      \UART_2:tx(0)\ | In(\UART_2:tx_wire\)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.056ms
Digital Placement phase: Elapsed time ==> 0s.283ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\software\PSOCIDE\PSoC Creator\4.2\PSoC Creator\dev\psoc4/18/route_arch-rrg.cydata" --vh2-path "LM502_r.vh2" --pcf-path "LM502.pco" --des-name "LM502" --dsf-path "LM502.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.394ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.351ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4147AZI-S445
Static timing analysis phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.995ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.996ms
API generation phase: Elapsed time ==> 3s.449ms
Dependency generation phase: Elapsed time ==> 0s.028ms
Cleanup phase: Elapsed time ==> 0s.000ms
