Return-Path: <linus.walleij@linaro.org>
Authentication-Results: lists.ozlabs.org;
 spf=pass (mailfrom) smtp.mailfrom=linaro.org
 (client-ip=2607:f8b0:4001:c0b::243; helo=mail-it0-x243.google.com;
 envelope-from=linus.walleij@linaro.org; receiver=<UNKNOWN>)
Authentication-Results: lists.ozlabs.org;
 dmarc=pass (p=none dis=none) header.from=linaro.org
Authentication-Results: lists.ozlabs.org; dkim=pass (1024-bit key;
 unprotected) header.d=linaro.org header.i=@linaro.org header.b="aLXVahqn"; 
 dkim-atps=neutral
Received: from mail-it0-x243.google.com (mail-it0-x243.google.com
 [IPv6:2607:f8b0:4001:c0b::243])
 (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
 (No client certificate requested)
 by lists.ozlabs.org (Postfix) with ESMTPS id 41hS8H0hpHzF15Z
 for <openbmc@lists.ozlabs.org>; Fri,  3 Aug 2018 10:09:18 +1000 (AEST)
Received: by mail-it0-x243.google.com with SMTP id e14-v6so6145432itf.1
 for <openbmc@lists.ozlabs.org>; Thu, 02 Aug 2018 17:09:18 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=whepv9ceqpKeQSobXWBzs/Amu/cZ+5W6duyabfxJS5I=;
 b=aLXVahqnkz9QDpDLJ8AQLKE2W7L1TLpvjIga7fwNbe7sUXz9FIkH0gKb5hYCpk8WM+
 3c11zespD0cGxbg8/BfoWhGUtL7CjiHHVqu0DTMofkUG2k1v0bFYB0bQypfoZn2LvBw4
 wjtf1tZViA86DQAUim6matsVQ85/IpJ0j8LFY=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=whepv9ceqpKeQSobXWBzs/Amu/cZ+5W6duyabfxJS5I=;
 b=TgWbV8GT8HGFzvehb6L7JqsgIWWR8LnHUUNvIP7hqCDzCYNU/RBAf7Ht+wk2+j03C0
 eAlv9bNmw6OdywxZGrJhD+G6jmlm/VPJRqPtiDLoCv/Y9TGMolSHucwPPJS+4xPcY0HY
 xaQmezUG9M1zaXq+RRXLsqnW+vsZnQ2wKQus6pnQAO30Xe+Vk/0vX+tm+9tzVDaJu1is
 wbJudciu9rF10dp1xh7rY0ZvRhds/6cGDJSoij6WF2P7zN5xC2+lwONCMfL7JL+U79YJ
 Yxo1FfT5IK/pxuHfCv8L7NFmyEprdH9fnprIfih2OVOuLN3L+4n87uhR0gF3hOomwdiG
 KtIg==
X-Gm-Message-State: AOUpUlE7M4JdM2pRrsCevijSsjd6PHtsdS0rcpBUyfh1KEP2lSy6SdIx
 dd/qmm0TrjAUz/NRBYRwE3aeOdMf4uvmz1JVDea+Fw==
X-Google-Smtp-Source: AAOMgpfA7kGxe4+RmMHk6xkgilWzSkt5oVQTttrgZ/UHP7wRzP/cvXXCllKfuYqkC4nqJzVbs6vTuPyy0cQ7ub7pHNg=
X-Received: by 2002:a24:5004:: with SMTP id m4-v6mr4457189itb.38.1533254956321; 
 Thu, 02 Aug 2018 17:09:16 -0700 (PDT)
MIME-Version: 1.0
References: <20180730110406.132729-1-tmaimon77@gmail.com>
 <20180730110406.132729-3-tmaimon77@gmail.com>
In-Reply-To: <20180730110406.132729-3-tmaimon77@gmail.com>
From: Linus Walleij <linus.walleij@linaro.org>
Date: Fri, 3 Aug 2018 02:09:04 +0200
Message-ID: <CACRpkdaXxWWQZQhap51nGcFvZeGnJ0ZK5LuwVJvkWevxvj7JUw@mail.gmail.com>
Subject: Re: [PATCH v4 2/2] pinctrl: nuvoton: add NPCM7xx pinctrl and GPIO
 driver
To: Tomer Maimon <tmaimon77@gmail.com>
Cc: Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, 
 Nancy Yuen <yuenn@google.com>, Patrick Venture <venture@google.com>, 
 Brendan Higgins <brendanhiggins@google.com>, avifishman70@gmail.com, 
 Joel Stanley <joel@jms.id.au>, 
 "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
 <devicetree@vger.kernel.org>, OpenBMC Maillist <openbmc@lists.ozlabs.org>, 
 "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, 
 "open list:GPIO SUBSYSTEM" <linux-gpio@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
X-BeenThere: openbmc@lists.ozlabs.org
X-Mailman-Version: 2.1.27
Precedence: list
List-Id: Development list for OpenBMC <openbmc.lists.ozlabs.org>
List-Unsubscribe: <https://lists.ozlabs.org/options/openbmc>,
 <mailto:openbmc-request@lists.ozlabs.org?subject=unsubscribe>
List-Archive: <http://lists.ozlabs.org/pipermail/openbmc/>
List-Post: <mailto:openbmc@lists.ozlabs.org>
List-Help: <mailto:openbmc-request@lists.ozlabs.org?subject=help>
List-Subscribe: <https://lists.ozlabs.org/listinfo/openbmc>,
 <mailto:openbmc-request@lists.ozlabs.org?subject=subscribe>
X-List-Received-Date: Fri, 03 Aug 2018 00:09:20 -0000

Hi Tomer,

this is starting to look really good!

Please try this with my patch and drop the new DIR_INV flag that I think
we do not need anymore after that.

Other small bits:

On Mon, Jul 30, 2018 at 1:04 PM Tomer Maimon <tmaimon77@gmail.com> wrote:

> +/* Structure for register banks */
> +struct npcm7xx_gpio {
> +       void __iomem            *base;
> +       struct gpio_chip        gc;
> +       int                     irqbase;
> +       int                     irq;
> +       void                    *priv;
> +       struct irq_chip         irq_chip;
> +       u32                     pinctrl_id;
> +       int (*direction_input)(struct gpio_chip *chip, unsigned offset);
> +       int (*direction_output)(struct gpio_chip *chip, unsigned offset,
> +                               int value);
> +       int (*request)(struct gpio_chip *chip, unsigned offset);
> +       void (*free)(struct gpio_chip *chip, unsigned offset);

Very nice! You sorted it out perfectly.

> +/* GPIO handling in the pinctrl driver */
> +static void npcm_gpio_set(struct gpio_chip *gc, void __iomem *reg,
> +                         unsigned int pinmask)
> +{
> +       unsigned long flags;
> +       unsigned long val;
> +
> +       spin_lock_irqsave(&gc->bgpio_lock, flags);
> +
> +       val = gc->read_reg(reg) | pinmask;
> +       gc->write_reg(reg, val);

I see some GPIO drivers do this but I don't think you need to use these indirect
->read_reg() and ->write_reg() accessors, it just obscures things. If
you need to
access these registers I think it's fine to just use the base and
read/write them.
But it's your pick, I will not insist. Maybe it's a matter of taste.

> +static int npcmgpio_direction_input(struct gpio_chip *chip, unsigned int offset)
> +{
> +       struct npcm7xx_gpio *bank = gpiochip_get_data(chip);
> +       int ret;
> +
> +       ret = pinctrl_gpio_direction_input(offset + chip->base);
> +       if (ret)
> +               return ret;
> +
> +       return bank->direction_input(chip, offset);
> +}

Exactly as I think it should work, sweet!

This:

> +                       pctrl->gpio_bank[id].pinctrl_id = pinspec.args[0];
> +                       pctrl->gpio_bank[id].gc.base = pinspec.args[1];
> +                       pctrl->gpio_bank[id].gc.ngpio = pinspec.args[2];
> +                       pctrl->gpio_bank[id].gc.owner = THIS_MODULE;
> +                       pctrl->gpio_bank[id].gc.label =
> +                               devm_kasprintf(pctrl->dev, GFP_KERNEL, "%pOF",

And this:

> +       for (i = 0 ; i < pctrl->bank_num ; i++) {
> +               ret = gpiochip_add_pin_range(&pctrl->gpio_bank[i].gc,
> +                                            dev_name(pctrl->dev),
> +                                            pctrl->gpio_bank[i].pinctrl_id,
> +                                            pctrl->gpio_bank[i].gc.base,
> +                                            pctrl->gpio_bank[i].gc.ngpio);
> +               if (ret < 0) {
> +                       dev_err(pctrl->dev, "Failed to add GPIO bank %u\n", i);
> +                       gpiochip_remove(&pctrl->gpio_bank[i].gc);
> +                       goto err_range;
> +               }
> +       }

Worries me a bit. This seems to be like this because you register the
GPIO before the pin controller.

Normally we would register in the other order, and the code inside
of_gpiochio_add() as part of [devm_]gpiochip_add() will parse the phandle
and add the ranges when you add the GPIO chip.

Is this impossible to solve this cleanly?

Yours,
Linus Walleij
