
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.53

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: crc_reg[7]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_out[7]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[7]$_SDFFE_PP0P_/CK (DFF_X1)
     3    5.45    0.01    0.09    0.09 v crc_reg[7]$_SDFFE_PP0P_/Q (DFF_X1)
                                         crc_reflected[7] (net)
                  0.01    0.00    0.09 v _143_/A (INV_X1)
     2    2.50    0.01    0.02    0.10 ^ _143_/ZN (INV_X1)
                                         _067_ (net)
                  0.01    0.00    0.10 ^ _153_/A2 (NOR2_X1)
     1    1.06    0.00    0.01    0.11 v _153_/ZN (NOR2_X1)
                                         _007_ (net)
                  0.00    0.00    0.11 v crc_out[7]$_SDFF_PN0_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_out[7]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: data_in[0] (input port clocked by core_clock)
Endpoint: crc_reg[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    2.41    0.00    0.00    0.20 v data_in[0] (in)
                                         data_in[0] (net)
                  0.00    0.00    0.20 v _088_/B (XOR2_X1)
     1    3.80    0.01    0.06    0.26 v _088_/Z (XOR2_X1)
                                         _019_ (net)
                  0.01    0.00    0.26 v _091_/A (XNOR2_X2)
     3    6.62    0.01    0.04    0.30 v _091_/ZN (XNOR2_X2)
                                         _022_ (net)
                  0.01    0.00    0.30 v _102_/B (XNOR2_X1)
     1    1.56    0.01    0.04    0.34 v _102_/ZN (XNOR2_X1)
                                         _032_ (net)
                  0.01    0.00    0.34 v _103_/A2 (NOR2_X1)
     1    1.92    0.02    0.03    0.37 ^ _103_/ZN (NOR2_X1)
                                         _033_ (net)
                  0.02    0.00    0.37 ^ _104_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.43 v _104_/Z (MUX2_X1)
                                         _009_ (net)
                  0.01    0.00    0.43 v crc_reg[1]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.43   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ crc_reg[1]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: data_in[0] (input port clocked by core_clock)
Endpoint: crc_reg[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    2.41    0.00    0.00    0.20 v data_in[0] (in)
                                         data_in[0] (net)
                  0.00    0.00    0.20 v _088_/B (XOR2_X1)
     1    3.80    0.01    0.06    0.26 v _088_/Z (XOR2_X1)
                                         _019_ (net)
                  0.01    0.00    0.26 v _091_/A (XNOR2_X2)
     3    6.62    0.01    0.04    0.30 v _091_/ZN (XNOR2_X2)
                                         _022_ (net)
                  0.01    0.00    0.30 v _102_/B (XNOR2_X1)
     1    1.56    0.01    0.04    0.34 v _102_/ZN (XNOR2_X1)
                                         _032_ (net)
                  0.01    0.00    0.34 v _103_/A2 (NOR2_X1)
     1    1.92    0.02    0.03    0.37 ^ _103_/ZN (NOR2_X1)
                                         _033_ (net)
                  0.02    0.00    0.37 ^ _104_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.43 v _104_/Z (MUX2_X1)
                                         _009_ (net)
                  0.01    0.00    0.43 v crc_reg[1]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.43   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ crc_reg[1]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.20e-04   3.80e-06   1.23e-06   1.25e-04  58.8%
Combinational          5.46e-05   3.04e-05   2.20e-06   8.71e-05  41.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.74e-04   3.42e-05   3.44e-06   2.12e-04 100.0%
                          82.2%      16.1%       1.6%
