# Computer-Architecture
This Computer Architecture Final Project involves the development of an L1-L2-DRAM with L1 as Direct Mapped cache and L2 as Set Associative cache. The program involves python NumPy and pandas packages to determine and differentiate the working of  direct-mapped and set-associative caches.
