Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 26 19:43:47 2023
| Host         : DESKTOP-IBA8I24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Convertor_timing_summary_routed.rpt -pb Convertor_timing_summary_routed.pb -rpx Convertor_timing_summary_routed.rpx -warn_on_violation
| Design       : Convertor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            m[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 5.320ns (59.365%)  route 3.641ns (40.635%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  x_IBUF[4]_inst/O
                         net (fo=2, routed)           1.616     3.067    x_IBUF[4]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.152     3.219 r  m_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.025     5.244    m_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.717     8.961 r  m_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.961    m[3]
    V19                                                               r  m[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            m[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.904ns  (logic 5.115ns (57.450%)  route 3.789ns (42.550%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  x_IBUF[1]_inst/O
                         net (fo=2, routed)           1.211     2.672    x_IBUF[1]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     2.796 r  m_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     5.374    m_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.904 r  m_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.904    m[1]
    E19                                                               r  m[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            m[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 5.099ns (59.246%)  route 3.507ns (40.754%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  x_IBUF[5]_inst/O
                         net (fo=2, routed)           1.637     3.103    x_IBUF[5]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.227 r  m_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.871     5.097    m_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.606 r  m_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.606    m[4]
    W18                                                               r  m[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            m[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 5.318ns (62.965%)  route 3.128ns (37.035%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  x_IBUF[1]_inst/O
                         net (fo=2, routed)           1.211     2.672    x_IBUF[1]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.150     2.822 r  m_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.739    m_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.446 r  m_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.446    m[0]
    U16                                                               r  m[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            m[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.380ns  (logic 5.089ns (60.724%)  route 3.291ns (39.276%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  x_IBUF[2]_inst/O
                         net (fo=2, routed)           1.375     2.839    x_IBUF[2]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     2.963 r  m_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.879    m_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.380 r  m_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.380    m[2]
    U19                                                               r  m[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            m[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 5.317ns (64.691%)  route 2.902ns (35.309%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.164     2.622    m_OBUF[7]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.150     2.772 r  m_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.739     4.511    m_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.708     8.219 r  m_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.219    m[6]
    U14                                                               r  m[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            m[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 5.105ns (63.384%)  route 2.949ns (36.616%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  x_IBUF[5]_inst/O
                         net (fo=2, routed)           1.279     2.745    x_IBUF[5]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  m_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.539    m_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     8.053 r  m_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.053    m[5]
    U15                                                               r  m[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            m[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.960ns (69.783%)  route 2.148ns (30.217%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sel_IBUF[1]_inst/O
                         net (fo=2, routed)           2.148     3.606    m_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.107 r  m_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.107    m[7]
    V14                                                               r  m[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            m[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.429ns (75.624%)  route 0.461ns (24.376%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sel_IBUF[1]_inst/O
                         net (fo=2, routed)           0.461     0.687    m_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.889 r  m_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.889    m[7]
    V14                                                               r  m[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            m[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.478ns (68.806%)  route 0.670ns (31.194%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sel_IBUF[0]_inst/O
                         net (fo=2, routed)           0.335     0.553    sel_IBUF[0]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.598 r  m_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.336     0.933    m_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.149 r  m_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.149    m[5]
    U15                                                               r  m[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            m[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.535ns (68.431%)  route 0.708ns (31.569%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sel_IBUF[0]_inst/O
                         net (fo=2, routed)           0.335     0.553    sel_IBUF[0]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.048     0.601 r  m_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.374     0.974    m_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.269     2.243 r  m_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.243    m[6]
    U14                                                               r  m[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            m[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.464ns (63.904%)  route 0.827ns (36.096%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  x_IBUF[3]_inst/O
                         net (fo=2, routed)           0.396     0.613    x_IBUF[3]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.658 r  m_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.088    m_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.291 r  m_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.291    m[2]
    U19                                                               r  m[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            m[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.537ns (66.431%)  route 0.777ns (33.569%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  x_IBUF[0]_inst/O
                         net (fo=1, routed)           0.335     0.556    x_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.048     0.604 r  m_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.046    m_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.313 r  m_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.313    m[0]
    U16                                                               r  m[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            m[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.543ns (64.013%)  route 0.867ns (35.987%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  x_IBUF[3]_inst/O
                         net (fo=2, routed)           0.396     0.613    x_IBUF[3]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.049     0.662 r  m_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.471     1.133    m_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     2.410 r  m_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.410    m[3]
    V19                                                               r  m[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            m[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.474ns (60.282%)  route 0.971ns (39.718%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  x_IBUF[4]_inst/O
                         net (fo=2, routed)           0.549     0.768    x_IBUF[4]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.813 r  m_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.235    m_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.444 r  m_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.444    m[4]
    W18                                                               r  m[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            m[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.507ns (57.078%)  route 1.134ns (42.922%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  x_IBUF[2]_inst/O
                         net (fo=2, routed)           0.436     0.668    x_IBUF[2]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.713 r  m_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.410    m_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.641 r  m_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.641    m[1]
    E19                                                               r  m[1] (OUT)
  -------------------------------------------------------------------    -------------------





