;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -9, <-20
	DJN -1, @-20
	SPL 560, <377
	JMN -1, @-20
	JMP <121, 103
	SUB -7, <-20
	MOV <380, 90
	CMP -207, <-120
	SPL 0, <332
	SPL 105, 321
	MOV -7, <-20
	ADD <50, @-90
	SUB @0, @2
	SUB @127, 106
	DJN -1, @-20
	SPL 0, <332
	SUB @-127, 100
	JMP <127, 106
	JMN -1, @-20
	DJN -1, @-20
	SUB -607, <-130
	SUB -207, <-120
	SUB @121, 103
	CMP @129, 106
	JMP -7, @-20
	SUB #910, <32
	SUB -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	ADD #270, <1
	CMP @0, @2
	ADD #270, <1
	SUB -7, <-20
	SUB -0, 3
	SUB -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	JMP <127, 106
	SLT <50, @-90
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -9, <-20
