# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab0.srcs/sources_1/imports/Downloads/combinational_gates_muxed.v" \
"../../../../lab0.srcs/sim_1/imports/Downloads/combinational_gates_muxed_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
