// Seed: 1815142645
module module_0;
  wire id_1, id_2;
  tri id_3;
  uwire id_4, id_5, id_6, id_7;
  tri0 id_8;
  assign id_8 = id_3 * 1'b0;
  assign id_8 = ~id_2;
  assign id_5 = 1 - 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    inout tri0 id_6,
    input wor id_7,
    input wand id_8,
    output tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    output uwire id_12,
    output tri id_13,
    output wor id_14,
    input wor id_15,
    input uwire id_16,
    input wire id_17,
    input wor id_18,
    input tri0 id_19,
    output wire id_20,
    input wire id_21,
    input wire id_22,
    input wire id_23,
    input tri0 id_24,
    output supply0 id_25
    , id_33,
    output tri1 id_26,
    output wand id_27,
    input uwire id_28,
    output tri0 id_29,
    output wor id_30,
    output supply1 id_31
);
  wire id_34, id_35, id_36;
  module_0();
endmodule
