vendor_name = ModelSim
source_file = 1, /home/cloudywitt/Programming/GitHub/AngeloGarcia_atv_jcc/02-mux-4x1/mux_2x1.vhd
source_file = 1, /home/cloudywitt/Programming/GitHub/AngeloGarcia_atv_jcc/02-mux-4x1/mux_4x1.vhd
source_file = 1, /home/cloudywitt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/cloudywitt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/cloudywitt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/cloudywitt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/cloudywitt/Programming/GitHub/AngeloGarcia_atv_jcc/02-mux-4x1/db/mux_4x1.cbx.xml
design_name = mux_4x1
instance = comp, \Z~output\, Z~output, mux_4x1, 1
instance = comp, \A~input\, A~input, mux_4x1, 1
instance = comp, \B~input\, B~input, mux_4x1, 1
instance = comp, \C~input\, C~input, mux_4x1, 1
instance = comp, \D~input\, D~input, mux_4x1, 1
instance = comp, \S0~input\, S0~input, mux_4x1, 1
instance = comp, \S1~input\, S1~input, mux_4x1, 1
instance = comp, \mux3|O~0\, mux3|O~0, mux_4x1, 1
