// Seed: 2468783307
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output uwire id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wand id_7,
    output supply0 id_8,
    output wor id_9,
    output wand id_10,
    output supply1 id_11,
    output tri1 id_12,
    output uwire id_13,
    input wand id_14,
    input tri1 id_15,
    output wor id_16,
    output tri1 id_17,
    input supply1 id_18
);
  wire id_20;
  wire id_21;
  tri1 id_22 = 1, id_23;
  assign id_11 = id_22 == id_15;
  module_0(
      id_21, id_23, id_21, id_21, id_20, id_20, id_22
  );
  assign id_10 = 1;
  wire id_24;
  wire id_25;
endmodule
