{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499455695344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499455695344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 16:28:14 2017 " "Processing started: Fri Jul 07 16:28:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499455695344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499455695344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCCompleto -c PCCompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCCompleto -c PCCompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499455695344 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499455697888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_256/cont_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_256/cont_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont_8-X " "Found design unit 1: Cont_8-X" {  } { { "Cont_256/Cont_8.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Cont_256/Cont_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701402 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont_8 " "Found entity 1: Cont_8" {  } { { "Cont_256/Cont_8.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Cont_256/Cont_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499455701402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ur/ur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ur/ur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UR-behavioral " "Found design unit 1: UR-behavioral" {  } { { "UR/UR.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UR/UR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701422 ""} { "Info" "ISGN_ENTITY_NAME" "1 UR " "Found entity 1: UR" {  } { { "UR/UR.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UR/UR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499455701422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-u " "Found design unit 1: ula-u" {  } { { "ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/ULA/ula.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701438 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/ULA/ula.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499455701438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc/uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc/uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-behavioural " "Found design unit 1: UC-behavioural" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701464 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499455701464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behavioral " "Found design unit 1: ROM-behavioral" {  } { { "Rom/Rom.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Rom/Rom.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701488 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "Rom/Rom.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Rom/Rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499455701488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_simples/proc_simples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc_simples/proc_simples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proc_Simples-X " "Found design unit 1: Proc_Simples-X" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701513 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proc_Simples " "Found entity 1: Proc_Simples" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499455701513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-X " "Found design unit 1: PC-X" {  } { { "PC/PC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/PC/PC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701534 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499455701534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499455701534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proc_Simples " "Elaborating entity \"Proc_Simples\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499455701822 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sais Proc_Simples.vhd(8) " "VHDL Signal Declaration warning at Proc_Simples.vhd(8): used implicit default value for signal \"sais\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1499455701828 "|Proc_Simples"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_en1 Proc_Simples.vhd(22) " "Verilog HDL or VHDL warning at Proc_Simples.vhd(22): object \"rom_en1\" assigned a value but never read" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499455701829 "|Proc_Simples"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_reg1 Proc_Simples.vhd(23) " "Verilog HDL or VHDL warning at Proc_Simples.vhd(23): object \"in_reg1\" assigned a value but never read" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499455701829 "|Proc_Simples"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_reg1 Proc_Simples.vhd(24) " "VHDL Signal Declaration warning at Proc_Simples.vhd(24): used implicit default value for signal \"out_reg1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1499455701830 "|Proc_Simples"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ula_en_a1 Proc_Simples.vhd(30) " "Verilog HDL or VHDL warning at Proc_Simples.vhd(30): object \"ula_en_a1\" assigned a value but never read" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499455701830 "|Proc_Simples"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ula_en_b1 Proc_Simples.vhd(30) " "Verilog HDL or VHDL warning at Proc_Simples.vhd(30): object \"ula_en_b1\" assigned a value but never read" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499455701830 "|Proc_Simples"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_pc1 Proc_Simples.vhd(33) " "Verilog HDL or VHDL warning at Proc_Simples.vhd(33): object \"en_pc1\" assigned a value but never read" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499455701831 "|Proc_Simples"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "Proc_simples/Proc_Simples.vhd" "PC1" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499455701835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont_8 PC:PC1\|Cont_8:CPU " "Elaborating entity \"Cont_8\" for hierarchy \"PC:PC1\|Cont_8:CPU\"" {  } { { "PC/PC.vhd" "CPU" { Text "C:/Users/Lucas/Downloads/PC Completo/PC/PC.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499455701845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:Rom1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:Rom1\"" {  } { { "Proc_simples/Proc_Simples.vhd" "Rom1" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499455701853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC1 " "Elaborating entity \"UC\" for hierarchy \"UC:UC1\"" {  } { { "Proc_simples/Proc_Simples.vhd" "UC1" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499455701864 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_z UC.vhd(216) " "VHDL Process Statement warning at UC.vhd(216): signal \"ula_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499455701948 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_z UC.vhd(229) " "VHDL Process Statement warning at UC.vhd(229): signal \"ula_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499455701949 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ldr UC.vhd(282) " "VHDL Process Statement warning at UC.vhd(282): signal \"ldr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499455701949 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_q UC.vhd(532) " "VHDL Process Statement warning at UC.vhd(532): signal \"ula_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499455701949 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_q UC.vhd(554) " "VHDL Process Statement warning at UC.vhd(554): signal \"ula_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499455701949 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_q UC.vhd(567) " "VHDL Process Statement warning at UC.vhd(567): signal \"ula_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499455701950 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_q UC.vhd(580) " "VHDL Process Statement warning at UC.vhd(580): signal \"ula_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499455701950 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_q UC.vhd(593) " "VHDL Process Statement warning at UC.vhd(593): signal \"ula_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499455701951 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_pc UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"en_pc\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701951 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_pc UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"ld_pc\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701951 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_we UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"reg_we\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701951 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_pc UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"load_pc\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701952 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_en_a UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"ula_en_a\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701952 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_en_b UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"ula_en_b\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701953 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_sel UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"reg_sel\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701953 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ldr UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"en_ldr\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701954 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_operator UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"ula_operator\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701959 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_reg UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"in_reg\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701960 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_address UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"sel_address\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701960 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rom_en UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): inferring latch(es) for signal or variable \"rom_en\", which holds its previous value in one or more paths through the process" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499455701961 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_en UC.vhd(62) " "Inferred latch for \"rom_en\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701961 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_address UC.vhd(62) " "Inferred latch for \"sel_address\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701962 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[7\] UC.vhd(62) " "Inferred latch for \"in_reg\[7\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701962 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[6\] UC.vhd(62) " "Inferred latch for \"in_reg\[6\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701962 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[5\] UC.vhd(62) " "Inferred latch for \"in_reg\[5\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701962 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[4\] UC.vhd(62) " "Inferred latch for \"in_reg\[4\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701963 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[3\] UC.vhd(62) " "Inferred latch for \"in_reg\[3\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701963 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[2\] UC.vhd(62) " "Inferred latch for \"in_reg\[2\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701963 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[1\] UC.vhd(62) " "Inferred latch for \"in_reg\[1\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701963 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[0\] UC.vhd(62) " "Inferred latch for \"in_reg\[0\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701964 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_operator\[2\] UC.vhd(62) " "Inferred latch for \"ula_operator\[2\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701964 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_operator\[1\] UC.vhd(62) " "Inferred latch for \"ula_operator\[1\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701964 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_operator\[0\] UC.vhd(62) " "Inferred latch for \"ula_operator\[0\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701964 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ldr UC.vhd(62) " "Inferred latch for \"en_ldr\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701965 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_sel\[1\] UC.vhd(62) " "Inferred latch for \"reg_sel\[1\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701965 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_sel\[0\] UC.vhd(62) " "Inferred latch for \"reg_sel\[0\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701965 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_en_b UC.vhd(62) " "Inferred latch for \"ula_en_b\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701966 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_en_a UC.vhd(62) " "Inferred latch for \"ula_en_a\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701966 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[7\] UC.vhd(62) " "Inferred latch for \"load_pc\[7\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701966 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[6\] UC.vhd(62) " "Inferred latch for \"load_pc\[6\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701966 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[5\] UC.vhd(62) " "Inferred latch for \"load_pc\[5\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701967 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[4\] UC.vhd(62) " "Inferred latch for \"load_pc\[4\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701967 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[3\] UC.vhd(62) " "Inferred latch for \"load_pc\[3\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701967 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[2\] UC.vhd(62) " "Inferred latch for \"load_pc\[2\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701968 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[1\] UC.vhd(62) " "Inferred latch for \"load_pc\[1\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701968 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[0\] UC.vhd(62) " "Inferred latch for \"load_pc\[0\]\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701968 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_we UC.vhd(62) " "Inferred latch for \"reg_we\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701968 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_pc UC.vhd(62) " "Inferred latch for \"ld_pc\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701969 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_pc UC.vhd(62) " "Inferred latch for \"en_pc\" at UC.vhd(62)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701969 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[7\] UC.vhd(46) " "Inferred latch for \"ldr\[7\]\" at UC.vhd(46)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701970 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[6\] UC.vhd(46) " "Inferred latch for \"ldr\[6\]\" at UC.vhd(46)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701970 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[5\] UC.vhd(46) " "Inferred latch for \"ldr\[5\]\" at UC.vhd(46)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701970 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[4\] UC.vhd(46) " "Inferred latch for \"ldr\[4\]\" at UC.vhd(46)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701970 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[3\] UC.vhd(46) " "Inferred latch for \"ldr\[3\]\" at UC.vhd(46)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701971 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[2\] UC.vhd(46) " "Inferred latch for \"ldr\[2\]\" at UC.vhd(46)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701975 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[1\] UC.vhd(46) " "Inferred latch for \"ldr\[1\]\" at UC.vhd(46)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701976 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[0\] UC.vhd(46) " "Inferred latch for \"ldr\[0\]\" at UC.vhd(46)" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499455701976 "|Proc_Simples|UC:UC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UR UR:UR1 " "Elaborating entity \"UR\" for hierarchy \"UR:UR1\"" {  } { { "Proc_simples/Proc_Simples.vhd" "UR1" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499455701983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ULA1 " "Elaborating entity \"ula\" for hierarchy \"ula:ULA1\"" {  } { { "Proc_simples/Proc_Simples.vhd" "ULA1" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499455701991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|sel_address " "LATCH primitive \"UC:UC1\|sel_address\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 37 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|ula_operator\[2\] " "LATCH primitive \"UC:UC1\|ula_operator\[2\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|ula_operator\[1\] " "LATCH primitive \"UC:UC1\|ula_operator\[1\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|ula_operator\[0\] " "LATCH primitive \"UC:UC1\|ula_operator\[0\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|reg_sel\[1\] " "LATCH primitive \"UC:UC1\|reg_sel\[1\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|reg_sel\[0\] " "LATCH primitive \"UC:UC1\|reg_sel\[0\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|load_pc\[7\] " "LATCH primitive \"UC:UC1\|load_pc\[7\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|load_pc\[6\] " "LATCH primitive \"UC:UC1\|load_pc\[6\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|load_pc\[5\] " "LATCH primitive \"UC:UC1\|load_pc\[5\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|load_pc\[4\] " "LATCH primitive \"UC:UC1\|load_pc\[4\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|load_pc\[3\] " "LATCH primitive \"UC:UC1\|load_pc\[3\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|load_pc\[2\] " "LATCH primitive \"UC:UC1\|load_pc\[2\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|load_pc\[1\] " "LATCH primitive \"UC:UC1\|load_pc\[1\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|load_pc\[0\] " "LATCH primitive \"UC:UC1\|load_pc\[0\]\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 62 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|reg_we " "LATCH primitive \"UC:UC1\|reg_we\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UC:UC1\|ld_pc " "LATCH primitive \"UC:UC1\|ld_pc\" is permanently disabled" {  } { { "UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/UC/UC.vhd" 28 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1499455702975 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1499455705113 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_ui\[0\] GND " "Pin \"R_ui\[0\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|R_ui[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_ui\[1\] GND " "Pin \"R_ui\[1\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|R_ui[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_ui\[2\] GND " "Pin \"R_ui\[2\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|R_ui[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_ui\[3\] GND " "Pin \"R_ui\[3\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|R_ui[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_ui\[4\] GND " "Pin \"R_ui\[4\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|R_ui[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_ui\[5\] GND " "Pin \"R_ui\[5\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|R_ui[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_ui\[6\] GND " "Pin \"R_ui\[6\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|R_ui[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_ui\[7\] GND " "Pin \"R_ui\[7\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|R_ui[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sais\[0\] GND " "Pin \"sais\[0\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|sais[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sais\[1\] GND " "Pin \"sais\[1\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|sais[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sais\[2\] GND " "Pin \"sais\[2\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|sais[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sais\[3\] GND " "Pin \"sais\[3\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|sais[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sais\[4\] GND " "Pin \"sais\[4\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|sais[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sais\[5\] GND " "Pin \"sais\[5\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|sais[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sais\[6\] GND " "Pin \"sais\[6\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|sais[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sais\[7\] GND " "Pin \"sais\[7\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|sais[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_ula\[0\] GND " "Pin \"S_ula\[0\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|S_ula[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_ula\[1\] GND " "Pin \"S_ula\[1\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|S_ula[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_ula\[2\] GND " "Pin \"S_ula\[2\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|S_ula[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_ula\[3\] GND " "Pin \"S_ula\[3\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|S_ula[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_ula\[4\] GND " "Pin \"S_ula\[4\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|S_ula[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_ula\[5\] GND " "Pin \"S_ula\[5\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|S_ula[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_ula\[6\] GND " "Pin \"S_ula\[6\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|S_ula[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_ula\[7\] GND " "Pin \"S_ula\[7\]\" is stuck at GND" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499455705529 "|Proc_Simples|S_ula[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499455705529 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499455705837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499455706612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499455706612 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499455706958 "|Proc_Simples|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Proc_simples/Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/PC Completo/Proc_simples/Proc_Simples.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499455706958 "|Proc_Simples|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499455706958 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499455706960 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499455706960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499455706960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499455707220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 16:28:27 2017 " "Processing ended: Fri Jul 07 16:28:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499455707220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499455707220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499455707220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499455707220 ""}
