chipselect	,	V_89
cpu_to_be32	,	F_15
chip_select	,	V_90
DIV_ROUND_UP	,	F_29
SIRFSOC_SPI_RXFIFO_THD_REACH	,	V_23
SIRFSOC_MAX_CMD_BYTES	,	V_49
SIRFSOC_SPI_FIFO_THD	,	F_30
len	,	V_39
dev	,	V_54
DMA_MEM_TO_DEV	,	V_79
"Speed %d not supported\n"	,	L_2
DMA_FROM_DEVICE	,	V_69
SIRFSOC_SPI_FIFO_START	,	V_64
"can't get cs gpio from DT\n"	,	L_7
SIRFSOC_SPI_RX_DMA_IO_LEN	,	V_58
wait_for_completion_timeout	,	F_16
gpio_request	,	F_41
SIRFSOC_SPI_TRAN_MSB	,	V_112
SPI_CS_HIGH	,	V_93
free_master	,	V_141
SIRFSOC_SPI_RX_DMA_FLUSH	,	V_124
spi_bitbang_stop	,	F_65
SIRFSOC_SPI_TX_DMA_IO_LEN	,	V_57
SIRFSOC_SPI_TRAN_DAT_FORMAT_8	,	V_107
SIRFSOC_SPI_CMD_MODE	,	V_121
SIRFSOC_SPI_FRM_END_INT_EN	,	V_51
of_node	,	V_136
GFP_KERNEL	,	V_158
SPI_CPOL	,	V_113
device	,	V_161
spi_master_get_devdata	,	F_13
dmaengine_prep_slave_single	,	F_20
SIRFSOC_SPI_TXFIFO_OP	,	V_63
regval	,	V_91
rx	,	V_4
SIRFSOC_SPI_RXFIFO_STATUS	,	V_24
SIRFSOC_SPI_TXFIFO_STATUS	,	V_29
SIRFSOC_SPI_CMD	,	V_50
of_property_read_u32	,	F_37
BUG	,	F_28
spi_sirfsoc_transfer	,	F_12
"sirf,spi-num-chipselects"	,	L_3
num_chipselect	,	V_139
setup_transfer	,	V_146
"Unable to allocate SPI master\n"	,	L_5
rx_desc	,	V_66
completion	,	V_32
devm_ioremap_resource	,	F_44
u8	,	T_2
SIRFSOC_SPI_CMD_TX_EN	,	V_52
irq	,	V_11
i	,	V_134
spi_device	,	V_34
spi_master_suspend	,	F_68
sspi	,	V_2
spi_sirfsoc_setup_transfer	,	F_27
SIRFSOC_SPI_FIFO_SC	,	F_31
SIRFSOC_SPI_FIFO_SIZE	,	V_102
t	,	V_37
spi_stat	,	V_13
dma_release_channel	,	F_61
SIRFSOC_SPI_CS_IDLE_STAT	,	V_111
platform_device	,	V_127
tx_buf	,	V_41
SIRFSOC_SPI_MUL_DAT_MODE	,	V_60
tx	,	V_8
spi_sirfsoc_chipselect	,	F_25
DRIVER_NAME	,	V_142
reinit_completion	,	F_14
word_width	,	V_44
cs_gpio	,	V_133
SIRFSOC_SPI_INT_MASK_ALL	,	V_45
max_speed_hz	,	V_104
dmaengine_submit	,	F_21
SIRFSOC_SPI_TRAN_DAT_FORMAT_32	,	V_110
free_clk	,	V_159
SIRFSOC_SPI_TX_DMA_IO_CTRL	,	V_123
platform_get_irq	,	F_47
ret	,	V_135
fifo_size	,	V_101
"Unable to get chip select number\n"	,	L_4
tx_chan	,	V_78
"tx"	,	L_11
SIRFSOC_SPI_TXFIFO_THD_REACH	,	V_28
clk_get_rate	,	F_53
dma_async_tx_descriptor	,	V_65
spi_sirfsoc_tx_word_u8	,	F_3
dst_start	,	V_68
callback_param	,	V_75
platform_get_resource	,	F_43
dummypage	,	V_42
"can not allocate tx dma channel\n"	,	L_12
txfifo_ctrl	,	V_99
"fail to request cs gpios\n"	,	L_8
dma_map_single	,	F_19
SIRFSOC_SPI_RXFIFO_OP	,	V_62
SIRFSOC_SPI_FRM_END	,	V_16
timeout	,	V_38
SPI_BPW_MASK	,	F_49
dev_err	,	F_17
"cs-gpios"	,	L_6
SIRFSOC_SPI_RXFIFO_THD_INT_EN	,	V_82
kmalloc	,	F_55
SIRFSOC_SPI_TRAN_DAT_FORMAT_12	,	V_108
spi_master_resume	,	F_72
spi_sirfsoc_tx_word_u16	,	F_6
tx_done	,	V_17
SIRFSOC_SPI_TRAN_DAT_FORMAT_16	,	V_109
SIRFSOC_SPI_FIFO_RESET	,	V_61
dma_complete	,	V_33
SIRFSOC_SPI_TX_RX_EN	,	V_53
"transfer timeout\n"	,	L_1
clk_disable_unprepare	,	F_59
txrx_bufs	,	V_147
speed_hz	,	V_103
src_start	,	V_76
SIRFSOC_SPI_RXFIFO_DATA	,	V_6
SIRFSOC_SPI_TXFIFO_LEVEL_CHK	,	V_117
SIRFSOC_SPI_TXFIFO_CTRL	,	V_119
setup	,	V_148
SIRFSOC_SPI_TX_UFLOW	,	V_21
spi_sirfsoc_probe	,	F_36
clk_disable	,	F_69
base	,	V_5
ENOMEM	,	V_138
spi_sirfsoc_rx_word_u16	,	F_5
dev_get_drvdata	,	F_67
SIRFSOC_SPI_FIFO_FULL	,	V_30
dev_info	,	F_57
rxfifo_ctrl	,	V_100
bus_num	,	V_149
spi_master_put	,	F_62
SIRFSOC_SPI_CMD_BYTE_NUM	,	F_34
spi_sirfsoc_tx_word_u32	,	F_8
spi_sirfsoc_dma_fini_callback	,	F_11
hz	,	V_98
spi_master	,	V_129
SIRFSOC_SPI_RX_DMA_IO_CTRL	,	V_125
clk_put	,	F_60
SPI_CPHA	,	V_115
spi_sirfsoc_rx_word_u8	,	F_1
id	,	V_150
DMA_TO_DEVICE	,	V_77
rx_chan	,	V_70
dma_request_slave_channel	,	F_50
left_tx_word	,	V_10
clk	,	V_154
free_tx_dma	,	V_155
bitbang	,	V_145
clk_enable	,	F_71
sirfsoc_spi	,	V_1
"rx"	,	L_9
IRQ_HANDLED	,	V_19
SIRFSOC_SPI_TXFIFO_EMPTY_INT_EN	,	V_85
dma_unmap_single	,	F_24
"can not allocate rx dma channel\n"	,	L_10
SIRFSOC_SPI_TX_EN	,	V_87
PAGE_SIZE	,	V_157
cmd	,	V_46
spi_bitbang_start	,	F_56
SIRFSOC_SPI_CS_IO_OUT	,	V_94
ENODEV	,	V_140
SIRFSOC_SPI_DRV_POS_EDGE	,	V_116
SIRFSOC_SPI_CTRL	,	V_55
kfree	,	F_58
SIRFSOC_SPI_TXFIFO_EMPTY	,	V_27
init_completion	,	F_54
spi_sirfsoc_resume	,	F_70
SIRFSOC_SPI_FIFO_LC	,	F_32
mode_bits	,	V_151
"registerred, bus number = %d\n"	,	L_13
bits_per_word	,	V_97
BITBANG_CS_INACTIVE	,	V_95
u16	,	T_3
BITBANG_CS_ACTIVE	,	V_92
SIRFSOC_SPI_IO_MODE_SEL	,	V_126
SIRFSOC_SPI_DAT_FRM_LEN_MAX	,	V_59
clk_prepare_enable	,	F_52
err_cs	,	V_137
gpio_direction_output	,	F_26
SIRFSOC_SPI_TXFIFO_THD_INT_EN	,	V_83
rx_done	,	V_22
tx_word	,	V_31
EINVAL	,	V_106
DMA_DEV_TO_MEM	,	V_71
ctrl_freq	,	V_105
complete	,	F_10
SIRFSOC_SPI_RX_OFLOW_INT_EN	,	V_80
tx_by_cmd	,	V_15
IS_DMA_VALID	,	F_18
data	,	V_3
SIRFSOC_SPI_INT_EN	,	V_18
mode	,	V_47
pdev	,	V_128
num_cs	,	V_132
gpio_free	,	F_42
left_rx_word	,	V_7
spi_sirfsoc_remove	,	F_63
u32	,	T_1
spi_sirfsoc_irq	,	F_9
SIRFSOC_SPI_TX_UFLOW_INT_EN	,	V_81
SIRFSOC_SPI_CLK_IDLE_STAT	,	V_114
SIRFSOC_SPI_CS_IO_MODE	,	V_122
dma_async_issue_pending	,	F_22
resource	,	V_130
spi_transfer	,	V_36
SIRFSOC_SPI_RXFIFO_FULL_INT_EN	,	V_84
rx_buf	,	V_43
spi	,	V_35
PTR_ERR	,	F_46
spi_sirfsoc_suspend	,	F_66
SIRFSOC_SPI_FIFO_EMPTY	,	V_25
SIRFSOC_SPI_ENA_AUTO_CLR	,	V_56
SIRFSOC_SPI_RXFIFO_CTRL	,	V_120
of_get_named_gpio	,	F_40
SIRFSOC_SPI_TXFIFO_DATA	,	V_9
DMA_PREP_INTERRUPT	,	V_72
mem_res	,	V_131
platform_set_drvdata	,	F_39
SIRFSOC_SPI_INT_STATUS	,	V_14
platform_get_drvdata	,	F_64
SPI_LSB_FIRST	,	V_48
ENXIO	,	V_144
spi_sirfsoc_rx_word_u32	,	F_7
SIRFSOC_SPI_RX_OFLOW	,	V_20
SIRFSOC_SPI_RXFIFO_LEVEL_CHK	,	V_118
SIRFSOC_SPI_RX_EN	,	V_86
SIRFSOC_SPI_FIFO_HC	,	F_33
free_rx_dma	,	V_153
DMA_CTRL_ACK	,	V_73
IORESOURCE_MEM	,	V_143
rx_word	,	V_26
value	,	V_88
clk_get	,	F_51
spi_sirfsoc_setup	,	F_35
readl	,	F_2
writel	,	F_4
irqreturn_t	,	T_4
SIRFSOC_SPI_DUMMY_DELAY_CTL	,	V_156
tx_desc	,	V_67
bits_per_word_mask	,	V_152
dev_id	,	V_12
master	,	V_40
dmaengine_terminate_all	,	F_23
free_dummypage	,	V_160
callback	,	V_74
gpio	,	V_96
spi_alloc_master	,	F_38
IS_ERR	,	F_45
devm_request_irq	,	F_48
