<stg><name>conv2</name>


<trans_list>

<trans id="768" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="2" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond894" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond894" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="5" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="12" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="20" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="21" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="25" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11212" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11313" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="27" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11313" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="29" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="30" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="36" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="44" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="45" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="46" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="47" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="49" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="50" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13721" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13721" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13822" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="51" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13822" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="53" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="54" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="55" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="60" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="68" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="69" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="70" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="71" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="73" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="74" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16230" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="74" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16230" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="77" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="78" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="87" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul24"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %input_fm_buffer_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %output_fm_buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_fm_buffer"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:6 %store_ln32 = store i2 0, i2 %tj

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %store_ln32 = store i8 0, i8 %phi_mul24

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln32 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body4:0 %phi_mul24_load = load i8 %phi_mul24

]]></Node>
<StgValue><ssdm name="phi_mul24_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body4:1 %tj_2 = load i2 %tj

]]></Node>
<StgValue><ssdm name="tj_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4:2 %add_ln44 = add i8 %phi_mul24_load, i8 85

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4:3 %icmp_ln32 = icmp_eq  i2 %tj_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4:4 %add_ln32 = add i2 %tj_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:5 %br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %VITIS_LOOP_83_2.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.body4.split:2 %br_ln41 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="32">
<![CDATA[
VITIS_LOOP_83_2.preheader:0 %nr = alloca i32 1

]]></Node>
<StgValue><ssdm name="nr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_83_2.preheader:1 %store_ln82 = store i6 0, i6 %nr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_83_2.preheader:2 %br_ln82 = br void %VITIS_LOOP_83_2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty = phi i18 0, void %for.body4.split, i18 %empty_77, void %memset.loop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop:1 %exitcond894 = icmp_eq  i18 %empty, i18 231200

]]></Node>
<StgValue><ssdm name="exitcond894"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop:2 %empty_77 = add i18 %empty, i18 1

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:3 %br_ln0 = br i1 %exitcond894, void %memset.loop.split, void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="18">
<![CDATA[
memset.loop.split:1 %p_cast40 = zext i18 %empty

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:2 %output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast40

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memset.loop.split:3 %store_ln0 = store i32 0, i18 %output_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:4 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond894" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
NOUT:0 %call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 0, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
NOUT:0 %call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 0, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
NOUT:1 %br_ln48 = br void %TY

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
TY:0 %nout = phi i6 %add_ln48, void %for.inc64, i6 0, void %NOUT

]]></Node>
<StgValue><ssdm name="nout"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
TY:1 %phi_mul8 = phi i12 %add_ln48_3, void %for.inc64, i12 0, void %NOUT

]]></Node>
<StgValue><ssdm name="phi_mul8"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="6">
<![CDATA[
TY:2 %trunc_ln48 = trunc i6 %nout

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
TY:3 %add_ln48_3 = add i12 %phi_mul8, i12 85

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
TY:4 %tmp_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln48, i6 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
TY:5 %icmp_ln48 = icmp_eq  i6 %nout, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
TY:6 %add_ln48 = add i6 %nout, i6 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TY:7 %br_ln48 = br i1 %icmp_ln48, void %TY.split, void %VITIS_LOOP_132_2.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TY.split:0 %speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln48"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TY.split:1 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
TY.split:2 %br_ln50 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i.preheader:0 %br_ln131 = br void %VITIS_LOOP_132_2.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX:0 %ty = phi i7 %add_ln50, void %for.inc61, i7 0, void %TY.split

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="7">
<![CDATA[
TX:1 %ty_cast28 = zext i7 %ty

]]></Node>
<StgValue><ssdm name="ty_cast28"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="7">
<![CDATA[
TX:2 %ty_cast = zext i7 %ty

]]></Node>
<StgValue><ssdm name="ty_cast"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
TX:3 %empty_78 = add i12 %phi_mul8, i12 %ty_cast

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="12">
<![CDATA[
TX:4 %zext_ln50 = zext i12 %empty_78

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
TX:5 %mul_ln50 = mul i18 %zext_ln50, i18 85

]]></Node>
<StgValue><ssdm name="mul_ln50"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX:6 %icmp_ln50 = icmp_eq  i7 %ty, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX:7 %add_ln50 = add i7 %ty, i7 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX:8 %br_ln50 = br i1 %icmp_ln50, void %TX.split, void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.split:0 %speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln50"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.split:1 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
TX.split:2 %br_ln51 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
for.inc64:0 %br_ln48 = br void %TY

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY:0 %tx_7 = phi i7 %add_ln51, void %for.inc52, i7 0, void %TX.split

]]></Node>
<StgValue><ssdm name="tx_7"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="19" op_0_bw="7">
<![CDATA[
KY:1 %tx_7_cast29 = zext i7 %tx_7

]]></Node>
<StgValue><ssdm name="tx_7_cast29"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="7">
<![CDATA[
KY:2 %tx_7_cast = zext i7 %tx_7

]]></Node>
<StgValue><ssdm name="tx_7_cast"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
KY:3 %empty_79 = add i18 %mul_ln50, i18 %tx_7_cast

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="18">
<![CDATA[
KY:4 %p_cast43 = zext i18 %empty_79

]]></Node>
<StgValue><ssdm name="p_cast43"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:5 %output_fm_buffer_addr_3 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast43

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_3"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY:6 %icmp_ln51 = icmp_eq  i7 %tx_7, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY:7 %add_ln51 = add i7 %tx_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY:8 %br_ln51 = br i1 %icmp_ln51, void %KY.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="18">
<![CDATA[
KY.split:2 %output_fm_buffer_load = load i18 %output_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:0 %br_ln50 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="18">
<![CDATA[
KY.split:2 %output_fm_buffer_load = load i18 %output_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
KY.split:3 %br_ln63 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %empty_80 = phi i32 %add2, void %for.inc.split, i32 %output_fm_buffer_load, void %KY.split

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
for.inc:2 %phi_mul = phi i13 %add_ln66_9, void %for.inc.split, i13 0, void %KY.split

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:7 %add_ln66_9 = add i13 %phi_mul, i13 85

]]></Node>
<StgValue><ssdm name="add_ln66_9"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:8 %add_ln66_1 = add i13 %phi_mul, i13 %ty_cast28

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="13">
<![CDATA[
for.inc:9 %zext_ln66_2 = zext i13 %add_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:10 %mul_ln66 = mul i19 %zext_ln66_2, i19 85

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="167" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:10 %mul_ln66 = mul i19 %zext_ln66_2, i19 85

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:10 %mul_ln66 = mul i19 %zext_ln66_2, i19 85

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:11 %add_ln66_2 = add i19 %mul_ln66, i19 %tx_7_cast29

]]></Node>
<StgValue><ssdm name="add_ln66_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc:0 %nin = phi i7 %add_ln63, void %for.inc.split, i7 0, void %KY.split

]]></Node>
<StgValue><ssdm name="nin"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="7">
<![CDATA[
for.inc:3 %zext_ln66 = zext i7 %nin

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:4 %add_ln66 = add i11 %tmp_20, i11 %zext_ln66

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="11">
<![CDATA[
for.inc:5 %zext_ln66_1 = zext i11 %add_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:6 %conv2_weights_addr = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="conv2_weights_addr"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:11 %add_ln66_2 = add i19 %mul_ln66, i19 %tx_7_cast29

]]></Node>
<StgValue><ssdm name="add_ln66_2"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="19">
<![CDATA[
for.inc:12 %zext_ln66_3 = zext i19 %add_ln66_2

]]></Node>
<StgValue><ssdm name="zext_ln66_3"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:13 %input_fm_buffer_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln66_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:14 %icmp_ln63 = icmp_eq  i7 %nin, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:15 %add_ln63 = add i7 %nin, i7 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:16 %br_ln63 = br i1 %icmp_ln63, void %for.inc.split, void %for.inc52

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:2 %conv2_weights_load = load i11 %conv2_weights_addr

]]></Node>
<StgValue><ssdm name="conv2_weights_load"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="19">
<![CDATA[
for.inc.split:4 %input_fm_buffer_load = load i19 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
for.inc52:0 %store_ln66 = store i32 %empty_80, i18 %output_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.inc52:1 %br_ln51 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="185" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:2 %conv2_weights_load = load i11 %conv2_weights_addr

]]></Node>
<StgValue><ssdm name="conv2_weights_load"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="19">
<![CDATA[
for.inc.split:4 %input_fm_buffer_load = load i19 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:3 %bitcast_ln66 = bitcast i32 %conv2_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln66"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %mul = fmul i32 %bitcast_ln66, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %mul = fmul i32 %bitcast_ln66, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="190" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %mul = fmul i32 %bitcast_ln66, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="191" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add2 = fadd i32 %empty_80, i32 %mul

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add2 = fadd i32 %empty_80, i32 %mul

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="193" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add2 = fadd i32 %empty_80, i32 %mul

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln63"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add2 = fadd i32 %empty_80, i32 %mul

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:7 %br_ln63 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i:0 %nout_1 = phi i6 %add_ln131, void %for.inc23.i, i6 0, void %VITIS_LOOP_132_2.i.preheader

]]></Node>
<StgValue><ssdm name="nout_1"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i:1 %phi_mul10 = phi i12 %add_ln131_3, void %for.inc23.i, i12 0, void %VITIS_LOOP_132_2.i.preheader

]]></Node>
<StgValue><ssdm name="phi_mul10"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_132_2.i:2 %add_ln131_3 = add i12 %phi_mul10, i12 85

]]></Node>
<StgValue><ssdm name="add_ln131_3"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i:3 %trunc_ln131 = trunc i6 %nout_1

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i:4 %icmp_ln131 = icmp_eq  i6 %nout_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i:5 %add_ln131 = add i6 %nout_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i:6 %br_ln131 = br i1 %icmp_ln131, void %VITIS_LOOP_132_2.i.split, void %memset.loop.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_132_2.i.split:0 %speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln131"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i.split:1 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="2">
<![CDATA[
VITIS_LOOP_132_2.i.split:2 %zext_ln135 = zext i2 %trunc_ln131

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
VITIS_LOOP_132_2.i.split:3 %tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln131, i8 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_132_2.i.split:4 %zext_ln135_1 = zext i10 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_132_2.i.split:5 %sub_ln135 = sub i11 %zext_ln135_1, i11 %zext_ln135

]]></Node>
<StgValue><ssdm name="sub_ln135"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_132_2.i.split:6 %sext_ln131 = sext i11 %sub_ln135

]]></Node>
<StgValue><ssdm name="sext_ln131"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_132_2.i.split:7 %trunc_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nout_1, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i.split:8 %br_ln132 = br void %VITIS_LOOP_133_3.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i.preheader:0 %br_ln0 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="215" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i:0 %ty_2 = phi i7 %add_ln132, void %for.inc20.i, i7 0, void %VITIS_LOOP_132_2.i.split

]]></Node>
<StgValue><ssdm name="ty_2"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i:1 %zext_ln135_2 = zext i7 %ty_2

]]></Node>
<StgValue><ssdm name="zext_ln135_2"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i:2 %add_ln135_2 = add i12 %phi_mul10, i12 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="add_ln135_2"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i:3 %zext_ln132 = zext i12 %add_ln135_2

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_3.i:4 %mul_ln132 = mul i18 %zext_ln132, i18 85

]]></Node>
<StgValue><ssdm name="mul_ln132"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i:5 %zext_ln132_1 = zext i7 %ty_2

]]></Node>
<StgValue><ssdm name="zext_ln132_1"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i:6 %icmp_ln132 = icmp_eq  i7 %ty_2, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i:7 %add_ln132 = add i7 %ty_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i:8 %br_ln132 = br i1 %icmp_ln132, void %VITIS_LOOP_133_3.i.split, void %for.inc23.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_133_3.i.split:0 %speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln132"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i.split:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_133_3.i.split:2 %empty_81 = add i8 %zext_ln132_1, i8 %phi_mul24_load

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_3.i.split:3 %zext_ln135_3 = zext i8 %empty_81

]]></Node>
<StgValue><ssdm name="zext_ln135_3"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i.split:4 %add_ln135_3 = add i12 %sext_ln131, i12 %zext_ln135_3

]]></Node>
<StgValue><ssdm name="add_ln135_3"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i.split:5 %sext_ln135 = sext i12 %add_ln135_3

]]></Node>
<StgValue><ssdm name="sext_ln135"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i.split:6 %trunc_ln135 = trunc i12 %add_ln135_3

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
VITIS_LOOP_133_3.i.split:7 %p_shl1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln135, i8 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_3.i.split:8 %sub_ln135_1 = sub i18 %p_shl1, i18 %sext_ln135

]]></Node>
<StgValue><ssdm name="sub_ln135_1"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i.split:9 %br_ln133 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i:0 %br_ln131 = br void %VITIS_LOOP_132_2.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="235" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i:0 %tx = phi i7 %add_ln133, void %arrayidx1945.i.exit, i7 0, void %VITIS_LOOP_133_3.i.split

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="7">
<![CDATA[
for.inc.i:1 %zext_ln135_4 = zext i7 %tx

]]></Node>
<StgValue><ssdm name="zext_ln135_4"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.i:2 %add_ln135_4 = add i18 %sub_ln135_1, i18 %zext_ln135_4

]]></Node>
<StgValue><ssdm name="add_ln135_4"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="18">
<![CDATA[
for.inc.i:3 %zext_ln135_5 = zext i18 %add_ln135_4

]]></Node>
<StgValue><ssdm name="zext_ln135_5"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:5 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71"/></StgValue>
</operation>

<operation id="247" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.i:12 %add_ln135_5 = add i18 %mul_ln132, i18 %zext_ln135_4

]]></Node>
<StgValue><ssdm name="add_ln135_5"/></StgValue>
</operation>

<operation id="248" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="18">
<![CDATA[
for.inc.i:13 %zext_ln135_6 = zext i18 %add_ln135_5

]]></Node>
<StgValue><ssdm name="zext_ln135_6"/></StgValue>
</operation>

<operation id="249" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:14 %output_fm_buffer_addr_4 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln135_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_4"/></StgValue>
</operation>

<operation id="250" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:15 %icmp_ln133 = icmp_eq  i7 %tx, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:16 %add_ln133 = add i7 %tx, i7 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:17 %br_ln133 = br i1 %icmp_ln133, void %for.inc.i.split, void %for.inc20.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:2 %output_fm_buffer_load_1 = load i18 %output_fm_buffer_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_1"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.i:0 %br_ln132 = br void %VITIS_LOOP_133_3.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln133"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln133"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:2 %output_fm_buffer_load_1 = load i18 %output_fm_buffer_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_1"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.i.split:3 %switch_ln135 = switch i3 %trunc_ln4, void %arrayidx1945.i.case.7, i3 0, void %arrayidx1945.i.case.0, i3 1, void %arrayidx1945.i.case.1, i3 2, void %arrayidx1945.i.case.2, i3 3, void %arrayidx1945.i.case.3, i3 4, void %arrayidx1945.i.case.4, i3 5, void %arrayidx1945.i.case.5, i3 6, void %arrayidx1945.i.case.6

]]></Node>
<StgValue><ssdm name="switch_ln135"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i.case.6:0 %store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.6:1 %br_ln135 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i.case.5:0 %store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.5:1 %br_ln135 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i.case.4:0 %store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.4:1 %br_ln135 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i.case.3:0 %store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.3:1 %br_ln135 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i.case.2:0 %store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.2:1 %br_ln135 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i.case.1:0 %store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.1:1 %br_ln135 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i.case.0:0 %store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.0:1 %br_ln135 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i.case.7:0 %store_ln135 = store i32 %output_fm_buffer_load_1, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.7:1 %br_ln135 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.exit:0 %br_ln133 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
memset.loop.i:0 %empty_82 = phi i18 %empty_83, void %memset.loop.i.split, i18 0, void %memset.loop.i.preheader

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.i:1 %exitcond11212 = icmp_eq  i18 %empty_82, i18 231200

]]></Node>
<StgValue><ssdm name="exitcond11212"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.i:2 %empty_83 = add i18 %empty_82, i18 1

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i:3 %br_ln0 = br i1 %exitcond11212, void %memset.loop.i.split, void %memset.loop.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="18">
<![CDATA[
memset.loop.i.split:1 %p_cast44 = zext i18 %empty_82

]]></Node>
<StgValue><ssdm name="p_cast44"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:2 %output_fm_buffer_addr_1 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast44

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_1"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memset.loop.i.split:3 %store_ln0 = store i32 0, i18 %output_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i.split:4 %br_ln0 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.1.preheader:0 %br_ln0 = br void %memset.loop.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="286" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
memset.loop.1:0 %empty_85 = phi i18 %empty_86, void %memset.loop.1.split, i18 0, void %memset.loop.1.preheader

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.1:1 %exitcond11313 = icmp_eq  i18 %empty_85, i18 231200

]]></Node>
<StgValue><ssdm name="exitcond11313"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.1:2 %empty_86 = add i18 %empty_85, i18 1

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.1:3 %br_ln0 = br i1 %exitcond11313, void %memset.loop.1.split, void %NOUT.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.1.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="18">
<![CDATA[
memset.loop.1.split:1 %p_cast46 = zext i18 %empty_85

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.1.split:2 %output_fm_buffer_addr_2 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memset.loop.1.split:3 %store_ln0 = store i32 0, i18 %output_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="294" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.1.split:4 %br_ln0 = br void %memset.loop.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="295" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond11313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0">
<![CDATA[
NOUT.1:0 %call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 85, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="296" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0">
<![CDATA[
NOUT.1:0 %call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 85, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
NOUT.1:1 %br_ln48 = br void %TY.1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="298" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
TY.1:0 %nout_2 = phi i6 %add_ln48_1, void %for.inc64.1, i6 0, void %NOUT.1

]]></Node>
<StgValue><ssdm name="nout_2"/></StgValue>
</operation>

<operation id="299" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
TY.1:1 %phi_mul14 = phi i12 %add_ln48_4, void %for.inc64.1, i12 0, void %NOUT.1

]]></Node>
<StgValue><ssdm name="phi_mul14"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="6">
<![CDATA[
TY.1:2 %trunc_ln48_1 = trunc i6 %nout_2

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
TY.1:3 %add_ln48_4 = add i12 %phi_mul14, i12 85

]]></Node>
<StgValue><ssdm name="add_ln48_4"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
TY.1:4 %tmp_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln48_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
TY.1:5 %icmp_ln48_1 = icmp_eq  i6 %nout_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln48_1"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
TY.1:6 %add_ln48_1 = add i6 %nout_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TY.1:7 %br_ln48 = br i1 %icmp_ln48_1, void %TY.1.split, void %VITIS_LOOP_132_2.i31.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TY.1.split:0 %speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln48"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TY.1.split:1 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
TY.1.split:2 %br_ln50 = br void %TX.1

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i31.preheader:0 %br_ln131 = br void %VITIS_LOOP_132_2.i31

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="310" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX.1:0 %ty_5 = phi i7 %add_ln50_1, void %for.inc61.1, i7 0, void %TY.1.split

]]></Node>
<StgValue><ssdm name="ty_5"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="7">
<![CDATA[
TX.1:1 %ty_5_cast33 = zext i7 %ty_5

]]></Node>
<StgValue><ssdm name="ty_5_cast33"/></StgValue>
</operation>

<operation id="312" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="7">
<![CDATA[
TX.1:2 %ty_5_cast = zext i7 %ty_5

]]></Node>
<StgValue><ssdm name="ty_5_cast"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
TX.1:3 %empty_87 = add i12 %phi_mul14, i12 %ty_5_cast

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="18" op_0_bw="12">
<![CDATA[
TX.1:4 %zext_ln50_1 = zext i12 %empty_87

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
TX.1:5 %mul_ln50_1 = mul i18 %zext_ln50_1, i18 85

]]></Node>
<StgValue><ssdm name="mul_ln50_1"/></StgValue>
</operation>

<operation id="316" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.1:6 %icmp_ln50_1 = icmp_eq  i7 %ty_5, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln50_1"/></StgValue>
</operation>

<operation id="317" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.1:7 %add_ln50_1 = add i7 %ty_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="318" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX.1:8 %br_ln50 = br i1 %icmp_ln50_1, void %TX.1.split, void %for.inc64.1

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.1.split:0 %speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln50"/></StgValue>
</operation>

<operation id="320" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.1.split:1 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="321" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
TX.1.split:2 %br_ln51 = br void %KY.1

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="322" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.1:0 %br_ln48 = br void %TY.1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="323" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY.1:0 %tx_8 = phi i7 %add_ln51_1, void %for.inc52.1, i7 0, void %TX.1.split

]]></Node>
<StgValue><ssdm name="tx_8"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="19" op_0_bw="7">
<![CDATA[
KY.1:1 %tx_8_cast34 = zext i7 %tx_8

]]></Node>
<StgValue><ssdm name="tx_8_cast34"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="18" op_0_bw="7">
<![CDATA[
KY.1:2 %tx_8_cast = zext i7 %tx_8

]]></Node>
<StgValue><ssdm name="tx_8_cast"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
KY.1:3 %empty_88 = add i18 %mul_ln50_1, i18 %tx_8_cast

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="18">
<![CDATA[
KY.1:4 %p_cast48 = zext i18 %empty_88

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.1:5 %output_fm_buffer_addr_7 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast48

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_7"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.1:6 %icmp_ln51_1 = icmp_eq  i7 %tx_8, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51_1"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.1:7 %add_ln51_1 = add i7 %tx_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY.1:8 %br_ln51 = br i1 %icmp_ln51_1, void %KY.1.split, void %for.inc61.1

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="18">
<![CDATA[
KY.1.split:2 %output_fm_buffer_load_2 = load i18 %output_fm_buffer_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_2"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.1:0 %br_ln50 = br void %TX.1

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="334" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.1.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="335" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.1.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="336" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="18">
<![CDATA[
KY.1.split:2 %output_fm_buffer_load_2 = load i18 %output_fm_buffer_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_2"/></StgValue>
</operation>

<operation id="337" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
KY.1.split:3 %br_ln63 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="338" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.1:1 %add51_127 = phi i32 %add51_1, void %for.inc.1.split, i32 %output_fm_buffer_load_2, void %KY.1.split

]]></Node>
<StgValue><ssdm name="add51_127"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
for.inc.1:2 %phi_mul12 = phi i13 %add_ln66_10, void %for.inc.1.split, i13 0, void %KY.1.split

]]></Node>
<StgValue><ssdm name="phi_mul12"/></StgValue>
</operation>

<operation id="340" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.1:7 %add_ln66_10 = add i13 %phi_mul12, i13 85

]]></Node>
<StgValue><ssdm name="add_ln66_10"/></StgValue>
</operation>

<operation id="341" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.1:8 %add_ln66_4 = add i13 %phi_mul12, i13 %ty_5_cast33

]]></Node>
<StgValue><ssdm name="add_ln66_4"/></StgValue>
</operation>

<operation id="342" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="19" op_0_bw="13">
<![CDATA[
for.inc.1:9 %zext_ln66_6 = zext i13 %add_ln66_4

]]></Node>
<StgValue><ssdm name="zext_ln66_6"/></StgValue>
</operation>

<operation id="343" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.1:10 %mul_ln66_1 = mul i19 %zext_ln66_6, i19 85

]]></Node>
<StgValue><ssdm name="mul_ln66_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="344" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.1:10 %mul_ln66_1 = mul i19 %zext_ln66_6, i19 85

]]></Node>
<StgValue><ssdm name="mul_ln66_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="345" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.1:10 %mul_ln66_1 = mul i19 %zext_ln66_6, i19 85

]]></Node>
<StgValue><ssdm name="mul_ln66_1"/></StgValue>
</operation>

<operation id="346" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.1:11 %add_ln66_5 = add i19 %mul_ln66_1, i19 %tx_8_cast34

]]></Node>
<StgValue><ssdm name="add_ln66_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="347" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.1:0 %nin_2 = phi i7 %add_ln63_1, void %for.inc.1.split, i7 0, void %KY.1.split

]]></Node>
<StgValue><ssdm name="nin_2"/></StgValue>
</operation>

<operation id="348" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="7">
<![CDATA[
for.inc.1:3 %zext_ln66_4 = zext i7 %nin_2

]]></Node>
<StgValue><ssdm name="zext_ln66_4"/></StgValue>
</operation>

<operation id="349" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.1:4 %add_ln66_3 = add i11 %tmp_22, i11 %zext_ln66_4

]]></Node>
<StgValue><ssdm name="add_ln66_3"/></StgValue>
</operation>

<operation id="350" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="11">
<![CDATA[
for.inc.1:5 %zext_ln66_5 = zext i11 %add_ln66_3

]]></Node>
<StgValue><ssdm name="zext_ln66_5"/></StgValue>
</operation>

<operation id="351" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1:6 %conv2_weights_addr_1 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_1"/></StgValue>
</operation>

<operation id="352" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.1:11 %add_ln66_5 = add i19 %mul_ln66_1, i19 %tx_8_cast34

]]></Node>
<StgValue><ssdm name="add_ln66_5"/></StgValue>
</operation>

<operation id="353" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="19">
<![CDATA[
for.inc.1:12 %zext_ln66_7 = zext i19 %add_ln66_5

]]></Node>
<StgValue><ssdm name="zext_ln66_7"/></StgValue>
</operation>

<operation id="354" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1:13 %input_fm_buffer_addr_11 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln66_7

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_11"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.1:14 %icmp_ln63_1 = icmp_eq  i7 %nin_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln63_1"/></StgValue>
</operation>

<operation id="356" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.1:15 %add_ln63_1 = add i7 %nin_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="357" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:16 %br_ln63 = br i1 %icmp_ln63_1, void %for.inc.1.split, void %for.inc52.1

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="358" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="11">
<![CDATA[
for.inc.1.split:2 %conv2_weights_load_1 = load i11 %conv2_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv2_weights_load_1"/></StgValue>
</operation>

<operation id="359" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="19">
<![CDATA[
for.inc.1.split:4 %input_fm_buffer_load_8 = load i19 %input_fm_buffer_addr_11

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_8"/></StgValue>
</operation>

<operation id="360" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
for.inc52.1:0 %store_ln66 = store i32 %add51_127, i18 %output_fm_buffer_addr_7

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="361" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
for.inc52.1:1 %br_ln51 = br void %KY.1

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="362" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="11">
<![CDATA[
for.inc.1.split:2 %conv2_weights_load_1 = load i11 %conv2_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv2_weights_load_1"/></StgValue>
</operation>

<operation id="363" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="19">
<![CDATA[
for.inc.1.split:4 %input_fm_buffer_load_8 = load i19 %input_fm_buffer_addr_11

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="364" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:3 %bitcast_ln66_1 = bitcast i32 %conv2_weights_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln66_1"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:5 %mul44_1 = fmul i32 %bitcast_ln66_1, i32 %input_fm_buffer_load_8

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="366" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:5 %mul44_1 = fmul i32 %bitcast_ln66_1, i32 %input_fm_buffer_load_8

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="367" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:5 %mul44_1 = fmul i32 %bitcast_ln66_1, i32 %input_fm_buffer_load_8

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="368" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:6 %add51_1 = fadd i32 %add51_127, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="369" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:6 %add51_1 = fadd i32 %add51_127, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="370" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:6 %add51_1 = fadd i32 %add51_127, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="371" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1.split:0 %speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln63"/></StgValue>
</operation>

<operation id="372" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.split:1 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="373" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:6 %add51_1 = fadd i32 %add51_127, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>

<operation id="374" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.split:7 %br_ln63 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="375" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i31:0 %nout_3 = phi i6 %add_ln131_1, void %for.inc23.i50, i6 0, void %VITIS_LOOP_132_2.i31.preheader

]]></Node>
<StgValue><ssdm name="nout_3"/></StgValue>
</operation>

<operation id="376" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i31:1 %phi_mul16 = phi i12 %add_ln131_4, void %for.inc23.i50, i12 0, void %VITIS_LOOP_132_2.i31.preheader

]]></Node>
<StgValue><ssdm name="phi_mul16"/></StgValue>
</operation>

<operation id="377" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_132_2.i31:2 %add_ln131_4 = add i12 %phi_mul16, i12 85

]]></Node>
<StgValue><ssdm name="add_ln131_4"/></StgValue>
</operation>

<operation id="378" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i31:3 %trunc_ln131_3 = trunc i6 %nout_3

]]></Node>
<StgValue><ssdm name="trunc_ln131_3"/></StgValue>
</operation>

<operation id="379" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i31:4 %icmp_ln131_1 = icmp_eq  i6 %nout_3, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln131_1"/></StgValue>
</operation>

<operation id="380" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i31:5 %add_ln131_1 = add i6 %nout_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="381" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i31:6 %br_ln131 = br i1 %icmp_ln131_1, void %VITIS_LOOP_132_2.i31.split, void %memset.loop.i52.preheader

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="382" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_132_2.i31.split:0 %speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln131"/></StgValue>
</operation>

<operation id="383" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i31.split:1 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="384" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="2">
<![CDATA[
VITIS_LOOP_132_2.i31.split:2 %zext_ln135_7 = zext i2 %trunc_ln131_3

]]></Node>
<StgValue><ssdm name="zext_ln135_7"/></StgValue>
</operation>

<operation id="385" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
VITIS_LOOP_132_2.i31.split:3 %tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln131_3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="386" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_132_2.i31.split:4 %zext_ln135_8 = zext i10 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln135_8"/></StgValue>
</operation>

<operation id="387" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_132_2.i31.split:5 %sub_ln135_2 = sub i11 %zext_ln135_8, i11 %zext_ln135_7

]]></Node>
<StgValue><ssdm name="sub_ln135_2"/></StgValue>
</operation>

<operation id="388" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_132_2.i31.split:6 %sext_ln131_1 = sext i11 %sub_ln135_2

]]></Node>
<StgValue><ssdm name="sext_ln131_1"/></StgValue>
</operation>

<operation id="389" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_132_2.i31.split:7 %trunc_ln131_1 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nout_3, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="trunc_ln131_1"/></StgValue>
</operation>

<operation id="390" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i31.split:8 %br_ln132 = br void %VITIS_LOOP_133_3.i36

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i52.preheader:0 %br_ln0 = br void %memset.loop.i52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="392" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i36:0 %ty_3 = phi i7 %add_ln132_1, void %for.inc20.i47, i7 0, void %VITIS_LOOP_132_2.i31.split

]]></Node>
<StgValue><ssdm name="ty_3"/></StgValue>
</operation>

<operation id="393" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i36:1 %zext_ln135_9 = zext i7 %ty_3

]]></Node>
<StgValue><ssdm name="zext_ln135_9"/></StgValue>
</operation>

<operation id="394" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i36:2 %add_ln135_6 = add i12 %phi_mul16, i12 %zext_ln135_9

]]></Node>
<StgValue><ssdm name="add_ln135_6"/></StgValue>
</operation>

<operation id="395" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i36:3 %zext_ln132_6 = zext i12 %add_ln135_6

]]></Node>
<StgValue><ssdm name="zext_ln132_6"/></StgValue>
</operation>

<operation id="396" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_3.i36:4 %mul_ln132_1 = mul i18 %zext_ln132_6, i18 85

]]></Node>
<StgValue><ssdm name="mul_ln132_1"/></StgValue>
</operation>

<operation id="397" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i36:5 %zext_ln132_3 = zext i7 %ty_3

]]></Node>
<StgValue><ssdm name="zext_ln132_3"/></StgValue>
</operation>

<operation id="398" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i36:6 %icmp_ln132_1 = icmp_eq  i7 %ty_3, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln132_1"/></StgValue>
</operation>

<operation id="399" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i36:7 %add_ln132_1 = add i7 %ty_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln132_1"/></StgValue>
</operation>

<operation id="400" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i36:8 %br_ln132 = br i1 %icmp_ln132_1, void %VITIS_LOOP_133_3.i36.split, void %for.inc23.i50

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="401" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_133_3.i36.split:0 %speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln132"/></StgValue>
</operation>

<operation id="402" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i36.split:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="403" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_133_3.i36.split:2 %empty_89 = add i8 %zext_ln132_3, i8 %phi_mul24_load

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="404" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_3.i36.split:3 %zext_ln135_10 = zext i8 %empty_89

]]></Node>
<StgValue><ssdm name="zext_ln135_10"/></StgValue>
</operation>

<operation id="405" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i36.split:4 %add_ln135_7 = add i12 %sext_ln131_1, i12 %zext_ln135_10

]]></Node>
<StgValue><ssdm name="add_ln135_7"/></StgValue>
</operation>

<operation id="406" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i36.split:5 %sext_ln135_1 = sext i12 %add_ln135_7

]]></Node>
<StgValue><ssdm name="sext_ln135_1"/></StgValue>
</operation>

<operation id="407" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i36.split:6 %trunc_ln135_1 = trunc i12 %add_ln135_7

]]></Node>
<StgValue><ssdm name="trunc_ln135_1"/></StgValue>
</operation>

<operation id="408" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
VITIS_LOOP_133_3.i36.split:7 %p_shl5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln135_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="409" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_3.i36.split:8 %sub_ln135_3 = sub i18 %p_shl5, i18 %sext_ln135_1

]]></Node>
<StgValue><ssdm name="sub_ln135_3"/></StgValue>
</operation>

<operation id="410" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i36.split:9 %br_ln133 = br void %for.inc.i44

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="411" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i50:0 %br_ln131 = br void %VITIS_LOOP_132_2.i31

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="412" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i44:0 %tx_3 = phi i7 %add_ln133_1, void %arrayidx1945.i41.exit, i7 0, void %VITIS_LOOP_133_3.i36.split

]]></Node>
<StgValue><ssdm name="tx_3"/></StgValue>
</operation>

<operation id="413" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="7">
<![CDATA[
for.inc.i44:1 %zext_ln135_11 = zext i7 %tx_3

]]></Node>
<StgValue><ssdm name="zext_ln135_11"/></StgValue>
</operation>

<operation id="414" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.i44:2 %add_ln135_8 = add i18 %mul_ln132_1, i18 %zext_ln135_11

]]></Node>
<StgValue><ssdm name="add_ln135_8"/></StgValue>
</operation>

<operation id="415" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="18">
<![CDATA[
for.inc.i44:3 %zext_ln135_12 = zext i18 %add_ln135_8

]]></Node>
<StgValue><ssdm name="zext_ln135_12"/></StgValue>
</operation>

<operation id="416" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i44:4 %output_fm_buffer_addr_8 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln135_12

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_8"/></StgValue>
</operation>

<operation id="417" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="7">
<![CDATA[
for.inc.i44:5 %zext_ln133 = zext i7 %tx_3

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="418" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i44:6 %icmp_ln133_1 = icmp_eq  i7 %tx_3, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln133_1"/></StgValue>
</operation>

<operation id="419" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i44:7 %add_ln133_1 = add i7 %tx_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="420" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i44:8 %br_ln133 = br i1 %icmp_ln133_1, void %for.inc.i44.split, void %for.inc20.i47

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="421" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i44.split:2 %output_fm_buffer_load_3 = load i18 %output_fm_buffer_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_3"/></StgValue>
</operation>

<operation id="422" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i44.split:3 %add_ln135 = add i8 %zext_ln133, i8 85

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="423" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="18" op_0_bw="8">
<![CDATA[
for.inc.i44.split:4 %zext_ln135_13 = zext i8 %add_ln135

]]></Node>
<StgValue><ssdm name="zext_ln135_13"/></StgValue>
</operation>

<operation id="424" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.i44.split:5 %add_ln135_9 = add i18 %sub_ln135_3, i18 %zext_ln135_13

]]></Node>
<StgValue><ssdm name="add_ln135_9"/></StgValue>
</operation>

<operation id="425" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.i47:0 %br_ln132 = br void %VITIS_LOOP_133_3.i36

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="426" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i44.split:0 %speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln133"/></StgValue>
</operation>

<operation id="427" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i44.split:1 %specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln133"/></StgValue>
</operation>

<operation id="428" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i44.split:2 %output_fm_buffer_load_3 = load i18 %output_fm_buffer_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_3"/></StgValue>
</operation>

<operation id="429" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="18">
<![CDATA[
for.inc.i44.split:6 %zext_ln135_14 = zext i18 %add_ln135_9

]]></Node>
<StgValue><ssdm name="zext_ln135_14"/></StgValue>
</operation>

<operation id="430" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i44.split:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln135_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88"/></StgValue>
</operation>

<operation id="431" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i44.split:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln135_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89"/></StgValue>
</operation>

<operation id="432" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i44.split:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln135_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90"/></StgValue>
</operation>

<operation id="433" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i44.split:10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln135_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91"/></StgValue>
</operation>

<operation id="434" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i44.split:11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln135_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92"/></StgValue>
</operation>

<operation id="435" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i44.split:12 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln135_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93"/></StgValue>
</operation>

<operation id="436" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i44.split:13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln135_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94"/></StgValue>
</operation>

<operation id="437" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i44.split:14 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln135_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95"/></StgValue>
</operation>

<operation id="438" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.i44.split:15 %switch_ln135 = switch i3 %trunc_ln131_1, void %arrayidx1945.i41.case.7, i3 0, void %arrayidx1945.i41.case.0, i3 1, void %arrayidx1945.i41.case.1, i3 2, void %arrayidx1945.i41.case.2, i3 3, void %arrayidx1945.i41.case.3, i3 4, void %arrayidx1945.i41.case.4, i3 5, void %arrayidx1945.i41.case.5, i3 6, void %arrayidx1945.i41.case.6

]]></Node>
<StgValue><ssdm name="switch_ln135"/></StgValue>
</operation>

<operation id="439" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i41.case.6:0 %store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="440" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i41.case.6:1 %br_ln135 = br void %arrayidx1945.i41.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="441" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i41.case.5:0 %store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="442" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i41.case.5:1 %br_ln135 = br void %arrayidx1945.i41.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="443" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i41.case.4:0 %store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="444" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i41.case.4:1 %br_ln135 = br void %arrayidx1945.i41.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="445" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i41.case.3:0 %store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="446" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i41.case.3:1 %br_ln135 = br void %arrayidx1945.i41.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="447" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i41.case.2:0 %store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="448" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i41.case.2:1 %br_ln135 = br void %arrayidx1945.i41.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="449" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i41.case.1:0 %store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="450" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i41.case.1:1 %br_ln135 = br void %arrayidx1945.i41.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="451" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i41.case.0:0 %store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="452" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i41.case.0:1 %br_ln135 = br void %arrayidx1945.i41.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="453" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i41.case.7:0 %store_ln135 = store i32 %output_fm_buffer_load_3, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="454" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i41.case.7:1 %br_ln135 = br void %arrayidx1945.i41.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="455" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i41.exit:0 %br_ln133 = br void %for.inc.i44

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="456" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
memset.loop.i52:0 %empty_90 = phi i18 %empty_91, void %memset.loop.i52.split, i18 0, void %memset.loop.i52.preheader

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="457" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.i52:1 %exitcond13721 = icmp_eq  i18 %empty_90, i18 231200

]]></Node>
<StgValue><ssdm name="exitcond13721"/></StgValue>
</operation>

<operation id="458" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.i52:2 %empty_91 = add i18 %empty_90, i18 1

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="459" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i52:3 %br_ln0 = br i1 %exitcond13721, void %memset.loop.i52.split, void %memset.loop.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="460" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i52.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="461" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="18">
<![CDATA[
memset.loop.i52.split:1 %p_cast49 = zext i18 %empty_90

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="462" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i52.split:2 %output_fm_buffer_addr_5 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_5"/></StgValue>
</operation>

<operation id="463" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memset.loop.i52.split:3 %store_ln0 = store i32 0, i18 %output_fm_buffer_addr_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="464" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i52.split:4 %br_ln0 = br void %memset.loop.i52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="465" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13721" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.2.preheader:0 %br_ln0 = br void %memset.loop.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="466" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
memset.loop.2:0 %empty_92 = phi i18 %empty_93, void %memset.loop.2.split, i18 0, void %memset.loop.2.preheader

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="467" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.2:1 %exitcond13822 = icmp_eq  i18 %empty_92, i18 231200

]]></Node>
<StgValue><ssdm name="exitcond13822"/></StgValue>
</operation>

<operation id="468" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.2:2 %empty_93 = add i18 %empty_92, i18 1

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="469" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.2:3 %br_ln0 = br i1 %exitcond13822, void %memset.loop.2.split, void %NOUT.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="470" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.2.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="471" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="18">
<![CDATA[
memset.loop.2.split:1 %p_cast52 = zext i18 %empty_92

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="472" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.2.split:2 %output_fm_buffer_addr_6 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_6"/></StgValue>
</operation>

<operation id="473" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memset.loop.2.split:3 %store_ln0 = store i32 0, i18 %output_fm_buffer_addr_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="474" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13822" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.2.split:4 %br_ln0 = br void %memset.loop.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="475" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond13822" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0">
<![CDATA[
NOUT.2:0 %call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 170, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="476" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0">
<![CDATA[
NOUT.2:0 %call_ln44 = call void @load_buffer_tile_c2, i32 %input_fm_buffer_1, i8 170, i8 %phi_mul24_load, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>

<operation id="477" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
NOUT.2:1 %br_ln48 = br void %TY.2

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="478" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
TY.2:0 %nout_4 = phi i6 %add_ln48_2, void %for.inc64.2, i6 0, void %NOUT.2

]]></Node>
<StgValue><ssdm name="nout_4"/></StgValue>
</operation>

<operation id="479" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
TY.2:1 %phi_mul20 = phi i12 %add_ln48_5, void %for.inc64.2, i12 0, void %NOUT.2

]]></Node>
<StgValue><ssdm name="phi_mul20"/></StgValue>
</operation>

<operation id="480" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="6">
<![CDATA[
TY.2:2 %trunc_ln48_2 = trunc i6 %nout_4

]]></Node>
<StgValue><ssdm name="trunc_ln48_2"/></StgValue>
</operation>

<operation id="481" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
TY.2:3 %add_ln48_5 = add i12 %phi_mul20, i12 85

]]></Node>
<StgValue><ssdm name="add_ln48_5"/></StgValue>
</operation>

<operation id="482" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
TY.2:4 %tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln48_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="483" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
TY.2:5 %icmp_ln48_2 = icmp_eq  i6 %nout_4, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln48_2"/></StgValue>
</operation>

<operation id="484" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
TY.2:6 %add_ln48_2 = add i6 %nout_4, i6 1

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="485" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TY.2:7 %br_ln48 = br i1 %icmp_ln48_2, void %TY.2.split, void %VITIS_LOOP_132_2.i56.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="486" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TY.2.split:0 %speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln48"/></StgValue>
</operation>

<operation id="487" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TY.2.split:1 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="488" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
TY.2.split:2 %br_ln50 = br void %TX.2

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="489" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i56.preheader:0 %br_ln131 = br void %VITIS_LOOP_132_2.i56

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="490" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX.2:0 %ty_6 = phi i7 %add_ln50_2, void %for.inc61.2, i7 0, void %TY.2.split

]]></Node>
<StgValue><ssdm name="ty_6"/></StgValue>
</operation>

<operation id="491" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="13" op_0_bw="7">
<![CDATA[
TX.2:1 %ty_6_cast38 = zext i7 %ty_6

]]></Node>
<StgValue><ssdm name="ty_6_cast38"/></StgValue>
</operation>

<operation id="492" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="7">
<![CDATA[
TX.2:2 %ty_6_cast = zext i7 %ty_6

]]></Node>
<StgValue><ssdm name="ty_6_cast"/></StgValue>
</operation>

<operation id="493" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
TX.2:3 %empty_94 = add i12 %phi_mul20, i12 %ty_6_cast

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="494" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="18" op_0_bw="12">
<![CDATA[
TX.2:4 %zext_ln50_2 = zext i12 %empty_94

]]></Node>
<StgValue><ssdm name="zext_ln50_2"/></StgValue>
</operation>

<operation id="495" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
TX.2:5 %mul_ln50_2 = mul i18 %zext_ln50_2, i18 85

]]></Node>
<StgValue><ssdm name="mul_ln50_2"/></StgValue>
</operation>

<operation id="496" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.2:6 %icmp_ln50_2 = icmp_eq  i7 %ty_6, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln50_2"/></StgValue>
</operation>

<operation id="497" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.2:7 %add_ln50_2 = add i7 %ty_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="498" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX.2:8 %br_ln50 = br i1 %icmp_ln50_2, void %TX.2.split, void %for.inc64.2

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="499" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.2.split:0 %speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln50"/></StgValue>
</operation>

<operation id="500" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.2.split:1 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="501" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
TX.2.split:2 %br_ln51 = br void %KY.2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="502" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.2:0 %br_ln48 = br void %TY.2

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="503" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY.2:0 %tx_9 = phi i7 %add_ln51_2, void %for.inc52.2, i7 0, void %TX.2.split

]]></Node>
<StgValue><ssdm name="tx_9"/></StgValue>
</operation>

<operation id="504" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="19" op_0_bw="7">
<![CDATA[
KY.2:1 %tx_9_cast39 = zext i7 %tx_9

]]></Node>
<StgValue><ssdm name="tx_9_cast39"/></StgValue>
</operation>

<operation id="505" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="18" op_0_bw="7">
<![CDATA[
KY.2:2 %tx_9_cast = zext i7 %tx_9

]]></Node>
<StgValue><ssdm name="tx_9_cast"/></StgValue>
</operation>

<operation id="506" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
KY.2:3 %empty_95 = add i18 %mul_ln50_2, i18 %tx_9_cast

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="507" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="18">
<![CDATA[
KY.2:4 %p_cast54 = zext i18 %empty_95

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="508" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.2:5 %output_fm_buffer_addr_10 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast54

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_10"/></StgValue>
</operation>

<operation id="509" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.2:6 %icmp_ln51_2 = icmp_eq  i7 %tx_9, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51_2"/></StgValue>
</operation>

<operation id="510" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.2:7 %add_ln51_2 = add i7 %tx_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="511" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY.2:8 %br_ln51 = br i1 %icmp_ln51_2, void %KY.2.split, void %for.inc61.2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="512" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="18">
<![CDATA[
KY.2.split:2 %output_fm_buffer_load_4 = load i18 %output_fm_buffer_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_4"/></StgValue>
</operation>

<operation id="513" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.2:0 %br_ln50 = br void %TX.2

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="514" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.2.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="515" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.2.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="516" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="18">
<![CDATA[
KY.2.split:2 %output_fm_buffer_load_4 = load i18 %output_fm_buffer_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_4"/></StgValue>
</operation>

<operation id="517" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
KY.2.split:3 %br_ln63 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="518" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
for.inc.2:2 %phi_mul18 = phi i13 %add_ln66_11, void %for.inc.2.split, i13 0, void %KY.2.split

]]></Node>
<StgValue><ssdm name="phi_mul18"/></StgValue>
</operation>

<operation id="519" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2:7 %add_ln66_11 = add i13 %phi_mul18, i13 85

]]></Node>
<StgValue><ssdm name="add_ln66_11"/></StgValue>
</operation>

<operation id="520" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2:8 %add_ln66_7 = add i13 %phi_mul18, i13 %ty_6_cast38

]]></Node>
<StgValue><ssdm name="add_ln66_7"/></StgValue>
</operation>

<operation id="521" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="19" op_0_bw="13">
<![CDATA[
for.inc.2:9 %zext_ln66_10 = zext i13 %add_ln66_7

]]></Node>
<StgValue><ssdm name="zext_ln66_10"/></StgValue>
</operation>

<operation id="522" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.2:10 %mul_ln66_2 = mul i19 %zext_ln66_10, i19 85

]]></Node>
<StgValue><ssdm name="mul_ln66_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="523" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.2:10 %mul_ln66_2 = mul i19 %zext_ln66_10, i19 85

]]></Node>
<StgValue><ssdm name="mul_ln66_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="524" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.2:10 %mul_ln66_2 = mul i19 %zext_ln66_10, i19 85

]]></Node>
<StgValue><ssdm name="mul_ln66_2"/></StgValue>
</operation>

<operation id="525" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.2:11 %add_ln66_8 = add i19 %mul_ln66_2, i19 %tx_9_cast39

]]></Node>
<StgValue><ssdm name="add_ln66_8"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="526" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.2:0 %nin_3 = phi i7 %add_ln63_2, void %for.inc.2.split, i7 0, void %KY.2.split

]]></Node>
<StgValue><ssdm name="nin_3"/></StgValue>
</operation>

<operation id="527" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2:1 %add51_228 = phi i32 %add51_2, void %for.inc.2.split, i32 %output_fm_buffer_load_4, void %KY.2.split

]]></Node>
<StgValue><ssdm name="add51_228"/></StgValue>
</operation>

<operation id="528" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="7">
<![CDATA[
for.inc.2:3 %zext_ln66_8 = zext i7 %nin_3

]]></Node>
<StgValue><ssdm name="zext_ln66_8"/></StgValue>
</operation>

<operation id="529" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.2:4 %add_ln66_6 = add i11 %tmp_24, i11 %zext_ln66_8

]]></Node>
<StgValue><ssdm name="add_ln66_6"/></StgValue>
</operation>

<operation id="530" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="11">
<![CDATA[
for.inc.2:5 %zext_ln66_9 = zext i11 %add_ln66_6

]]></Node>
<StgValue><ssdm name="zext_ln66_9"/></StgValue>
</operation>

<operation id="531" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:6 %conv2_weights_addr_2 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln66_9

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_2"/></StgValue>
</operation>

<operation id="532" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.2:11 %add_ln66_8 = add i19 %mul_ln66_2, i19 %tx_9_cast39

]]></Node>
<StgValue><ssdm name="add_ln66_8"/></StgValue>
</operation>

<operation id="533" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="19">
<![CDATA[
for.inc.2:12 %zext_ln66_11 = zext i19 %add_ln66_8

]]></Node>
<StgValue><ssdm name="zext_ln66_11"/></StgValue>
</operation>

<operation id="534" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:13 %input_fm_buffer_addr_12 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln66_11

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_12"/></StgValue>
</operation>

<operation id="535" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.2:14 %icmp_ln63_2 = icmp_eq  i7 %nin_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln63_2"/></StgValue>
</operation>

<operation id="536" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.2:15 %add_ln63_2 = add i7 %nin_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="537" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:16 %br_ln63 = br i1 %icmp_ln63_2, void %for.inc.2.split, void %for.inc52.2

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="538" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="11">
<![CDATA[
for.inc.2.split:2 %conv2_weights_load_2 = load i11 %conv2_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv2_weights_load_2"/></StgValue>
</operation>

<operation id="539" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="19">
<![CDATA[
for.inc.2.split:4 %input_fm_buffer_load_9 = load i19 %input_fm_buffer_addr_12

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_9"/></StgValue>
</operation>

<operation id="540" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
for.inc52.2:0 %store_ln66 = store i32 %add51_228, i18 %output_fm_buffer_addr_10

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="541" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
for.inc52.2:1 %br_ln51 = br void %KY.2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="542" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="11">
<![CDATA[
for.inc.2.split:2 %conv2_weights_load_2 = load i11 %conv2_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv2_weights_load_2"/></StgValue>
</operation>

<operation id="543" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="19">
<![CDATA[
for.inc.2.split:4 %input_fm_buffer_load_9 = load i19 %input_fm_buffer_addr_12

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_9"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="544" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.split:3 %bitcast_ln66_2 = bitcast i32 %conv2_weights_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln66_2"/></StgValue>
</operation>

<operation id="545" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:5 %mul44_2 = fmul i32 %bitcast_ln66_2, i32 %input_fm_buffer_load_9

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="546" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:5 %mul44_2 = fmul i32 %bitcast_ln66_2, i32 %input_fm_buffer_load_9

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="547" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:5 %mul44_2 = fmul i32 %bitcast_ln66_2, i32 %input_fm_buffer_load_9

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="548" st_id="65" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:6 %add51_2 = fadd i32 %add51_228, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="549" st_id="66" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:6 %add51_2 = fadd i32 %add51_228, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="550" st_id="67" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:6 %add51_2 = fadd i32 %add51_228, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="551" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.split:0 %speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln63"/></StgValue>
</operation>

<operation id="552" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.split:1 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="553" st_id="68" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:6 %add51_2 = fadd i32 %add51_228, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>

<operation id="554" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2.split:7 %br_ln63 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="555" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i56:0 %nout_5 = phi i6 %add_ln131_2, void %for.inc23.i76, i6 0, void %VITIS_LOOP_132_2.i56.preheader

]]></Node>
<StgValue><ssdm name="nout_5"/></StgValue>
</operation>

<operation id="556" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i56:1 %phi_mul22 = phi i12 %add_ln131_5, void %for.inc23.i76, i12 0, void %VITIS_LOOP_132_2.i56.preheader

]]></Node>
<StgValue><ssdm name="phi_mul22"/></StgValue>
</operation>

<operation id="557" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_132_2.i56:2 %add_ln131_5 = add i12 %phi_mul22, i12 85

]]></Node>
<StgValue><ssdm name="add_ln131_5"/></StgValue>
</operation>

<operation id="558" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="2" op_0_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i56:3 %trunc_ln131_4 = trunc i6 %nout_5

]]></Node>
<StgValue><ssdm name="trunc_ln131_4"/></StgValue>
</operation>

<operation id="559" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i56:4 %icmp_ln131_2 = icmp_eq  i6 %nout_5, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln131_2"/></StgValue>
</operation>

<operation id="560" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i56:5 %add_ln131_2 = add i6 %nout_5, i6 1

]]></Node>
<StgValue><ssdm name="add_ln131_2"/></StgValue>
</operation>

<operation id="561" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i56:6 %br_ln131 = br i1 %icmp_ln131_2, void %VITIS_LOOP_132_2.i56.split, void %memset.loop.i78.preheader

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="562" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_132_2.i56.split:0 %speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln131"/></StgValue>
</operation>

<operation id="563" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i56.split:1 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="564" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="2">
<![CDATA[
VITIS_LOOP_132_2.i56.split:2 %zext_ln135_15 = zext i2 %trunc_ln131_4

]]></Node>
<StgValue><ssdm name="zext_ln135_15"/></StgValue>
</operation>

<operation id="565" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
VITIS_LOOP_132_2.i56.split:3 %tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln131_4, i8 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="566" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_132_2.i56.split:4 %zext_ln135_16 = zext i10 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln135_16"/></StgValue>
</operation>

<operation id="567" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_132_2.i56.split:5 %sub_ln135_4 = sub i11 %zext_ln135_16, i11 %zext_ln135_15

]]></Node>
<StgValue><ssdm name="sub_ln135_4"/></StgValue>
</operation>

<operation id="568" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_132_2.i56.split:6 %sext_ln131_2 = sext i11 %sub_ln135_4

]]></Node>
<StgValue><ssdm name="sext_ln131_2"/></StgValue>
</operation>

<operation id="569" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_132_2.i56.split:7 %trunc_ln131_2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nout_5, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="trunc_ln131_2"/></StgValue>
</operation>

<operation id="570" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i56.split:8 %br_ln132 = br void %VITIS_LOOP_133_3.i61

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="571" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i78.preheader:0 %br_ln0 = br void %memset.loop.i78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="572" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i61:0 %ty_4 = phi i7 %add_ln132_2, void %for.inc20.i73, i7 0, void %VITIS_LOOP_132_2.i56.split

]]></Node>
<StgValue><ssdm name="ty_4"/></StgValue>
</operation>

<operation id="573" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i61:1 %zext_ln135_17 = zext i7 %ty_4

]]></Node>
<StgValue><ssdm name="zext_ln135_17"/></StgValue>
</operation>

<operation id="574" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i61:2 %add_ln135_10 = add i12 %phi_mul22, i12 %zext_ln135_17

]]></Node>
<StgValue><ssdm name="add_ln135_10"/></StgValue>
</operation>

<operation id="575" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i61:3 %zext_ln132_7 = zext i12 %add_ln135_10

]]></Node>
<StgValue><ssdm name="zext_ln132_7"/></StgValue>
</operation>

<operation id="576" st_id="70" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_3.i61:4 %mul_ln132_2 = mul i18 %zext_ln132_7, i18 85

]]></Node>
<StgValue><ssdm name="mul_ln132_2"/></StgValue>
</operation>

<operation id="577" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i61:5 %zext_ln132_5 = zext i7 %ty_4

]]></Node>
<StgValue><ssdm name="zext_ln132_5"/></StgValue>
</operation>

<operation id="578" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i61:6 %icmp_ln132_2 = icmp_eq  i7 %ty_4, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln132_2"/></StgValue>
</operation>

<operation id="579" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_133_3.i61:7 %add_ln132_2 = add i7 %ty_4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln132_2"/></StgValue>
</operation>

<operation id="580" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i61:8 %br_ln132 = br i1 %icmp_ln132_2, void %VITIS_LOOP_133_3.i61.split, void %for.inc23.i76

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="581" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_133_3.i61.split:0 %speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln132"/></StgValue>
</operation>

<operation id="582" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i61.split:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="583" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_133_3.i61.split:2 %empty_96 = add i8 %zext_ln132_5, i8 %phi_mul24_load

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="584" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_133_3.i61.split:3 %zext_ln135_18 = zext i8 %empty_96

]]></Node>
<StgValue><ssdm name="zext_ln135_18"/></StgValue>
</operation>

<operation id="585" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i61.split:4 %add_ln135_11 = add i12 %sext_ln131_2, i12 %zext_ln135_18

]]></Node>
<StgValue><ssdm name="add_ln135_11"/></StgValue>
</operation>

<operation id="586" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i61.split:5 %sext_ln135_2 = sext i12 %add_ln135_11

]]></Node>
<StgValue><ssdm name="sext_ln135_2"/></StgValue>
</operation>

<operation id="587" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="12">
<![CDATA[
VITIS_LOOP_133_3.i61.split:6 %trunc_ln135_2 = trunc i12 %add_ln135_11

]]></Node>
<StgValue><ssdm name="trunc_ln135_2"/></StgValue>
</operation>

<operation id="588" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
VITIS_LOOP_133_3.i61.split:7 %p_shl7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln135_2, i8 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="589" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_133_3.i61.split:8 %sub_ln135_5 = sub i18 %p_shl7, i18 %sext_ln135_2

]]></Node>
<StgValue><ssdm name="sub_ln135_5"/></StgValue>
</operation>

<operation id="590" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_133_3.i61.split:9 %br_ln133 = br void %for.inc.i70

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="591" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i76:0 %br_ln131 = br void %VITIS_LOOP_132_2.i56

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="592" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i70:0 %tx_5 = phi i7 %add_ln133_2, void %arrayidx1945.i67.exit, i7 0, void %VITIS_LOOP_133_3.i61.split

]]></Node>
<StgValue><ssdm name="tx_5"/></StgValue>
</operation>

<operation id="593" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="18" op_0_bw="7">
<![CDATA[
for.inc.i70:1 %zext_ln135_19 = zext i7 %tx_5

]]></Node>
<StgValue><ssdm name="zext_ln135_19"/></StgValue>
</operation>

<operation id="594" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.i70:2 %add_ln135_12 = add i18 %mul_ln132_2, i18 %zext_ln135_19

]]></Node>
<StgValue><ssdm name="add_ln135_12"/></StgValue>
</operation>

<operation id="595" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="18">
<![CDATA[
for.inc.i70:3 %zext_ln135_20 = zext i18 %add_ln135_12

]]></Node>
<StgValue><ssdm name="zext_ln135_20"/></StgValue>
</operation>

<operation id="596" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i70:4 %output_fm_buffer_addr_11 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln135_20

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_11"/></StgValue>
</operation>

<operation id="597" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="7">
<![CDATA[
for.inc.i70:5 %zext_ln133_1 = zext i7 %tx_5

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="598" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i70:6 %icmp_ln133_2 = icmp_eq  i7 %tx_5, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln133_2"/></StgValue>
</operation>

<operation id="599" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i70:7 %add_ln133_2 = add i7 %tx_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln133_2"/></StgValue>
</operation>

<operation id="600" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i70:8 %br_ln133 = br i1 %icmp_ln133_2, void %for.inc.i70.split, void %for.inc20.i73

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="601" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i70.split:2 %output_fm_buffer_load_5 = load i18 %output_fm_buffer_addr_11

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_5"/></StgValue>
</operation>

<operation id="602" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i70.split:3 %add_ln135_1 = add i8 %zext_ln133_1, i8 170

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>

<operation id="603" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="18" op_0_bw="8">
<![CDATA[
for.inc.i70.split:4 %zext_ln135_21 = zext i8 %add_ln135_1

]]></Node>
<StgValue><ssdm name="zext_ln135_21"/></StgValue>
</operation>

<operation id="604" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.i70.split:5 %add_ln135_13 = add i18 %sub_ln135_5, i18 %zext_ln135_21

]]></Node>
<StgValue><ssdm name="add_ln135_13"/></StgValue>
</operation>

<operation id="605" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.i73:0 %br_ln132 = br void %VITIS_LOOP_133_3.i61

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="606" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i70.split:0 %speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln133"/></StgValue>
</operation>

<operation id="607" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i70.split:1 %specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln133"/></StgValue>
</operation>

<operation id="608" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i70.split:2 %output_fm_buffer_load_5 = load i18 %output_fm_buffer_addr_11

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_5"/></StgValue>
</operation>

<operation id="609" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="18">
<![CDATA[
for.inc.i70.split:6 %zext_ln135_22 = zext i18 %add_ln135_13

]]></Node>
<StgValue><ssdm name="zext_ln135_22"/></StgValue>
</operation>

<operation id="610" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i70.split:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln135_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96"/></StgValue>
</operation>

<operation id="611" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i70.split:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln135_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97"/></StgValue>
</operation>

<operation id="612" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i70.split:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln135_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98"/></StgValue>
</operation>

<operation id="613" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i70.split:10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln135_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99"/></StgValue>
</operation>

<operation id="614" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i70.split:11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln135_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100"/></StgValue>
</operation>

<operation id="615" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i70.split:12 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln135_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101"/></StgValue>
</operation>

<operation id="616" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i70.split:13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln135_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102"/></StgValue>
</operation>

<operation id="617" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i70.split:14 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln135_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103"/></StgValue>
</operation>

<operation id="618" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.i70.split:15 %switch_ln135 = switch i3 %trunc_ln131_2, void %arrayidx1945.i67.case.7, i3 0, void %arrayidx1945.i67.case.0, i3 1, void %arrayidx1945.i67.case.1, i3 2, void %arrayidx1945.i67.case.2, i3 3, void %arrayidx1945.i67.case.3, i3 4, void %arrayidx1945.i67.case.4, i3 5, void %arrayidx1945.i67.case.5, i3 6, void %arrayidx1945.i67.case.6

]]></Node>
<StgValue><ssdm name="switch_ln135"/></StgValue>
</operation>

<operation id="619" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i67.case.6:0 %store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="620" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i67.case.6:1 %br_ln135 = br void %arrayidx1945.i67.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="621" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i67.case.5:0 %store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="622" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i67.case.5:1 %br_ln135 = br void %arrayidx1945.i67.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="623" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i67.case.4:0 %store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="624" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i67.case.4:1 %br_ln135 = br void %arrayidx1945.i67.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="625" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i67.case.3:0 %store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="626" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i67.case.3:1 %br_ln135 = br void %arrayidx1945.i67.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="627" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i67.case.2:0 %store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="628" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i67.case.2:1 %br_ln135 = br void %arrayidx1945.i67.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="629" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i67.case.1:0 %store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="630" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i67.case.1:1 %br_ln135 = br void %arrayidx1945.i67.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="631" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i67.case.0:0 %store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="632" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i67.case.0:1 %br_ln135 = br void %arrayidx1945.i67.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="633" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayidx1945.i67.case.7:0 %store_ln135 = store i32 %output_fm_buffer_load_5, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="634" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln131_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i67.case.7:1 %br_ln135 = br void %arrayidx1945.i67.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="635" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i67.exit:0 %br_ln133 = br void %for.inc.i70

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="636" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
memset.loop.i78:0 %empty_97 = phi i18 %empty_98, void %memset.loop.i78.split, i18 0, void %memset.loop.i78.preheader

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="637" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.i78:1 %exitcond16230 = icmp_eq  i18 %empty_97, i18 231200

]]></Node>
<StgValue><ssdm name="exitcond16230"/></StgValue>
</operation>

<operation id="638" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.i78:2 %empty_98 = add i18 %empty_97, i18 1

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="639" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i78:3 %br_ln0 = br i1 %exitcond16230, void %memset.loop.i78.split, void %_Z21export_buffer_tile_c2PA85_A85_fPA255_A255_fii.exit79

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="640" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i78.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 231200, i64 231200, i64 231200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="641" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="18">
<![CDATA[
memset.loop.i78.split:1 %p_cast55 = zext i18 %empty_97

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="642" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i78.split:2 %output_fm_buffer_addr_9 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast55

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_9"/></StgValue>
</operation>

<operation id="643" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memset.loop.i78.split:3 %store_ln0 = store i32 0, i18 %output_fm_buffer_addr_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="644" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i78.split:4 %br_ln0 = br void %memset.loop.i78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="645" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z21export_buffer_tile_c2PA85_A85_fPA255_A255_fii.exit79:0 %store_ln32 = store i2 %add_ln32, i2 %tj

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="646" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z21export_buffer_tile_c2PA85_A85_fPA255_A255_fii.exit79:1 %store_ln32 = store i8 %add_ln44, i8 %phi_mul24

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="647" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond16230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
_Z21export_buffer_tile_c2PA85_A85_fPA255_A255_fii.exit79:2 %br_ln32 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="648" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_83_2:0 %nr_1 = load i6 %nr

]]></Node>
<StgValue><ssdm name="nr_1"/></StgValue>
</operation>

<operation id="649" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_83_2:1 %zext_ln82 = zext i6 %nr_1

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="650" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="2" op_0_bw="6">
<![CDATA[
VITIS_LOOP_83_2:2 %trunc_ln82 = trunc i6 %nr_1

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="651" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_83_2:3 %icmp_ln82 = icmp_eq  i6 %nr_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="652" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_83_2:4 %add_ln82 = add i6 %nr_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="653" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_83_2:5 %br_ln82 = br i1 %icmp_ln82, void %VITIS_LOOP_83_2.split, void %for.end116

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="654" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_83_2.split:7 %trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nr_1, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="655" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_83_2.split:8 %conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="conv2_biases_addr"/></StgValue>
</operation>

<operation id="656" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_83_2.split:9 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="657" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0">
<![CDATA[
for.end116:0 %ret_ln92 = ret

]]></Node>
<StgValue><ssdm name="ret_ln92"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="658" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_83_2.split:0 %speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln82"/></StgValue>
</operation>

<operation id="659" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_83_2.split:1 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="660" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="2">
<![CDATA[
VITIS_LOOP_83_2.split:2 %zext_ln86 = zext i2 %trunc_ln82

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="661" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
VITIS_LOOP_83_2.split:3 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln82, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="662" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_83_2.split:4 %zext_ln86_1 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln86_1"/></StgValue>
</operation>

<operation id="663" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_83_2.split:5 %sub_ln86 = sub i11 %zext_ln86_1, i11 %zext_ln86

]]></Node>
<StgValue><ssdm name="sub_ln86"/></StgValue>
</operation>

<operation id="664" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_83_2.split:6 %sext_ln82 = sext i11 %sub_ln86

]]></Node>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</operation>

<operation id="665" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_83_2.split:9 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="666" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_83_2.split:10 %empty_84 = bitcast i32 %conv2_biases_load

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="667" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_83_2.split:11 %br_ln83 = br void %VITIS_LOOP_84_3

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="668" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_84_3:0 %yr = phi i8 %add_ln83, void %for.inc111, i8 0, void %VITIS_LOOP_83_2.split

]]></Node>
<StgValue><ssdm name="yr"/></StgValue>
</operation>

<operation id="669" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_84_3:1 %zext_ln86_2 = zext i8 %yr

]]></Node>
<StgValue><ssdm name="zext_ln86_2"/></StgValue>
</operation>

<operation id="670" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_84_3:2 %add_ln86 = add i12 %sext_ln82, i12 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="671" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_84_3:3 %sext_ln86 = sext i12 %add_ln86

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="672" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="10" op_0_bw="12">
<![CDATA[
VITIS_LOOP_84_3:4 %trunc_ln86 = trunc i12 %add_ln86

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="673" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
VITIS_LOOP_84_3:5 %p_shl3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln86, i8 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="674" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_84_3:6 %sub_ln86_1 = sub i18 %p_shl3, i18 %sext_ln86

]]></Node>
<StgValue><ssdm name="sub_ln86_1"/></StgValue>
</operation>

<operation id="675" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_84_3:7 %icmp_ln83 = icmp_eq  i8 %yr, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="676" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_84_3:8 %add_ln83 = add i8 %yr, i8 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="677" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_84_3:9 %br_ln83 = br i1 %icmp_ln83, void %VITIS_LOOP_84_3.split, void %for.inc114

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="678" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_84_3.split:0 %speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln83"/></StgValue>
</operation>

<operation id="679" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_84_3.split:1 %specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="680" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_84_3.split:2 %br_ln84 = br void %for.body85

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="681" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc114:0 %store_ln82 = store i6 %add_ln82, i6 %nr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="682" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
for.inc114:1 %br_ln82 = br void %VITIS_LOOP_83_2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="683" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body85:0 %xr = phi i8 0, void %VITIS_LOOP_84_3.split, i8 %add_ln84, void %for.inc108

]]></Node>
<StgValue><ssdm name="xr"/></StgValue>
</operation>

<operation id="684" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="18" op_0_bw="8">
<![CDATA[
for.body85:1 %zext_ln86_3 = zext i8 %xr

]]></Node>
<StgValue><ssdm name="zext_ln86_3"/></StgValue>
</operation>

<operation id="685" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body85:2 %add_ln86_1 = add i18 %sub_ln86_1, i18 %zext_ln86_3

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>

<operation id="686" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="18">
<![CDATA[
for.body85:3 %zext_ln86_4 = zext i18 %add_ln86_1

]]></Node>
<StgValue><ssdm name="zext_ln86_4"/></StgValue>
</operation>

<operation id="687" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:4 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln86_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72"/></StgValue>
</operation>

<operation id="688" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:5 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln86_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73"/></StgValue>
</operation>

<operation id="689" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln86_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74"/></StgValue>
</operation>

<operation id="690" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln86_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75"/></StgValue>
</operation>

<operation id="691" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln86_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76"/></StgValue>
</operation>

<operation id="692" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln86_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77"/></StgValue>
</operation>

<operation id="693" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln86_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78"/></StgValue>
</operation>

<operation id="694" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln86_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79"/></StgValue>
</operation>

<operation id="695" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body85:12 %icmp_ln84 = icmp_eq  i8 %xr, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="696" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body85:13 %add_ln84 = add i8 %xr, i8 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="697" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body85:14 %br_ln84 = br i1 %icmp_ln84, void %for.body85.split, void %for.inc111

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="698" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:2 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80"/></StgValue>
</operation>

<operation id="699" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:3 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81"/></StgValue>
</operation>

<operation id="700" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:4 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82"/></StgValue>
</operation>

<operation id="701" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:5 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83"/></StgValue>
</operation>

<operation id="702" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84"/></StgValue>
</operation>

<operation id="703" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85"/></StgValue>
</operation>

<operation id="704" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86"/></StgValue>
</operation>

<operation id="705" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87"/></StgValue>
</operation>

<operation id="706" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
for.inc111:0 %br_ln83 = br void %VITIS_LOOP_84_3

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="707" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:2 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80"/></StgValue>
</operation>

<operation id="708" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:3 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81"/></StgValue>
</operation>

<operation id="709" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:4 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82"/></StgValue>
</operation>

<operation id="710" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:5 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83"/></StgValue>
</operation>

<operation id="711" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84"/></StgValue>
</operation>

<operation id="712" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85"/></StgValue>
</operation>

<operation id="713" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86"/></StgValue>
</operation>

<operation id="714" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="18">
<![CDATA[
for.body85.split:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87"/></StgValue>
</operation>

<operation id="715" st_id="79" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.body85.split:10 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="716" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body85.split:11 %add = fadd i32 %tmp, i32 %empty_84

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="717" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body85.split:11 %add = fadd i32 %tmp, i32 %empty_84

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="718" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body85.split:11 %add = fadd i32 %tmp, i32 %empty_84

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="719" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body85.split:0 %speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln84"/></StgValue>
</operation>

<operation id="720" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body85.split:1 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="721" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body85.split:11 %add = fadd i32 %tmp, i32 %empty_84

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="722" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.body85.split:12 %switch_ln86 = switch i3 %trunc_ln, void %arrayidx93214.case.7, i3 0, void %arrayidx93214.case.0, i3 1, void %arrayidx93214.case.1, i3 2, void %arrayidx93214.case.2, i3 3, void %arrayidx93214.case.3, i3 4, void %arrayidx93214.case.4, i3 5, void %arrayidx93214.case.5, i3 6, void %arrayidx93214.case.6

]]></Node>
<StgValue><ssdm name="switch_ln86"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="723" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0">
<![CDATA[
arrayidx93214.case.6:0 %store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="724" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.6:1 %br_ln86 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="725" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0">
<![CDATA[
arrayidx93214.case.5:0 %store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="726" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.5:1 %br_ln86 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="727" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0">
<![CDATA[
arrayidx93214.case.4:0 %store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="728" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.4:1 %br_ln86 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="729" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0">
<![CDATA[
arrayidx93214.case.3:0 %store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="730" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.3:1 %br_ln86 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="731" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0">
<![CDATA[
arrayidx93214.case.2:0 %store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="732" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.2:1 %br_ln86 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="733" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0">
<![CDATA[
arrayidx93214.case.1:0 %store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="734" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.1:1 %br_ln86 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="735" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0">
<![CDATA[
arrayidx93214.case.0:0 %store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="736" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.0:1 %br_ln86 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="737" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0">
<![CDATA[
arrayidx93214.case.7:0 %store_ln86 = store i32 %add, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="738" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.7:1 %br_ln86 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="739" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32">
<![CDATA[
arrayidx93214.exit:0 %bitcast_ln87 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln87"/></StgValue>
</operation>

<operation id="740" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx93214.exit:1 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln87, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="741" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="23" op_0_bw="32">
<![CDATA[
arrayidx93214.exit:2 %trunc_ln87 = trunc i32 %bitcast_ln87

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="742" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx93214.exit:3 %icmp_ln87 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="743" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayidx93214.exit:4 %icmp_ln87_1 = icmp_eq  i23 %trunc_ln87, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln87_1"/></StgValue>
</operation>

<operation id="744" st_id="85" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx93214.exit:6 %tmp_4 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="745" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx93214.exit:5 %or_ln87 = or i1 %icmp_ln87_1, i1 %icmp_ln87

]]></Node>
<StgValue><ssdm name="or_ln87"/></StgValue>
</operation>

<operation id="746" st_id="86" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx93214.exit:6 %tmp_4 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="747" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx93214.exit:7 %and_ln87 = and i1 %or_ln87, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln87"/></StgValue>
</operation>

<operation id="748" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx93214.exit:8 %br_ln87 = br i1 %and_ln87, void %for.inc108, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="749" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then:0 %switch_ln88 = switch i3 %trunc_ln, void %arrayidx93214.case.713, i3 0, void %arrayidx93214.case.06, i3 1, void %arrayidx93214.case.17, i3 2, void %arrayidx93214.case.28, i3 3, void %arrayidx93214.case.39, i3 4, void %arrayidx93214.case.410, i3 5, void %arrayidx93214.case.511, i3 6, void %arrayidx93214.case.612

]]></Node>
<StgValue><ssdm name="switch_ln88"/></StgValue>
</operation>

<operation id="750" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.612:0 %store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="751" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.612:1 %br_ln88 = br void %arrayidx93214.exit5

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="752" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.511:0 %store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="753" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.511:1 %br_ln88 = br void %arrayidx93214.exit5

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="754" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.410:0 %store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="755" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.410:1 %br_ln88 = br void %arrayidx93214.exit5

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="756" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.39:0 %store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="757" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.39:1 %br_ln88 = br void %arrayidx93214.exit5

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="758" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.28:0 %store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="759" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.28:1 %br_ln88 = br void %arrayidx93214.exit5

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="760" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.17:0 %store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="761" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.17:1 %br_ln88 = br void %arrayidx93214.exit5

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="762" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.06:0 %store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="763" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.06:1 %br_ln88 = br void %arrayidx93214.exit5

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="764" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.713:0 %store_ln88 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="765" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.713:1 %br_ln88 = br void %arrayidx93214.exit5

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="766" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.exit5:0 %br_ln89 = br void %for.inc108

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="767" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
for.inc108:0 %br_ln84 = br void %for.body85

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
