// Seed: 488755802
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    output uwire id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input wand id_8,
    output tri0 id_9,
    input tri1 id_10,
    output wire id_11,
    input tri1 id_12,
    input tri0 id_13,
    output supply0 module_0,
    input tri1 id_15,
    output tri0 id_16,
    input tri id_17,
    input supply1 id_18,
    input tri1 id_19,
    output uwire id_20,
    output uwire id_21,
    input tri id_22,
    output wand id_23
    , id_26,
    output wire id_24
);
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1
    , id_4,
    output supply1 id_2
);
  wire id_5, id_6;
  wor  id_7 = 1;
  tri0 id_8 = {1'b0, 1 - ""};
  always @(1 or 1) begin
    id_7 = id_7;
  end
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
endmodule
