Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:50:44 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/15bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.950ns  (logic 5.601ns (37.464%)  route 9.349ns (62.536%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=5 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           2.006     2.956    a_IBUF[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124     3.080 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.835     3.915    c_2
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     4.039 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.412     4.451    c_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I2_O)        0.118     4.569 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.002     5.571    c_6
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.354     5.925 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           1.002     6.926    c_8
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.354     7.280 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           1.032     8.312    c_1010_out
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.354     8.666 r  s_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.942     9.608    c_12
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.354     9.962 r  s_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.119    12.081    s_OBUF[13]
    V13                  OBUF (Prop_obuf_I_O)         2.869    14.950 r  s_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.950    s[13]
    V13                                                               r  s[13] (OUT)
  -------------------------------------------------------------------    -------------------




