memory-map:
  bus: BUS
  name: reg4wrw_NAME
  description: multi-words rw registers with regs and wires
  children:
  - reg:
      name: fwrw_rws
      access: rw
      width: 64
      children:
      - field:
         name: f1
         range: 11-0
         x-hdl:
           type: wire
      - field:
         name: f2
         range: 39-24
         x-hdl:
           type: reg
      - field:
         name: f3
         range: 63-40
         x-hdl:
           type: wire
      x-hdl:
        write-strobe: True
        read-strobe: True
  - reg:
      name: fwrw_rws_rwa
      access: rw
      width: 64
      children:
      - field:
         name: f1
         range: 11-0
         x-hdl:
           type: wire
      - field:
         name: f2
         range: 39-24
         x-hdl:
           type: reg
      - field:
         name: f3
         range: 63-40
         x-hdl:
           type: wire
      x-hdl:
        write-strobe: True
        read-strobe: True
        write-ack: True
        read-ack: True
