/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2017 Broadcom Corp.
 * All Rights Reserved.$
 *
 * File:	allregs.c
 * Purpose:	Independent register descriptions.
 */

#include <soc/types.h>
#include <soc/robo2/common/allenum.h>
#include <soc/robo2/common/intenum.h>
#include <soc/robo2/common/memregs.h>

/* Support no reset values/masks w/o diag shell */

#if !defined(SOC_NO_RESET_VALS)
    #define SOC_RESET_VAL_DEC(_lo, _hi) _lo, _hi,
    #define SOC_RESET_MASK_DEC(_lo, _hi) _lo, _hi,
#else
    #define SOC_RESET_VAL_DEC(_lo, _hi)
    #define SOC_RESET_MASK_DEC(_lo, _hi)
#endif

extern int soc_robo2_block_list[][2];

/*
 * The array soc_robo_reg_list is indexed by soc_reg_int_t; it describes
 * all versions of registers for all chips.  Chip register arrays index
 * into this summary.
 */
__attribute__((section("rdb.regs")))
soc_reg_info_t soc_robo2_reg_list[] = {
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_AXI_CONTROLr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_AXI_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x404,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 0,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f3f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_CONTROLr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 7,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011111, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_STSr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_STSr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 12,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff77, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_HESI_CREDIT_LIMITr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_HESI_CREDIT_LIMITr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 16,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_INT_ENr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_INT_ENr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x504,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 17,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00070007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_INT_STSr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_INT_STSr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 23,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00070007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_MAX_BURST_LENr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_MAX_BURST_LENr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 29,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_CPU_CUR_DESC_PTRr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_RX_CPU_CUR_DESC_PTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 30,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_DESC_SIZEr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_RX_DESC_SIZEr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x408,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 31,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_HPA_CUR_DESC_PTRr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_RX_HPA_CUR_DESC_PTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 32,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_TX_CPU_CUR_DESC_PTRr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_TX_CPU_CUR_DESC_PTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x414,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 33,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_TX_HPA_CUR_DESC_PTRr_ROBO2 */
        /* reg            AVR_HPA_BLOCK_CTRL_STS_HPA_TX_HPA_CUR_DESC_PTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x410,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 34,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 36,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x11c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 36,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x120,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 36,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x124,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x13c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x130,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 36,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x134,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 36,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x144,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x15c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 36,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x154,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x160,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 36,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x164,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x17c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 36,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x174,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 43,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 43,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 43,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 43,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 43,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 43,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 43,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x64,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_127_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 35,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_31_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 43,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f3fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* reg            AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_63_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[17],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x74,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 42,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PMI_LP_RADDRr_ROBO2 */
        /* reg            AVR_PORTMACRO_PMI_LP_RADDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 49,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PMI_LP_RDATAr_ROBO2 */
        /* reg            AVR_PORTMACRO_PMI_LP_RDATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x480,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 50,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PMI_LP_RDGOr_ROBO2 */
        /* reg            AVR_PORTMACRO_PMI_LP_RDGOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x484,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 51,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PMI_LP_RDWR_STATUSr_ROBO2 */
        /* reg            AVR_PORTMACRO_PMI_LP_RDWR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x488,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 52,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PMI_LP_WADDRr_ROBO2 */
        /* reg            AVR_PORTMACRO_PMI_LP_WADDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x470,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 54,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PMI_LP_WDATAr_ROBO2 */
        /* reg            AVR_PORTMACRO_PMI_LP_WDATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x474,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 55,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PMI_LP_WRGOr_ROBO2 */
        /* reg            AVR_PORTMACRO_PMI_LP_WRGOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x478,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 56,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PORT_MACRO_OTP_MEM_OVRr_ROBO2 */
        /* reg            AVR_PORTMACRO_PORT_MACRO_OTP_MEM_OVRr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x42c,
        /* flags       */ 0,
        /* nFields     */ 12,
        /* fields idx  */ 57,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PORT_MACRO_SPEED_CONFIGr_ROBO2 */
        /* reg            AVR_PORTMACRO_PORT_MACRO_SPEED_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 69,
        SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f7f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PORT_MACRO_STATUS1r_ROBO2 */
        /* reg            AVR_PORTMACRO_PORT_MACRO_STATUS1r_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* fields idx  */ 74,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f7777ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PORT_MACRO_TEMP_CONFIGr_ROBO2 */
        /* reg            AVR_PORTMACRO_PORT_MACRO_TEMP_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x404,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 81,
        SOC_RESET_VAL_DEC(0x00000288, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PSS_INTERRUPT_MASKr_ROBO2 */
        /* reg            AVR_PORTMACRO_PSS_INTERRUPT_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40c,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 85,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PSS_INTERRUPT_STATUSr_ROBO2 */
        /* reg            AVR_PORTMACRO_PSS_INTERRUPT_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x408,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 90,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PVTMON_CONFIG1r_ROBO2 */
        /* reg            AVR_PORTMACRO_PVTMON_CONFIG1r_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 95,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PVTMON_CONFIG2r_ROBO2 */
        /* reg            AVR_PORTMACRO_PVTMON_CONFIG2r_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 97,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_PVTMON_STATUSr_ROBO2 */
        /* reg            AVR_PORTMACRO_PVTMON_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x424,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 98,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* reg            AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x444,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 100,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* reg            AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x440,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 101,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* reg            AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x464,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 102,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* reg            AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x460,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 103,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* reg            AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 104,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* reg            AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x448,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 105,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* reg            AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x46c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 106,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* reg            AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x468,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 107,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_RESCAL_CONFIGr_ROBO2 */
        /* reg            AVR_PORTMACRO_RESCAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x410,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 108,
        SOC_RESET_VAL_DEC(0x000e4000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001e7fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_RESCAL_STATUS1r_ROBO2 */
        /* reg            AVR_PORTMACRO_RESCAL_STATUS1r_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x414,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* fields idx  */ 112,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_RESCAL_STATUS2r_ROBO2 */
        /* reg            AVR_PORTMACRO_RESCAL_STATUS2r_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 119,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* reg            AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x434,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 120,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* reg            AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x430,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 121,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* reg            AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x454,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 122,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* reg            AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x450,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 123,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* reg            AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x43c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 124,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* reg            AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x438,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 125,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* reg            AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x45c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 126,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* reg            AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x458,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 127,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_CMD0r_ROBO2 */
        /* reg            CB_BMU_BIMC_CMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_CMD1r_ROBO2 */
        /* reg            CB_BMU_BIMC_CMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50040,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_CMD2r_ROBO2 */
        /* reg            CB_BMU_BIMC_CMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5003c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_DBGCMD0r_ROBO2 */
        /* reg            CB_BMU_BIMC_DBGCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_DBGCMD1r_ROBO2 */
        /* reg            CB_BMU_BIMC_DBGCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50070,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_DBGCMD2r_ROBO2 */
        /* reg            CB_BMU_BIMC_DBGCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5006c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* reg            CB_BMU_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50038,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_BMU_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 145,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_BMU_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50030,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 147,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_MEMIDr_ROBO2 */
        /* reg            CB_BMU_BIMC_MEMIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 154,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_MONITORr_ROBO2 */
        /* reg            CB_BMU_BIMC_MONITORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5001c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 155,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_MONITOR_MASKr_ROBO2 */
        /* reg            CB_BMU_BIMC_MONITOR_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50020,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 162,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* reg            CB_BMU_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5002c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_POLLRSP0r_ROBO2 */
        /* reg            CB_BMU_BIMC_POLLRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_POLLRSP1r_ROBO2 */
        /* reg            CB_BMU_BIMC_POLLRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50064,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_POLLRSP2r_ROBO2 */
        /* reg            CB_BMU_BIMC_POLLRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50060,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_RXCMD0r_ROBO2 */
        /* reg            CB_BMU_BIMC_RXCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_RXCMD1r_ROBO2 */
        /* reg            CB_BMU_BIMC_RXCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5004c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_RXCMD2r_ROBO2 */
        /* reg            CB_BMU_BIMC_RXCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_RXRSP0r_ROBO2 */
        /* reg            CB_BMU_BIMC_RXRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_RXRSP1r_ROBO2 */
        /* reg            CB_BMU_BIMC_RXRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BIMC_RXRSP2r_ROBO2 */
        /* reg            CB_BMU_BIMC_RXRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50054,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_BID_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BMU_BID_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500a8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 172,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_BID_CM_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_BID_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500a0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 172,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_BID_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_BMU_BID_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500ac,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 175,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_BID_CM_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_BID_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500a4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 175,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_CH_PKT_DROP_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_BMU_CH_PKT_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_DROP_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BMU_DROP_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500a0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_DROP_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_BMU_DROP_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500a4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_FC_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BMU_FC_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500c0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_FC_CM_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_FC_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500b8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_FC_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_BMU_FC_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500c4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_FC_CM_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_FC_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500bc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_FEATURE_CONTROL_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BMU_FEATURE_CONTROL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500e8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 191,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_FEATURE_CONTROL_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_FEATURE_CONTROL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 193,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_LLC_BID_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BMU_LLC_BID_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500b8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_LLC_BID_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_BMU_LLC_BID_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500bc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_LLC_RTN_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BMU_LLC_RTN_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500b0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_LLC_RTN_CM_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_LLC_RTN_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500a8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_LLC_RTN_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_BMU_LLC_RTN_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500b4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_LLC_RTN_CM_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_LLC_RTN_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500ac,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_MTR_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BMU_MTR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500c8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_MTR_CM_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_MTR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500c0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_MTR_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_BMU_MTR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500cc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_MTR_CM_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_MTR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500c4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_MTR_COM_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BMU_MTR_COM_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500d0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_MTR_COM_CM_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_MTR_COM_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500c8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_MTR_COM_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_BMU_MTR_COM_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500d4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_MTR_COM_CM_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_MTR_COM_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500cc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_QUAL_DROP_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_BMU_QUAL_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500f4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_QUAL_DROP_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_QUAL_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500ec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_RXDWR_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BMU_RXDWR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500d8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_RXDWR_CM_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_RXDWR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500d0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_RXDWR_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_BMU_RXDWR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500dc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_RXDWR_CM_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_RXDWR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500d4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_RXQUAL_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BMU_RXQUAL_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500e0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 172,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_RXQUAL_CM_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_RXQUAL_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500d8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 172,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_RXQUAL_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_BMU_RXQUAL_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500e4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 175,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BMU_RXQUAL_CM_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BMU_RXQUAL_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500dc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 175,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BMU_STM_PKT_DROP_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_BMU_STM_PKT_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596c4,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596bc,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596d4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596cc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596dc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_RDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596c8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 219,
        SOC_RESET_VAL_DEC(0x010003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596c0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 219,
        SOC_RESET_VAL_DEC(0x010003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_BUCKET_IA_WDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_BUCKET_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_CB_BMU_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_BMU_CB_BMU_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50080,
        /* flags       */ 0,
        /* nFields     */ 27,
        /* fields idx  */ 223,
        SOC_RESET_VAL_DEC(0x00004800, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_CB_BMU_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_BMU_CB_BMU_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50084,
        /* flags       */ 0,
        /* nFields     */ 27,
        /* fields idx  */ 223,
        SOC_RESET_VAL_DEC(0x00004800, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_CB_BMU_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_BMU_CB_BMU_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5007c,
        /* flags       */ 0,
        /* nFields     */ 27,
        /* fields idx  */ 223,
        SOC_RESET_VAL_DEC(0x00004800, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_CNTXT_RESOURCE_DROP_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_CNTXT_RESOURCE_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x5050c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_CNTXT_RESOURCE_DROP_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_CNTXT_RESOURCE_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x50504,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x5018c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x50184,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x5028c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x50284,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x5020c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x50204,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_EPP_INTF_STATUSr_ROBO2 */
        /* reg            CB_BMU_EPP_INTF_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50674,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 251,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_EPP_INTF_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_EPP_INTF_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5066c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 251,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_EPP_LLC_BID_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_EPP_LLC_BID_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50090,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_EPP_LLC_BID_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_EPP_LLC_BID_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50094,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_EPP_LLC_RTN_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_EPP_LLC_RTN_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50098,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_EPP_LLC_RTN_CM_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_EPP_LLC_RTN_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50098,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_EPP_LLC_RTN_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_EPP_LLC_RTN_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5009c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_EPP_LLC_RTN_CM_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_EPP_LLC_RTN_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5009c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CNTR_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_FCD_CNTR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50594,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CNTR_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CNTR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5058c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CNTR_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_FCD_CNTR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505a0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CNTR_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CNTR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50598,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CNTR_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_FCD_CNTR_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 268,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CNTR_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_FCD_CNTR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50598,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CNTR_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CNTR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50590,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CNTR_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_FCD_CNTR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5059c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 268,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CNTR_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CNTR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50594,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 268,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505bc,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505b4,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505d0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505c8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 272,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 274,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505dc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 276,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc01fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505cc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 272,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505d0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 274,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART2_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505d4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 276,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc01fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505c0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 280,
        SOC_RESET_VAL_DEC(0x2200007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505b8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 280,
        SOC_RESET_VAL_DEC(0x2200007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505c4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 272,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505c8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 274,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505cc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 276,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc01fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505bc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 272,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505c0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 274,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART2_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FCD_CONFIG_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505c4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 276,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc01fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_FC_STATUSr_ROBO2 */
        /* reg            CB_BMU_FC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50638,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 283,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_FC_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_FC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50630,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 283,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_GFCD_CNTR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505a8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CNTR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505a0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_GFCD_CNTR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505b4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CNTR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505ac,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CNTR_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 268,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_GFCD_CNTR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505ac,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 293,
        SOC_RESET_VAL_DEC(0x20000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CNTR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505a4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 293,
        SOC_RESET_VAL_DEC(0x20000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CNTR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 268,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CNTR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 268,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505e0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505d8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50604,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505fc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50608,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 272,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5060c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 274,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50610,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 296,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50614,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 299,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART4r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50618,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART5r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5061c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 307,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART6r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50620,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 311,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50600,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 272,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50604,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 274,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART2_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50608,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 296,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART3_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5060c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 299,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART4_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50610,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART5_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50614,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 307,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART6_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_RDATA_PART6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50618,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 311,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505e4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 315,
        SOC_RESET_VAL_DEC(0x26000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505dc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 315,
        SOC_RESET_VAL_DEC(0x26000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505e8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 272,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505ec,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 274,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505f0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 296,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505f4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 299,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART4r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505f8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART5r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505fc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 307,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART6r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50600,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 311,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505e0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 272,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505e4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 274,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART2_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505e8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 296,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART3_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505ec,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 299,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART4_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505f0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART5_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505f4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 307,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART6_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GFCD_CONFIG_IA_WDATA_PART6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x505f8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 311,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x5030c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x50304,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x5040c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x50404,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x5038c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x50384,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_IDr_ROBO2 */
        /* reg            CB_BMU_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 318,
        SOC_RESET_VAL_DEC(0x00050000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_IPP_DROP_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_IPP_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x5048c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_IPP_DROP_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_IPP_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x50484,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_IPP_INTF_CH_DISCARD_STATr_ROBO2 */
        /* reg            CB_BMU_IPP_INTF_CH_DISCARD_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50590,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 320,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_IPP_INTF_CH_DISCARD_STAT_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_IPP_INTF_CH_DISCARD_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50588,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 320,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_IPP_INTF_ERROR_STATr_ROBO2 */
        /* reg            CB_BMU_IPP_INTF_ERROR_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5058c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 321,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_IPP_INTF_ERROR_STAT_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_IPP_INTF_ERROR_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50584,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 321,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSETr_ROBO2 */
        /* reg            CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSETr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500f0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 335,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSET_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSETr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500e8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 335,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_CONTROLr_ROBO2 */
        /* reg            CB_BMU_LLC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50650,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 336,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_CONTROL_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50648,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 336,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_FC_CM_CONFIGr_ROBO2 */
        /* reg            CB_BMU_LLC_FC_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50088,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_FC_CM_STATUSr_ROBO2 */
        /* reg            CB_BMU_LLC_FC_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5008c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_FREE_HEAD_PTRr_ROBO2 */
        /* reg            CB_BMU_LLC_FREE_HEAD_PTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5065c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 339,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_FREE_HEAD_PTR_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_FREE_HEAD_PTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50654,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 339,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_FREE_PAGE_CNTr_ROBO2 */
        /* reg            CB_BMU_LLC_FREE_PAGE_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50664,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 340,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_FREE_PAGE_CNT_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_FREE_PAGE_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5065c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 340,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_FREE_PAGE_WMK_CNTr_ROBO2 */
        /* reg            CB_BMU_LLC_FREE_PAGE_WMK_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50668,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 340,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_FREE_PAGE_WMK_CNT_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_FREE_PAGE_WMK_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50660,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 340,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_FREE_TAIL_PTRr_ROBO2 */
        /* reg            CB_BMU_LLC_FREE_TAIL_PTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50660,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 339,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_FREE_TAIL_PTR_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_FREE_TAIL_PTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50658,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 339,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_LINK_MEMr_ROBO2 */
        /* reg            CB_BMU_LLC_LINK_MEMr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 4608,
        /* offset      */ 0x50678,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 341,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_LINK_MEM_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_LINK_MEMr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 4608,
        /* offset      */ 0x50670,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 341,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_PAGE_ACCESS_CTLr_ROBO2 */
        /* reg            CB_BMU_LLC_PAGE_ACCESS_CTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5066c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 342,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_PAGE_ACCESS_CTL_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_PAGE_ACCESS_CTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50664,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 342,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_PAGE_ACCESS_STATr_ROBO2 */
        /* reg            CB_BMU_LLC_PAGE_ACCESS_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50670,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 345,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_PAGE_ACCESS_STAT_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_PAGE_ACCESS_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50668,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 345,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_SELF_INITr_ROBO2 */
        /* reg            CB_BMU_LLC_SELF_INITr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50654,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 348,
        SOC_RESET_VAL_DEC(0x03ff8020, 0x00000000)
        SOC_RESET_MASK_DEC(0xcfff9fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_SELF_INIT_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_SELF_INITr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5064c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 348,
        SOC_RESET_VAL_DEC(0x03ff8020, 0x00000000)
        SOC_RESET_MASK_DEC(0xcfff9fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_STATUSr_ROBO2 */
        /* reg            CB_BMU_LLC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50658,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 352,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50650,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 352,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_TAG1_DATAr_ROBO2 */
        /* reg            CB_BMU_LLC_TAG1_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59678,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 363,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffdf, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_TAG1_DATA_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_TAG1_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59670,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 363,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffdf, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_LLC_TAG_MEMr_ROBO2 */
        /* reg            CB_BMU_LLC_TAG_MEMr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 4608,
        /* offset      */ 0x54e78,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 6,
        /* fields idx  */ 367,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_LLC_TAG_MEM_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_LLC_TAG_MEMr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 4608,
        /* offset      */ 0x54e70,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 6,
        /* fields idx  */ 367,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_METER_DROP_COUNT_Ar_ROBO2 */
        /* reg            CB_BMU_METER_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x5010c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_METER_DROP_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_METER_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x50104,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 250,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_MTR2TCB_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_MTR2TCB_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5063c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_MTR2TCB_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_MTR2TCB_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50634,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_MTR2TCB_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_MTR2TCB_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50648,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_MTR2TCB_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_MTR2TCB_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50640,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_MTR2TCB_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_MTR2TCB_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5064c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 373,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_MTR2TCB_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_MTR2TCB_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50640,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_MTR2TCB_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_MTR2TCB_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50638,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_MTR2TCB_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_MTR2TCB_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50644,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 373,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_MTR2TCB_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_MTR2TCB_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5063c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 373,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_MTR_CONFIGr_ROBO2 */
        /* reg            CB_BMU_MTR_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500ec,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 375,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_MTR_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_MTR_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500e4,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 375,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_MTR_CONTROLr_ROBO2 */
        /* reg            CB_BMU_MTR_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59680,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 380,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_MTR_CONTROL_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_MTR_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59678,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 380,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_MTR_PARAMSr_ROBO2 */
        /* reg            CB_BMU_MTR_PARAMSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5967c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 389,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_MTR_PARAMS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_MTR_PARAMSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59674,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 389,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_MTR_REF_TIMERr_ROBO2 */
        /* reg            CB_BMU_MTR_REF_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59688,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_MTR_REF_TIMER_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_MTR_REF_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59680,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_MTR_STATUSr_ROBO2 */
        /* reg            CB_BMU_MTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59684,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 393,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_MTR_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_MTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5967c,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 393,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PDr_ROBO2 */
        /* reg            CB_BMU_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_PMON_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596f4,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596ec,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_PMON_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59704,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 399,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596fc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 399,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59708,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5970c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 403,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59700,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_RDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59704,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 403,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_PMON_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596f8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 404,
        SOC_RESET_VAL_DEC(0x01000019, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596f0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 404,
        SOC_RESET_VAL_DEC(0x01000019, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59700,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 403,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596f4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PMON_IA_WDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PMON_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596f8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 403,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PPTR_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_PPTR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5968c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PPTR_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PPTR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59684,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PPTR_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_PPTR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59698,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PPTR_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PPTR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59690,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PPTR_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_PPTR_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5969c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 408,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PPTR_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_PPTR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59690,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 409,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PPTR_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PPTR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59688,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 409,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PPTR_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_PPTR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59694,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 408,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PPTR_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PPTR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5968c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 408,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596a0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x59698,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596b4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596ac,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596b8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 416,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596bc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 420,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596c0,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596b0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 416,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596b4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 420,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART2_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596b8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596a4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 432,
        SOC_RESET_VAL_DEC(0x020000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5969c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 432,
        SOC_RESET_VAL_DEC(0x020000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596a8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 416,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596ac,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 420,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596b0,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596a0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 416,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596a4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 420,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART2_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_PROFILE_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596a8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_RSCALE_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_RSCALE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596e0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_RSCALE_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_RSCALE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596d8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_RSCALE_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_RSCALE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596ec,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_RSCALE_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_RSCALE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596e4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_RSCALE_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_RSCALE_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596f0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 436,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_RSCALE_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_RSCALE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596e4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 409,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_RSCALE_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_RSCALE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596dc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 409,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_RSCALE_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_RSCALE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596e8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 436,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_RSCALE_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_RSCALE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x596e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 436,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_SPARE_INr_ROBO2 */
        /* reg            CB_BMU_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_SPARE_OUTr_ROBO2 */
        /* reg            CB_BMU_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50624,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5061c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIGr_ROBO2 */
        /* reg            CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50630,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50628,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_SPG_PP_BMP_CONFIG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50634,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 439,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUSr_ROBO2 */
        /* reg            CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50628,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50620,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5062c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 439,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50624,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 439,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CB_CLK_FREQr_ROBO2 */
        /* reg            CB_CB_CLK_FREQr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 443,
        SOC_RESET_VAL_DEC(0x0000014d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CB_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_CB_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 12,
        /* fields idx  */ 444,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CB_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_CB_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 12,
        /* fields idx  */ 444,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CB_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_CB_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 12,
        /* fields idx  */ 444,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4008c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400a8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 456,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400ac,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 458,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001173ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400b0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 463,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f3ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400b4,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 466,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001173ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400b8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 471,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f3ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_RDATA_PART4r_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_RDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400bc,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 474,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf80b01ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40090,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 481,
        SOC_RESET_VAL_DEC(0x240003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40094,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 458,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001173ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40098,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 463,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f3ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4009c,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 466,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001173ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400a0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 471,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f3ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ACTION_IA_WDATA_PART4r_ROBO2 */
        /* reg            CB_CFP_ACTION_IA_WDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400a4,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 474,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf80b01ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ART_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_ART_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40078,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ART_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_ART_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40084,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 456,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ART_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_ART_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40088,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 484,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ART_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_ART_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4007c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 485,
        SOC_RESET_VAL_DEC(0x200003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_ART_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_ART_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40080,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 484,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_CMD0r_ROBO2 */
        /* reg            CB_CFP_BIMC_CMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_CMD1r_ROBO2 */
        /* reg            CB_CFP_BIMC_CMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40040,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_CMD2r_ROBO2 */
        /* reg            CB_CFP_BIMC_CMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4003c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_DBGCMD0r_ROBO2 */
        /* reg            CB_CFP_BIMC_DBGCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_DBGCMD1r_ROBO2 */
        /* reg            CB_CFP_BIMC_DBGCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40070,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_DBGCMD2r_ROBO2 */
        /* reg            CB_CFP_BIMC_DBGCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4006c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* reg            CB_CFP_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40038,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_CFP_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 145,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_CFP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_CFP_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40030,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 147,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_MEMIDr_ROBO2 */
        /* reg            CB_CFP_BIMC_MEMIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 154,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_MONITORr_ROBO2 */
        /* reg            CB_CFP_BIMC_MONITORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4001c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 155,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_MONITOR_MASKr_ROBO2 */
        /* reg            CB_CFP_BIMC_MONITOR_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40020,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 162,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* reg            CB_CFP_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4002c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_POLLRSP0r_ROBO2 */
        /* reg            CB_CFP_BIMC_POLLRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_POLLRSP1r_ROBO2 */
        /* reg            CB_CFP_BIMC_POLLRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40064,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_POLLRSP2r_ROBO2 */
        /* reg            CB_CFP_BIMC_POLLRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40060,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_RXCMD0r_ROBO2 */
        /* reg            CB_CFP_BIMC_RXCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_RXCMD1r_ROBO2 */
        /* reg            CB_CFP_BIMC_RXCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4004c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_RXCMD2r_ROBO2 */
        /* reg            CB_CFP_BIMC_RXCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_RXRSP0r_ROBO2 */
        /* reg            CB_CFP_BIMC_RXRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_RXRSP1r_ROBO2 */
        /* reg            CB_CFP_BIMC_RXRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BIMC_RXRSP2r_ROBO2 */
        /* reg            CB_CFP_BIMC_RXRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40054,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BUCKET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_BUCKET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401ac,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BUCKET_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_BUCKET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401bc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BUCKET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_BUCKET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BUCKET_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_BUCKET_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BUCKET_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_BUCKET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401b0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 219,
        SOC_RESET_VAL_DEC(0x010003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BUCKET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_BUCKET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_BUCKET_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_BUCKET_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CB_CFP_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_CFP_CB_CFP_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40298,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 488,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CB_CFP_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_CFP_CB_CFP_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4029c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 488,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CB_CFP_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_CFP_CB_CFP_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40294,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 488,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_CONTROLr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_0_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 496,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4020c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 497,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_DBG_CONTROLr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_0_DBG_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40200,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 498,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000031, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_DBG_DATAr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_0_DBG_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40208,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 501,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_RSTr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_0_RSTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401f8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 502,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_SKIP_ERROR_CNTr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_0_SKIP_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40210,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 503,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_STATUSr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_0_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40204,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_CONTROLr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_1_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4021c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 496,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_DATA_SLICE_OR_STATUS_SELr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_1_DATA_SLICE_OR_STATUS_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4022c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 497,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_DBG_CONTROLr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_1_DBG_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40220,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 498,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000031, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_DBG_DATAr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_1_DBG_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40228,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 501,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_RSTr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_1_RSTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40218,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 502,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_SKIP_ERROR_CNTr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_1_SKIP_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40230,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 503,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_STATUSr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_1_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40224,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_CONTROLr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_2_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4023c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 496,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_DATA_SLICE_OR_STATUS_SELr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_2_DATA_SLICE_OR_STATUS_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4024c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 497,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_DBG_CONTROLr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_2_DBG_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40240,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 498,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000031, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_DBG_DATAr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_2_DBG_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40248,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 501,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_RSTr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_2_RSTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40238,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 502,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_SKIP_ERROR_CNTr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_2_SKIP_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40250,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 503,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_STATUSr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_2_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40244,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_CONTROLr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_3_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4025c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 496,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_DATA_SLICE_OR_STATUS_SELr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_3_DATA_SLICE_OR_STATUS_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4026c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 497,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_DBG_CONTROLr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_3_DBG_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40260,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 498,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000031, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_DBG_DATAr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_3_DBG_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40268,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 501,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_RSTr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_3_RSTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40258,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 502,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_SKIP_ERROR_CNTr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_3_SKIP_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40270,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 503,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_STATUSr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_CAMBIST_3_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40264,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400ec,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40110,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 505,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40114,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 507,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40118,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 508,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4011c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 509,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40120,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 510,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART4r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_RDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40124,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 511,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART5r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_RDATA_PART5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40128,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 512,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART6r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_RDATA_PART6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4012c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 513,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400f0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 514,
        SOC_RESET_VAL_DEC(0x260007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400f4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 507,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400f8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 508,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 509,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40100,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 510,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART4r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_WDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 511,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART5r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_WDATA_PART5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40108,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 512,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART6r_ROBO2 */
        /* reg            CB_CFP_CFPCAM_IA_WDATA_PART6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4010c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 513,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_SCRUBBER_CONFIGr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_SCRUBBER_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40278,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 517,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_SCRUBBER_INTERVAL_CONFIGr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_SCRUBBER_INTERVAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4027c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 522,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_SCRUBBER_MBE_ADDRESSr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_SCRUBBER_MBE_ADDRESSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40284,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_CFPCAM_SCRUBBER_SBE_ADDRESSr_ROBO2 */
        /* reg            CB_CFP_CFPCAM_SCRUBBER_SBE_ADDRESSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40280,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 524,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_CFP_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4015c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 525,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_IDr_ROBO2 */
        /* reg            CB_CFP_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 526,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_MBE_COUNT_Ar_ROBO2 */
        /* reg            CB_CFP_MBE_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4028c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_MTR_CONTROLr_ROBO2 */
        /* reg            CB_CFP_MTR_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40168,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 380,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_MTR_PARAMSr_ROBO2 */
        /* reg            CB_CFP_MTR_PARAMSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40164,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 389,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_MTR_REF_TIMERr_ROBO2 */
        /* reg            CB_CFP_MTR_REF_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40170,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_MTR_STATUSr_ROBO2 */
        /* reg            CB_CFP_MTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4016c,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 393,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PDr_ROBO2 */
        /* reg            CB_CFP_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PMON_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_PMON_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401dc,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PMON_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_PMON_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401ec,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 399,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PMON_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_PMON_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401f0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PMON_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_PMON_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401f4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 403,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PMON_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_PMON_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401e0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 404,
        SOC_RESET_VAL_DEC(0x01000019, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PMON_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_PMON_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401e4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PMON_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_PMON_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401e8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 403,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PPTR_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_PPTR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40174,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PPTR_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_PPTR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40180,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PPTR_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_PPTR_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40184,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 408,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PPTR_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_PPTR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40178,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 409,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PPTR_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_PPTR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4017c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 408,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PROFILE_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_PROFILE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40188,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PROFILE_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_PROFILE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4019c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PROFILE_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_PROFILE_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401a0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 416,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PROFILE_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_PROFILE_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401a4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 420,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PROFILE_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_CFP_PROFILE_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401a8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PROFILE_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_PROFILE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4018c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 432,
        SOC_RESET_VAL_DEC(0x020000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PROFILE_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_PROFILE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40190,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 416,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PROFILE_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_PROFILE_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40194,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 420,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_PROFILE_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_CFP_PROFILE_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40198,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_RSCALE_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_RSCALE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401c8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_RSCALE_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_RSCALE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401d4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_RSCALE_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_RSCALE_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 436,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_RSCALE_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_RSCALE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401cc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 409,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_RSCALE_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_RSCALE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x401d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 436,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_SBE_COUNT_Ar_ROBO2 */
        /* reg            CB_CFP_SBE_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40288,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_SPARE_INr_ROBO2 */
        /* reg            CB_CFP_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_SPARE_OUTr_ROBO2 */
        /* reg            CB_CFP_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_STAT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400c0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_STAT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 456,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_STAT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400dc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 528,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_STAT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 529,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_CFP_STAT_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400e4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_CFP_STAT_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400e8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 531,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_STAT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 532,
        SOC_RESET_VAL_DEC(0x230003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_STAT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 528,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_CFP_STAT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 529,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_CFP_STAT_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_STAT_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_CFP_STAT_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 531,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_TCAM_CONFIGr_ROBO2 */
        /* reg            CB_CFP_TCAM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40158,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 535,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_TECC_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_TECC_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40130,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_TECC_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_TECC_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4013c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 505,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_TECC_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_TECC_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40140,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 541,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_TECC_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_TECC_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40134,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 542,
        SOC_RESET_VAL_DEC(0x200007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_TECC_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_TECC_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40138,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 541,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_WRT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_CFP_WRT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40144,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_WRT_IA_CONFIGr_ROBO2 */
        /* reg            CB_CFP_WRT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40150,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 545,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_WRT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_WRT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40154,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 547,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_WRT_IA_STATUSr_ROBO2 */
        /* reg            CB_CFP_WRT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40148,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 548,
        SOC_RESET_VAL_DEC(0x200001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CFP_WRT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_CFP_WRT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4014c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 547,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_CMD0r_ROBO2 */
        /* reg            CB_CMM_BIMC_CMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_CMD1r_ROBO2 */
        /* reg            CB_CMM_BIMC_CMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60040,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_CMD2r_ROBO2 */
        /* reg            CB_CMM_BIMC_CMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6003c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_DBGCMD0r_ROBO2 */
        /* reg            CB_CMM_BIMC_DBGCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_DBGCMD1r_ROBO2 */
        /* reg            CB_CMM_BIMC_DBGCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60070,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_DBGCMD2r_ROBO2 */
        /* reg            CB_CMM_BIMC_DBGCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6006c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* reg            CB_CMM_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60038,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_CMM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 145,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_CMM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_CMM_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60030,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 147,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_MEMIDr_ROBO2 */
        /* reg            CB_CMM_BIMC_MEMIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 154,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_MONITORr_ROBO2 */
        /* reg            CB_CMM_BIMC_MONITORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6001c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 155,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_MONITOR_MASKr_ROBO2 */
        /* reg            CB_CMM_BIMC_MONITOR_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60020,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 162,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* reg            CB_CMM_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6002c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_POLLRSP0r_ROBO2 */
        /* reg            CB_CMM_BIMC_POLLRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_POLLRSP1r_ROBO2 */
        /* reg            CB_CMM_BIMC_POLLRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60064,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_POLLRSP2r_ROBO2 */
        /* reg            CB_CMM_BIMC_POLLRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60060,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_RXCMD0r_ROBO2 */
        /* reg            CB_CMM_BIMC_RXCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_RXCMD1r_ROBO2 */
        /* reg            CB_CMM_BIMC_RXCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6004c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_RXCMD2r_ROBO2 */
        /* reg            CB_CMM_BIMC_RXCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_RXRSP0r_ROBO2 */
        /* reg            CB_CMM_BIMC_RXRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_RXRSP1r_ROBO2 */
        /* reg            CB_CMM_BIMC_RXRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_BIMC_RXRSP2r_ROBO2 */
        /* reg            CB_CMM_BIMC_RXRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60054,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_CB_CMM_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_CMM_CB_CMM_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60280,
        /* flags       */ 0,
        /* nFields     */ 18,
        /* fields idx  */ 551,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_CB_CMM_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_CMM_CB_CMM_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60284,
        /* flags       */ 0,
        /* nFields     */ 18,
        /* fields idx  */ 551,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_CB_CMM_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_CMM_CB_CMM_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6027c,
        /* flags       */ 0,
        /* nFields     */ 18,
        /* fields idx  */ 551,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_DBG_CTRL_0r_ROBO2 */
        /* reg            CB_CMM_DBG_CTRL_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60108,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 569,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_DBG_CTRL_1r_ROBO2 */
        /* reg            CB_CMM_DBG_CTRL_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6010c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 573,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_IDr_ROBO2 */
        /* reg            CB_CMM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 577,
        SOC_RESET_VAL_DEC(0x00060000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_INIT_CTRLr_ROBO2 */
        /* reg            CB_CMM_INIT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60200,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 579,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_INIT_STATr_ROBO2 */
        /* reg            CB_CMM_INIT_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60204,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 580,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_PDr_ROBO2 */
        /* reg            CB_CMM_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_PM_CTRL_0r_ROBO2 */
        /* reg            CB_CMM_PM_CTRL_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60110,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 581,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_PM_CTRL_1r_ROBO2 */
        /* reg            CB_CMM_PM_CTRL_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60114,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 585,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_PM_STAT_HIr_ROBO2 */
        /* reg            CB_CMM_PM_STAT_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x60158,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 586,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_PM_STAT_LOr_ROBO2 */
        /* reg            CB_CMM_PM_STAT_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x60118,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 587,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_PM_TOT_TRANS_HIr_ROBO2 */
        /* reg            CB_CMM_PM_TOT_TRANS_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6019c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 588,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_PM_TOT_TRANS_LOr_ROBO2 */
        /* reg            CB_CMM_PM_TOT_TRANS_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60198,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 589,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_SPARE_INr_ROBO2 */
        /* reg            CB_CMM_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_CMM_SPARE_OUTr_ROBO2 */
        /* reg            CB_CMM_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_CMD0r_ROBO2 */
        /* reg            CB_EPP_BIMC_CMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_CMD1r_ROBO2 */
        /* reg            CB_EPP_BIMC_CMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0040,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_CMD2r_ROBO2 */
        /* reg            CB_EPP_BIMC_CMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa003c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_DBGCMD0r_ROBO2 */
        /* reg            CB_EPP_BIMC_DBGCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_DBGCMD1r_ROBO2 */
        /* reg            CB_EPP_BIMC_DBGCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0070,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_DBGCMD2r_ROBO2 */
        /* reg            CB_EPP_BIMC_DBGCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa006c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* reg            CB_EPP_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0038,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_EPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 145,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_EPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_EPP_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0030,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 147,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_MEMIDr_ROBO2 */
        /* reg            CB_EPP_BIMC_MEMIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 154,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_MONITORr_ROBO2 */
        /* reg            CB_EPP_BIMC_MONITORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa001c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 155,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_MONITOR_MASKr_ROBO2 */
        /* reg            CB_EPP_BIMC_MONITOR_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0020,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 162,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* reg            CB_EPP_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa002c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_POLLRSP0r_ROBO2 */
        /* reg            CB_EPP_BIMC_POLLRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_POLLRSP1r_ROBO2 */
        /* reg            CB_EPP_BIMC_POLLRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0064,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_POLLRSP2r_ROBO2 */
        /* reg            CB_EPP_BIMC_POLLRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0060,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_RXCMD0r_ROBO2 */
        /* reg            CB_EPP_BIMC_RXCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_RXCMD1r_ROBO2 */
        /* reg            CB_EPP_BIMC_RXCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa004c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_RXCMD2r_ROBO2 */
        /* reg            CB_EPP_BIMC_RXCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_RXRSP0r_ROBO2 */
        /* reg            CB_EPP_BIMC_RXRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_RXRSP1r_ROBO2 */
        /* reg            CB_EPP_BIMC_RXRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_BIMC_RXRSP2r_ROBO2 */
        /* reg            CB_EPP_BIMC_RXRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0054,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_CAL_SLOTSr_ROBO2 */
        /* reg            CB_EPP_CAL_SLOTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 590,
        SOC_RESET_VAL_DEC(0x0000004f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_CAL_SLOTS_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_CAL_SLOTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0298,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 590,
        SOC_RESET_VAL_DEC(0x0000004f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_CB_EPP_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_EPP_CB_EPP_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03d4,
        /* flags       */ 0,
        /* nFields     */ 19,
        /* fields idx  */ 591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_CB_EPP_INT_MASKED_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_CB_EPP_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0394,
        /* flags       */ 0,
        /* nFields     */ 18,
        /* fields idx  */ 610,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_CB_EPP_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_EPP_CB_EPP_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03d8,
        /* flags       */ 0,
        /* nFields     */ 19,
        /* fields idx  */ 591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_CB_EPP_INT_MASK_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_CB_EPP_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0398,
        /* flags       */ 0,
        /* nFields     */ 18,
        /* fields idx  */ 610,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_CB_EPP_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_EPP_CB_EPP_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03d0,
        /* flags       */ 0,
        /* nFields     */ 19,
        /* fields idx  */ 591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_CB_EPP_INT_RAW_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_CB_EPP_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0390,
        /* flags       */ 0,
        /* nFields     */ 18,
        /* fields idx  */ 610,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_COUNT_EPP_DROP_COUNT_Ar_ROBO2 */
        /* reg            CB_EPP_COUNT_EPP_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0xa0294,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_COUNT_EPP_DROP_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_COUNT_EPP_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0xa0254,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_COUNT_EPP_ERR_COUNT_Ar_ROBO2 */
        /* reg            CB_EPP_COUNT_EPP_ERR_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0xa0250,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_COUNT_EPP_ERR_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_COUNT_EPP_ERR_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0xa0210,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_COUNT_EPP_OK_COUNT_Ar_ROBO2 */
        /* reg            CB_EPP_COUNT_EPP_OK_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0xa020c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_COUNT_EPP_OK_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_COUNT_EPP_OK_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0xa01cc,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_DEBUG_REGr_ROBO2 */
        /* reg            CB_EPP_DEBUG_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa008c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 628,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_DEBUG_REG_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_DEBUG_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa008c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 630,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_DISABLE_PTP_MSG_TYPEr_ROBO2 */
        /* reg            CB_EPP_DISABLE_PTP_MSG_TYPEr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0090,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 631,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EGRESS_PORT_MAP_BASEr_ROBO2 */
        /* reg            CB_EPP_EGRESS_PORT_MAP_BASEr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0080,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 632,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EGRESS_SOURCE_PORT_GROUP_TABLEr_ROBO2 */
        /* reg            CB_EPP_EGRESS_SOURCE_PORT_GROUP_TABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa007c,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* fields idx  */ 633,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP0_CVLANr_ROBO2 */
        /* reg            CB_EPP_EP0_CVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0308,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP0_CVLAN_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP0_CVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02c8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP0_DSCPr_ROBO2 */
        /* reg            CB_EPP_EP0_DSCPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0310,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP0_DSCP_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP0_DSCPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02d0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP0_PTPr_ROBO2 */
        /* reg            CB_EPP_EP0_PTPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0318,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP0_PTP_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP0_PTPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02d8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP0_SVLANr_ROBO2 */
        /* reg            CB_EPP_EP0_SVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa030c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP0_SVLAN_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP0_SVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02cc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP0_TTLr_ROBO2 */
        /* reg            CB_EPP_EP0_TTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0314,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP0_TTL_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP0_TTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02d4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP1_CVLANr_ROBO2 */
        /* reg            CB_EPP_EP1_CVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa031c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP1_CVLAN_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP1_CVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02dc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP1_DSCPr_ROBO2 */
        /* reg            CB_EPP_EP1_DSCPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0324,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP1_DSCP_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP1_DSCPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02e4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP1_PTPr_ROBO2 */
        /* reg            CB_EPP_EP1_PTPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa032c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP1_PTP_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP1_PTPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02ec,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP1_SVLANr_ROBO2 */
        /* reg            CB_EPP_EP1_SVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0320,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP1_SVLAN_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP1_SVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02e0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP1_TTLr_ROBO2 */
        /* reg            CB_EPP_EP1_TTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0328,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP1_TTL_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP1_TTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02e8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP2_CVLANr_ROBO2 */
        /* reg            CB_EPP_EP2_CVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0330,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP2_CVLAN_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP2_CVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02f0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP2_DSCPr_ROBO2 */
        /* reg            CB_EPP_EP2_DSCPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0338,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP2_DSCP_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP2_DSCPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02f8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP2_PTPr_ROBO2 */
        /* reg            CB_EPP_EP2_PTPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0340,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP2_PTP_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP2_PTPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0300,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP2_SVLANr_ROBO2 */
        /* reg            CB_EPP_EP2_SVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0334,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP2_SVLAN_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP2_SVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02f4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP2_TTLr_ROBO2 */
        /* reg            CB_EPP_EP2_TTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa033c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP2_TTL_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP2_TTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02fc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP3_CVLANr_ROBO2 */
        /* reg            CB_EPP_EP3_CVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0344,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP3_CVLAN_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP3_CVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0304,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP3_DSCPr_ROBO2 */
        /* reg            CB_EPP_EP3_DSCPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa034c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP3_PTPr_ROBO2 */
        /* reg            CB_EPP_EP3_PTPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0354,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP3_SVLANr_ROBO2 */
        /* reg            CB_EPP_EP3_SVLANr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0348,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP3_TTLr_ROBO2 */
        /* reg            CB_EPP_EP3_TTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0350,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 649,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03b0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0370,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03c0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0380,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03c4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 650,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x733f03ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 654,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0384,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 650,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x733f03ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_RDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0388,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 654,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03b4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 655,
        SOC_RESET_VAL_DEC(0x2100000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0374,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 655,
        SOC_RESET_VAL_DEC(0x2100000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03b8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 650,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x733f03ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 654,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0378,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 650,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x733f03ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPGT_IA_WDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPGT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa037c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 654,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPMT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_EPP_EPMT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa039c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPMT_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPMT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa035c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPMT_IA_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPMT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03a8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPMT_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPMT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0368,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPMT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_EPMT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 658,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPMT_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPMT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa036c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 658,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPMT_IA_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPMT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03a0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 659,
        SOC_RESET_VAL_DEC(0x2000005f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPMT_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPMT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0360,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 659,
        SOC_RESET_VAL_DEC(0x2000005f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPMT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_EPMT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa03a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 658,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPMT_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPMT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0364,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 658,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID0_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID0_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00cc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID0_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID0_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00d0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID10_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID10_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0144,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID10_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID10_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0148,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID11_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID11_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0150,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID11_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID11_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0154,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID12_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID12_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa015c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID12_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID12_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0160,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID13_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID13_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0168,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID13_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID13_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa016c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID14_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID14_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0174,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID14_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID14_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0178,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID15_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID15_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0180,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID15_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID15_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0184,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID1_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID1_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00d8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID1_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID1_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00dc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID2_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID2_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00e4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID2_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID2_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00e8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID3_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID3_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00f0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID3_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID3_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00f4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID4_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID4_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00fc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID4_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID4_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0100,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID5_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID5_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0108,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID5_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID5_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa010c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID6_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID6_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0114,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID6_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID6_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0118,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID7_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID7_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0120,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID7_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID7_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0124,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID8_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID8_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa012c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID8_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID8_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0130,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID9_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPPSID9_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0138,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPPSID9_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPPSID9_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa013c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02f0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02b0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02fc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02bc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0300,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 662,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 662,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02f4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02b4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02f8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 662,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 662,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_EPP_EPP_CALENDAR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02dc,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPP_CALENDAR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa029c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPP_CALENDAR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02e8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPP_CALENDAR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02a8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_EPP_CALENDAR_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02ec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 663,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPP_CALENDAR_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 663,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_STATUSr_ROBO2 */
        /* reg            CB_EPP_EPP_CALENDAR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02e0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPP_CALENDAR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02a0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_EPP_CALENDAR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02e4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 663,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EPP_CALENDAR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 663,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EPP_SID_PORT_EN_CONFIGr_ROBO2 */
        /* reg            CB_EPP_EPP_SID_PORT_EN_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0078,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 664,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_CONFIG0r_ROBO2 */
        /* reg            CB_EPP_EP_CONFIG0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0304,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 665,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_EP_CONFIG0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_EP_CONFIG0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa02c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 665,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_0r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01cc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_1r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01d0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_2r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_3r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_4r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01dc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_5r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01e0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_6r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01e4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_7r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01e8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_8r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01ec,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_9r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01f0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_10r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01f4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_11r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01f8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_12r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01fc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_13r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0200,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_14r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0204,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EP_SOFT_TAG_15r_ROBO2 */
        /* reg            CB_EPP_EP_SOFT_TAG_15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0208,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 666,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_ETHERTYPE_CONFIGr_ROBO2 */
        /* reg            CB_EPP_ETHERTYPE_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0084,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 668,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_ETHERTYPE_CONFIG_TSr_ROBO2 */
        /* reg            CB_EPP_ETHERTYPE_CONFIG_TSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0088,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 670,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EVMT_VSI0r_ROBO2 */
        /* reg            CB_EPP_EVMT_VSI0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0094,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 671,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EVMT_VSI1r_ROBO2 */
        /* reg            CB_EPP_EVMT_VSI1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa009c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 671,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EVMT_VSI2r_ROBO2 */
        /* reg            CB_EPP_EVMT_VSI2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 671,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EVMT_VSI3r_ROBO2 */
        /* reg            CB_EPP_EVMT_VSI3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 671,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EVMT_VSI0_DATAr_ROBO2 */
        /* reg            CB_EPP_EVMT_VSI0_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0098,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 672,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f733ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EVMT_VSI1_DATAr_ROBO2 */
        /* reg            CB_EPP_EVMT_VSI1_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00a0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 672,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f733ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EVMT_VSI2_DATAr_ROBO2 */
        /* reg            CB_EPP_EVMT_VSI2_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00a8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 672,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f733ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_EVMT_VSI3_DATAr_ROBO2 */
        /* reg            CB_EPP_EVMT_VSI3_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00b0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 672,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f733ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_IDr_ROBO2 */
        /* reg            CB_EPP_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 676,
        SOC_RESET_VAL_DEC(0x00094230, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_ID_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 678,
        SOC_RESET_VAL_DEC(0x00090000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_PDr_ROBO2 */
        /* reg            CB_EPP_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_PPREQ_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_PPREQ_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00c0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_PPREQ_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_PPREQ_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00c4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_EPP_SET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0380,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0340,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_CONFIGr_ROBO2 */
        /* reg            CB_EPP_SET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0390,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 680,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0350,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 680,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_SET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0394,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 682,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_EPP_SET_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0398,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 683,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0354,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 682,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_RDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SET_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0358,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 683,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_STATUSr_ROBO2 */
        /* reg            CB_EPP_SET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0384,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 684,
        SOC_RESET_VAL_DEC(0x2100001f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0344,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 684,
        SOC_RESET_VAL_DEC(0x2100001f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_SET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0388,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 682,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_EPP_SET_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa038c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 683,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0348,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 682,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SET_IA_WDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SET_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa034c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 683,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SPARE_INr_ROBO2 */
        /* reg            CB_EPP_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SPARE_OUTr_ROBO2 */
        /* reg            CB_EPP_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SPLDT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_EPP_SPLDT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0358,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SPLDT_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SPLDT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0318,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SPLDT_IA_CONFIGr_ROBO2 */
        /* reg            CB_EPP_SPLDT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0364,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SPLDT_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SPLDT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0324,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SPLDT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_SPLDT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0368,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 687,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SPLDT_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SPLDT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0328,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 687,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SPLDT_IA_STATUSr_ROBO2 */
        /* reg            CB_EPP_SPLDT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa035c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SPLDT_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SPLDT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa031c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_SPLDT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_SPLDT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0360,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 687,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_SPLDT_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_SPLDT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0320,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 687,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_TET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_EPP_TET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa036c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_TET_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_TET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa032c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_TET_IA_CONFIGr_ROBO2 */
        /* reg            CB_EPP_TET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0378,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_TET_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_TET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0338,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_TET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_TET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa037c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 688,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_TET_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_TET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa033c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 688,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_TET_IA_STATUSr_ROBO2 */
        /* reg            CB_EPP_TET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0370,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 293,
        SOC_RESET_VAL_DEC(0x20000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_TET_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_TET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0330,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 293,
        SOC_RESET_VAL_DEC(0x20000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_TET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_EPP_TET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0374,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 688,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_EPP_TET_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_EPP_TET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0334,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 688,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_0r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa018c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 689,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_1r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0190,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 689,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_2r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0194,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 689,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_3r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0198,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 689,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_4r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa019c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 689,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_5r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 689,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_6r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 689,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_7r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 689,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_8r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 690,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_9r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 690,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_10r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 690,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_11r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 690,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_12r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 691,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_13r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 691,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_14r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 689,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_15r_ROBO2 */
        /* reg            CB_EPP_THRESHOLD_SID_FIFO_PORT_15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa01c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 689,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_TXREQ_CM_CONFIGr_ROBO2 */
        /* reg            CB_EPP_TXREQ_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00b4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 172,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_EPP_TXREQ_CM_STATUSr_ROBO2 */
        /* reg            CB_EPP_TXREQ_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00b8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 175,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_CMD0r_ROBO2 */
        /* reg            CB_ETM_BIMC_CMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_CMD1r_ROBO2 */
        /* reg            CB_ETM_BIMC_CMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0040,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_CMD2r_ROBO2 */
        /* reg            CB_ETM_BIMC_CMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb003c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_DBGCMD0r_ROBO2 */
        /* reg            CB_ETM_BIMC_DBGCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_DBGCMD1r_ROBO2 */
        /* reg            CB_ETM_BIMC_DBGCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0070,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_DBGCMD2r_ROBO2 */
        /* reg            CB_ETM_BIMC_DBGCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb006c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* reg            CB_ETM_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0038,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_ETM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 145,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_ETM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_ETM_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0030,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 147,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_MEMIDr_ROBO2 */
        /* reg            CB_ETM_BIMC_MEMIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 154,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_MONITORr_ROBO2 */
        /* reg            CB_ETM_BIMC_MONITORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb001c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 155,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_MONITOR_MASKr_ROBO2 */
        /* reg            CB_ETM_BIMC_MONITOR_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0020,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 162,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* reg            CB_ETM_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb002c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_POLLRSP0r_ROBO2 */
        /* reg            CB_ETM_BIMC_POLLRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_POLLRSP1r_ROBO2 */
        /* reg            CB_ETM_BIMC_POLLRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0064,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_POLLRSP2r_ROBO2 */
        /* reg            CB_ETM_BIMC_POLLRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0060,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_RXCMD0r_ROBO2 */
        /* reg            CB_ETM_BIMC_RXCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_RXCMD1r_ROBO2 */
        /* reg            CB_ETM_BIMC_RXCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb004c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_RXCMD2r_ROBO2 */
        /* reg            CB_ETM_BIMC_RXCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_RXRSP0r_ROBO2 */
        /* reg            CB_ETM_BIMC_RXRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_RXRSP1r_ROBO2 */
        /* reg            CB_ETM_BIMC_RXRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_BIMC_RXRSP2r_ROBO2 */
        /* reg            CB_ETM_BIMC_RXRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0054,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_CASCADE_PORT_ENABLEr_ROBO2 */
        /* reg            CB_ETM_CASCADE_PORT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb011c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 692,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_CB_ETM_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_ETM_CB_ETM_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0128,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 693,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_CB_ETM_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_ETM_CB_ETM_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb012c,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 693,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_CB_ETM_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_ETM_CB_ETM_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0124,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 693,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_DLIET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ETM_DLIET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00a8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_DLIET_IA_CONFIGr_ROBO2 */
        /* reg            CB_ETM_DLIET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00bc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 505,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_DLIET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ETM_DLIET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00c0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 698,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_DLIET_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_ETM_DLIET_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00c4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 702,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_DLIET_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_ETM_DLIET_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00c8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 706,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x100ff0ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_DLIET_IA_STATUSr_ROBO2 */
        /* reg            CB_ETM_DLIET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00ac,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 709,
        SOC_RESET_VAL_DEC(0x220007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_DLIET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ETM_DLIET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00b0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 698,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_DLIET_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_ETM_DLIET_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00b4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 702,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_DLIET_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_ETM_DLIET_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00b8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 706,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x100ff0ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ETM_ERT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00cc,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_CONFIGr_ROBO2 */
        /* reg            CB_ETM_ERT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00e4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 712,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ETM_ERT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00e8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 714,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_ETM_ERT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00ec,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 698,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_ETM_ERT_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00f0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 702,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_ETM_ERT_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00f4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 718,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_STATUSr_ROBO2 */
        /* reg            CB_ETM_ERT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00d0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 719,
        SOC_RESET_VAL_DEC(0x230000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ETM_ERT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00d4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 714,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_ETM_ERT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00d8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 698,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_ETM_ERT_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00dc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 702,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ERT_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_ETM_ERT_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 718,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ETCT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ETM_ETCT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0078,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ETCT_IA_CONFIGr_ROBO2 */
        /* reg            CB_ETM_ETCT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0084,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ETCT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ETM_ETCT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0088,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 722,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007131f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ETCT_IA_STATUSr_ROBO2 */
        /* reg            CB_ETM_ETCT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb007c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_ETCT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ETM_ETCT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0080,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 722,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007131f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_IDr_ROBO2 */
        /* reg            CB_ETM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 726,
        SOC_RESET_VAL_DEC(0x000a0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_PDr_ROBO2 */
        /* reg            CB_ETM_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_PET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ETM_PET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00f8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_PET_IA_CONFIGr_ROBO2 */
        /* reg            CB_ETM_PET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb010c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_PET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ETM_PET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0110,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 698,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_PET_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_ETM_PET_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0114,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 702,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_PET_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_ETM_PET_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0118,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 718,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_PET_IA_STATUSr_ROBO2 */
        /* reg            CB_ETM_PET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00fc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 728,
        SOC_RESET_VAL_DEC(0x2200000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_PET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ETM_PET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0100,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 698,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_PET_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_ETM_PET_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0104,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 702,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_PET_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_ETM_PET_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0108,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 718,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_SPARE_INr_ROBO2 */
        /* reg            CB_ETM_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_SPARE_OUTr_ROBO2 */
        /* reg            CB_ETM_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_VTCT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ETM_VTCT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb008c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_VTCT_IA_CONFIGr_ROBO2 */
        /* reg            CB_ETM_VTCT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb009c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 731,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_VTCT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ETM_VTCT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 733,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_VTCT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_ETM_VTCT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00a4,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* fields idx  */ 734,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_VTCT_IA_STATUSr_ROBO2 */
        /* reg            CB_ETM_VTCT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0090,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 750,
        SOC_RESET_VAL_DEC(0x21000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_VTCT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ETM_VTCT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0094,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 733,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ETM_VTCT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_ETM_VTCT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0098,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* fields idx  */ 734,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IDr_ROBO2 */
        /* reg            CB_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 753,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BA_QUEUE_CONFIGr_ROBO2 */
        /* reg            CB_IPP_BA_QUEUE_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20174,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 755,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_CMD0r_ROBO2 */
        /* reg            CB_IPP_BIMC_CMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_CMD1r_ROBO2 */
        /* reg            CB_IPP_BIMC_CMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20040,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_CMD2r_ROBO2 */
        /* reg            CB_IPP_BIMC_CMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2003c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_DBGCMD0r_ROBO2 */
        /* reg            CB_IPP_BIMC_DBGCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_DBGCMD1r_ROBO2 */
        /* reg            CB_IPP_BIMC_DBGCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20070,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_DBGCMD2r_ROBO2 */
        /* reg            CB_IPP_BIMC_DBGCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2006c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* reg            CB_IPP_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20038,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_IPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 145,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_IPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_IPP_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20030,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 147,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_MEMIDr_ROBO2 */
        /* reg            CB_IPP_BIMC_MEMIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 154,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_MONITORr_ROBO2 */
        /* reg            CB_IPP_BIMC_MONITORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2001c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 155,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_MONITOR_MASKr_ROBO2 */
        /* reg            CB_IPP_BIMC_MONITOR_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20020,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 162,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* reg            CB_IPP_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2002c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_POLLRSP0r_ROBO2 */
        /* reg            CB_IPP_BIMC_POLLRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_POLLRSP1r_ROBO2 */
        /* reg            CB_IPP_BIMC_POLLRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20064,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_POLLRSP2r_ROBO2 */
        /* reg            CB_IPP_BIMC_POLLRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20060,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_RXCMD0r_ROBO2 */
        /* reg            CB_IPP_BIMC_RXCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_RXCMD1r_ROBO2 */
        /* reg            CB_IPP_BIMC_RXCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2004c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_RXCMD2r_ROBO2 */
        /* reg            CB_IPP_BIMC_RXCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_RXRSP0r_ROBO2 */
        /* reg            CB_IPP_BIMC_RXRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_RXRSP1r_ROBO2 */
        /* reg            CB_IPP_BIMC_RXRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BIMC_RXRSP2r_ROBO2 */
        /* reg            CB_IPP_BIMC_RXRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20054,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BMU_PPREQ_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_BMU_PPREQ_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200c8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BMU_PPREQ_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_BMU_PPREQ_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200cc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BMU_PPWR_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_BMU_PPWR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200d0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BMU_PPWR_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_BMU_PPWR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200d4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BMU_QUAL_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_BMU_QUAL_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200c0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 172,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BMU_QUAL_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_BMU_QUAL_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200c4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 175,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BMU_RXMETA_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_BMU_RXMETA_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200b8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BMU_RXMETA_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_BMU_RXMETA_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200bc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BMU_RX_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_BMU_RX_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200b0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BMU_RX_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_BMU_RX_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200b4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BUCKET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_BUCKET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2044c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BUCKET_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_BUCKET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2045c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BUCKET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_BUCKET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20460,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BUCKET_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_BUCKET_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20464,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BUCKET_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_BUCKET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20450,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 219,
        SOC_RESET_VAL_DEC(0x010003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BUCKET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_BUCKET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20454,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_BUCKET_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_BUCKET_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20458,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CB_IPP_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_IPP_CB_IPP_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204d8,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* fields idx  */ 763,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CB_IPP_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_IPP_CB_IPP_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204dc,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* fields idx  */ 763,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CB_IPP_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_IPP_CB_IPP_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204d4,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* fields idx  */ 763,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CFP_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_CFP_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200e8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 779,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CFP_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_CFP_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200ec,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 782,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CFP_TAG_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_CFP_TAG_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20138,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CFP_TAG_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_CFP_TAG_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2013c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CPMT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_CPMT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20218,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CPMT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_CPMT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20224,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 545,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CPMT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_CPMT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20228,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 785,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000073, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CPMT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_CPMT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2021c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 787,
        SOC_RESET_VAL_DEC(0x0000017f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_CPMT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_CPMT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20220,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 785,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000073, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_DFP_PACKET_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_DFP_PACKET_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20100,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_DFP_PACKET_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_DFP_PACKET_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20104,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_ETHERKEY_CONFIGr_ROBO2 */
        /* reg            CB_IPP_ETHERKEY_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20158,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 790,
        SOC_RESET_VAL_DEC(0x00002210, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007777, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FM_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_FM_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200d8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 794,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FM_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_FM_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200dc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FORWARD_COUNT_Ar_ROBO2 */
        /* reg            CB_IPP_FORWARD_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 11,
        /* offset      */ 0x20078,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202a8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202c0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 712,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202c4,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 797,
        SOC_RESET_VAL_DEC(0x01100000, 0x00000000)
        SOC_RESET_MASK_DEC(0x077f0f0f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 802,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202cc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 803,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202d0,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 805,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8f8fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202ac,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 719,
        SOC_RESET_VAL_DEC(0x230000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202b0,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 797,
        SOC_RESET_VAL_DEC(0x01100000, 0x00000000)
        SOC_RESET_MASK_DEC(0x077f0f0f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 802,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202b8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 803,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_FPSLICT_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_IPP_FPSLICT_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202bc,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 805,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8f8fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_GSPG2IG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_GSPG2IG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201a8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_GSPG2IG_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_GSPG2IG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201b4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 680,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_GSPG2IG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_GSPG2IG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 813,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_GSPG2IG_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_GSPG2IG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201ac,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 814,
        SOC_RESET_VAL_DEC(0x0000001d, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_GSPG2IG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_GSPG2IG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 813,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_HDT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_HDT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20344,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_HDT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_HDT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20354,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_HDT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_HDT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20358,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 817,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff07ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_HDT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_HDT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2035c,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 823,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff07ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_HDT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_HDT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20348,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 829,
        SOC_RESET_VAL_DEC(0x0100000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_HDT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_HDT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2034c,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 817,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff07ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_HDT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_HDT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20350,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 823,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff07ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IDr_ROBO2 */
        /* reg            CB_IPP_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 832,
        SOC_RESET_VAL_DEC(0x00024230, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_IPP_ID_BCM53158_A0r_ROBO2 */
        /* reg            CB_IPP_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 834,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IKFT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_IKFT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20304,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IKFT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_IKFT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20318,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 680,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IKFT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_IKFT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2031c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 836,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IKFT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_IKFT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20320,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 837,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x037f07ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IKFT_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_IKFT_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20324,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 840,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IKFT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_IKFT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20308,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 842,
        SOC_RESET_VAL_DEC(0x0200001f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IKFT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_IKFT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2030c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 836,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IKFT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_IKFT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20310,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 837,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x037f07ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IKFT_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_IKFT_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20314,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 840,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IPP_CONFIGr_ROBO2 */
        /* reg            CB_IPP_IPP_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20148,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 845,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_ISTGET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_ISTGET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203d0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_ISTGET_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_ISTGET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203dc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_ISTGET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_ISTGET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 846,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_ISTGET_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_ISTGET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203d4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_ISTGET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_ISTGET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 846,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_ITAG_CONFIGr_ROBO2 */
        /* reg            CB_IPP_ITAG_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20154,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 847,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_ITM_LIM_TAG_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_ITM_LIM_TAG_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20130,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_ITM_LIM_TAG_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_ITM_LIM_TAG_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20134,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_IVMT_Ar_ROBO2 */
        /* reg            CB_IPP_IVMT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x20160,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 2,
        /* fields idx  */ 848,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_KBU_CONFIGr_ROBO2 */
        /* reg            CB_IPP_KBU_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2015c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 850,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000073f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_KST_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_KST_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202d4,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_KST_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_KST_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202e4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_KST_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_KST_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202e8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 852,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_KST_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_KST_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202ec,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 855,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_KST_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_KST_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202d8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 829,
        SOC_RESET_VAL_DEC(0x0100000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_KST_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_KST_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202dc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 852,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_KST_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_KST_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202e0,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 855,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_LIM_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_LIM_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200e0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_LIM_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_LIM_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200e4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_LIN2VSI_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_LIN2VSI_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2037c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_LIN2VSI_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_LIN2VSI_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20388,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 505,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_LIN2VSI_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_LIN2VSI_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2038c,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 863,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x13170fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_LIN2VSI_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_LIN2VSI_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20380,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 542,
        SOC_RESET_VAL_DEC(0x200007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_LIN2VSI_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_LIN2VSI_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20384,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 863,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x13170fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_LLC_CONFIGr_ROBO2 */
        /* reg            CB_IPP_LLC_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20150,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 868,
        SOC_RESET_VAL_DEC(0x000005dc, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_M2TK_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_M2TK_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202f0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_M2TK_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_M2TK_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202fc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_M2TK_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_M2TK_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20300,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 869,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_M2TK_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_M2TK_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202f4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 871,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_M2TK_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_M2TK_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202f8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 869,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_MAX_ICMP_CONFIGr_ROBO2 */
        /* reg            CB_IPP_MAX_ICMP_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203e8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 874,
        SOC_RESET_VAL_DEC(0x02000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_MBE_COUNT_Ar_ROBO2 */
        /* reg            CB_IPP_MBE_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_MDF_TAG_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_MDF_TAG_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200f8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_MDF_TAG_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_MDF_TAG_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200fc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_MTR_CONTROLr_ROBO2 */
        /* reg            CB_IPP_MTR_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20408,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 380,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_MTR_PARAMSr_ROBO2 */
        /* reg            CB_IPP_MTR_PARAMSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20404,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 389,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_MTR_REF_TIMERr_ROBO2 */
        /* reg            CB_IPP_MTR_REF_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20410,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_MTR_STATUSr_ROBO2 */
        /* reg            CB_IPP_MTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2040c,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 393,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PDr_ROBO2 */
        /* reg            CB_IPP_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_PGT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201bc,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_PGT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201ec,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201f0,
        /* flags       */ 0,
        /* nFields     */ 18,
        /* fields idx  */ 876,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x733fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201f4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 894,
        SOC_RESET_VAL_DEC(0x1f0c0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3fff3f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201f8,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 898,
        SOC_RESET_VAL_DEC(0x0910c5aa, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201fc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 909,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x007301ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART4r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_RDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20200,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 912,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART5r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_RDATA_PART5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20204,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 914,
        SOC_RESET_VAL_DEC(0x01234567, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART6r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_RDATA_PART6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20208,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 922,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART7r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_RDATA_PART7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2020c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART8r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_RDATA_PART8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20210,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 926,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff3ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART9r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_RDATA_PART9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20214,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 928,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfc0f001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_PGT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201c0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 936,
        SOC_RESET_VAL_DEC(0x0900000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201c4,
        /* flags       */ 0,
        /* nFields     */ 18,
        /* fields idx  */ 876,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x733fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201c8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 894,
        SOC_RESET_VAL_DEC(0x1f0c0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff3fff3f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201cc,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 898,
        SOC_RESET_VAL_DEC(0x0910c5aa, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201d0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 909,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x007301ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART4r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_WDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 912,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART5r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_WDATA_PART5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201d8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 914,
        SOC_RESET_VAL_DEC(0x01234567, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART6r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_WDATA_PART6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201dc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 922,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART7r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_WDATA_PART7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201e0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART8r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_WDATA_PART8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201e4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 926,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff3ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART9r_ROBO2 */
        /* reg            CB_IPP_PGT_IA_WDATA_PART9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201e8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 928,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfc0f001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PMON_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_PMON_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2047c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PMON_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_PMON_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2048c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 399,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PMON_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PMON_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20490,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PMON_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_PMON_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20494,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 403,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PMON_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_PMON_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20480,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 404,
        SOC_RESET_VAL_DEC(0x01000019, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PMON_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PMON_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20484,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PMON_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_PMON_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20488,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 403,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PP2LPG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_PP2LPG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20194,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PP2LPG_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_PP2LPG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201a0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PP2LPG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PP2LPG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x201a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 939,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PP2LPG_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_PP2LPG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20198,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 871,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PP2LPG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PP2LPG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2019c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 939,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PPTR_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_PPTR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20414,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PPTR_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_PPTR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20420,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PPTR_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PPTR_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20424,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 408,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PPTR_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_PPTR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20418,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 409,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PPTR_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PPTR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2041c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 408,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PQM_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_PQM_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200f0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PQM_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_PQM_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200f4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PROFILE_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_PROFILE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20428,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PROFILE_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_PROFILE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2043c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PROFILE_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PROFILE_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20440,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 416,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PROFILE_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_PROFILE_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20444,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 420,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PROFILE_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_PROFILE_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20448,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PROFILE_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_PROFILE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2042c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 432,
        SOC_RESET_VAL_DEC(0x020000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PROFILE_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PROFILE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20430,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 416,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PROFILE_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_PROFILE_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20434,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 420,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PROFILE_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_PROFILE_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20438,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PV2LI_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_PV2LI_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20360,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PV2LI_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_PV2LI_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20370,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 731,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PV2LI_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PV2LI_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20374,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 940,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PV2LI_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_PV2LI_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20378,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 671,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PV2LI_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_PV2LI_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20364,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 750,
        SOC_RESET_VAL_DEC(0x21000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PV2LI_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_PV2LI_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20368,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 940,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_PV2LI_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_PV2LI_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2036c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 671,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_QUAL_FIFO_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_QUAL_FIFO_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20140,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 941,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_QUAL_FIFO_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_QUAL_FIFO_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20144,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 944,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPSLICT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_RPSLICT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20294,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPSLICT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_RPSLICT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202a0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 712,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPSLICT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_RPSLICT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x202a4,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 947,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x730f8000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPSLICT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_RPSLICT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20298,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 952,
        SOC_RESET_VAL_DEC(0x200000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPSLICT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_RPSLICT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2029c,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 947,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x730f8000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_RPT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20328,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_RPT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20338,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_RPT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2033c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 955,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_RPT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20340,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 956,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_RPT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2032c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 958,
        SOC_RESET_VAL_DEC(0x01000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_RPT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20330,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 955,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RPT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_RPT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20334,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 956,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RSCALE_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_RSCALE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20468,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RSCALE_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_RSCALE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20474,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RSCALE_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_RSCALE_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20478,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 436,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RSCALE_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_RSCALE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2046c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 409,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_RSCALE_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_RSCALE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20470,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 436,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SBE_COUNT_Ar_ROBO2 */
        /* reg            CB_IPP_SBE_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SDM_PACKET_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SDM_PACKET_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20110,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 961,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SDM_PACKET_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_SDM_PACKET_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20114,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SDM_PPWR_FIFO_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SDM_PPWR_FIFO_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20118,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 964,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SDM_PPWR_FIFO_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_SDM_PPWR_FIFO_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2011c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SDM_PPWR_TAG_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SDM_PPWR_TAG_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20120,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SDM_PPWR_TAG_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_SDM_PPWR_TAG_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20124,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SDM_PQM_FIFO_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SDM_PQM_FIFO_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20128,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 964,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SDM_PQM_FIFO_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_SDM_PQM_FIFO_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2012c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SHORT_FRAG_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SHORT_FRAG_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203e4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 967,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SIA_COUNT_Ar_ROBO2 */
        /* reg            CB_IPP_SIA_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x200a4,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_CONTROLr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_CAMBIST_0_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2049c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 496,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 497,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_DBG_CONTROLr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_CAMBIST_0_DBG_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204a0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 498,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000031, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_DBG_DATAr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_CAMBIST_0_DBG_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 501,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_RSTr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_CAMBIST_0_RSTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20498,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 502,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_SKIP_ERROR_CNTr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_CAMBIST_0_SKIP_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 503,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_STATUSr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_CAMBIST_0_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204a4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2022c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20258,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 545,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2025c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 969,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20260,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 971,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20264,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 973,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20268,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 975,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART4r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_RDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2026c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 983,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART5r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_RDATA_PART5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20270,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 984,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART6r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_RDATA_PART6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20274,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 986,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART7r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_RDATA_PART7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20278,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 987,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART8r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_RDATA_PART8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2027c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 990,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20230,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 991,
        SOC_RESET_VAL_DEC(0x280001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20234,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 969,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20238,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 971,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2023c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 973,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20240,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 975,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART4r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_WDATA_PART4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20244,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 983,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART5r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_WDATA_PART5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20248,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 984,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART6r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_WDATA_PART6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2024c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 986,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART7r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_WDATA_PART7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20250,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 987,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART8r_ROBO2 */
        /* reg            CB_IPP_SLICMAP_IA_WDATA_PART8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20254,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 990,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_SCRUBBER_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_SCRUBBER_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204b8,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 517,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_SCRUBBER_INTERVAL_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_SCRUBBER_INTERVAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 522,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_SCRUBBER_MBE_ADDRESSr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_SCRUBBER_MBE_ADDRESSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 994,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICMAP_SCRUBBER_SBE_ADDRESSr_ROBO2 */
        /* reg            CB_IPP_SLICMAP_SCRUBBER_SBE_ADDRESSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204c0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 995,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICTCAM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SLICTCAM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20170,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 996,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICTECC_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_SLICTECC_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20280,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICTECC_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SLICTECC_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2028c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 545,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICTECC_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_SLICTECC_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20290,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 999,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICTECC_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_SLICTECC_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20284,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 548,
        SOC_RESET_VAL_DEC(0x200001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SLICTECC_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_SLICTECC_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20288,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 999,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SPARE_INr_ROBO2 */
        /* reg            CB_IPP_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SPARE_OUTr_ROBO2 */
        /* reg            CB_IPP_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SRT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_SRT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20390,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SRT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_SRT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2039c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 712,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SRT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_SRT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203a0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1000,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f00ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SRT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_SRT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20394,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 952,
        SOC_RESET_VAL_DEC(0x200000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_SRT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_SRT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20398,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1000,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f00ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_STT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_STT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20178,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_STT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_STT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20188,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_STT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_STT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2018c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1002,
        SOC_RESET_VAL_DEC(0x81000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_STT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_STT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20190,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1004,
        SOC_RESET_VAL_DEC(0x00000700, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0707, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_STT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_STT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2017c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1007,
        SOC_RESET_VAL_DEC(0x01000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_STT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_STT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20180,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1002,
        SOC_RESET_VAL_DEC(0x81000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_STT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_STT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20184,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1004,
        SOC_RESET_VAL_DEC(0x00000700, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0707, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_TCT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_TCT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203ec,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_TCT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_TCT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203f8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_TCT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_TCT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203fc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1010,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0110000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_TCT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_TCT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203f0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1013,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_TCT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_TCT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203f4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1010,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0110000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_TLV_CONFIGr_ROBO2 */
        /* reg            CB_IPP_TLV_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2014c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1016,
        SOC_RESET_VAL_DEC(0x40400040, 0x00000000)
        SOC_RESET_MASK_DEC(0xf07f007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_TST_Ar_ROBO2 */
        /* reg            CB_IPP_TST_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x204e0,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 1019,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VMU_PACKET_CM_CONFIGr_ROBO2 */
        /* reg            CB_IPP_VMU_PACKET_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20108,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VMU_PACKET_CM_STATUSr_ROBO2 */
        /* reg            CB_IPP_VMU_PACKET_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2010c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203a4,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_CONFIGr_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203bc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 731,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203c0,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1020,
        SOC_RESET_VAL_DEC(0x03000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f0707, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1029,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203c8,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 1030,
        SOC_RESET_VAL_DEC(0xf0100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf3100fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1035,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_STATUSr_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203a8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1036,
        SOC_RESET_VAL_DEC(0x23000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203ac,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1020,
        SOC_RESET_VAL_DEC(0x03000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f0707, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1029,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203b4,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 1030,
        SOC_RESET_VAL_DEC(0xf0100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf3100fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_IPP_VSIT_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_IPP_VSIT_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x203b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1035,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM0_IA_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ARLFM0_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30084,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1039,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM0_IA_STATUSr_ROBO2 */
        /* reg            CB_ITM_ARLFM0_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3007c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1041,
        SOC_RESET_VAL_DEC(0x20003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM0_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM0_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30080,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1065,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x331007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM0_SCAN_DATA_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM0_SCAN_DATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300a8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1065,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x331007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM0_SCAN_MASK_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM0_SCAN_MASK_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300b4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1065,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x331007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30190,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301a8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1044,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301b0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1045,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1049,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301b8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1050,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_STATUSr_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30194,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1054,
        SOC_RESET_VAL_DEC(0x230013ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30198,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1044,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3019c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1045,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1049,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301a4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1050,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301bc,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1044,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301dc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1045,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1049,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301e4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1050,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_STATUSr_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301c0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1054,
        SOC_RESET_VAL_DEC(0x230013ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1044,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301c8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1045,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1049,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301d0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1050,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_SCAN_DATA_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_SCAN_DATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1060,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_SCAN_DATA_PART1r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_SCAN_DATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300b0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1061,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_SCAN_MASK_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_SCAN_MASK_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1060,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARLFM1_SCAN_MASK_PART1r_ROBO2 */
        /* reg            CB_ITM_ARLFM1_SCAN_MASK_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300bc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1061,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ITM_ARLFM_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30078,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_IA_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ARLFM_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3008c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1057,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0303fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30090,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1060,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_ARLFM_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30094,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1061,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_ARLFM_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30098,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1065,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x331007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_IA_STATUSr_ROBO2 */
        /* reg            CB_ITM_ARLFM_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3007c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1069,
        SOC_RESET_VAL_DEC(0x02203fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff303fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30080,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1060,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_ARLFM_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30084,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1061,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_ARLFM_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30088,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1065,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x331007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_SCAN_DATA_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM_SCAN_DATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1060,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_SCAN_DATA_PART1r_ROBO2 */
        /* reg            CB_ITM_ARLFM_SCAN_DATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300e4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1061,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_SCAN_DATA_PART2r_ROBO2 */
        /* reg            CB_ITM_ARLFM_SCAN_DATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300e8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1065,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x331007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_SCAN_MASK_PART0r_ROBO2 */
        /* reg            CB_ITM_ARLFM_SCAN_MASK_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300ec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1060,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_SCAN_MASK_PART1r_ROBO2 */
        /* reg            CB_ITM_ARLFM_SCAN_MASK_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300f0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1061,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARLFM_SCAN_MASK_PART2r_ROBO2 */
        /* reg            CB_ITM_ARLFM_SCAN_MASK_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300f4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1065,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x331007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_AGING_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ARL_AGING_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3021c,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 1073,
        SOC_RESET_VAL_DEC(0x00004787, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARL_AGING_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_ARL_AGING_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30214,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1079,
        SOC_RESET_VAL_DEC(0x00004787, 0x00000000)
        SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_AGING_STATUSr_ROBO2 */
        /* reg            CB_ITM_ARL_AGING_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30220,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1081,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ARL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300c0,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 1084,
        SOC_RESET_VAL_DEC(0x0e000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARL_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_ARL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3008c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1094,
        SOC_RESET_VAL_DEC(0x000e0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe00f0000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_ENTRY_COUNT_Ar_ROBO2 */
        /* reg            CB_ITM_ARL_ENTRY_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x30110,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 1098,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARL_ENTRY_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_ARL_ENTRY_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 31,
        /* offset      */ 0x300d8,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 340,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_LEARN_COUNT_Ar_ROBO2 */
        /* reg            CB_ITM_ARL_LEARN_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x301a8,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARL_LEARN_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_ARL_LEARN_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x30174,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_LOCKr_ROBO2 */
        /* reg            CB_ITM_ARL_LOCKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300c4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1099,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fff9fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_PFE_RSPA_CM_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ARL_PFE_RSPA_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30234,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 964,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_PFE_RSPA_CM_STATUSr_ROBO2 */
        /* reg            CB_ITM_ARL_PFE_RSPA_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30238,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_PFE_RSPB_CM_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ARL_PFE_RSPB_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3023c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 964,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_PFE_RSPB_CM_STATUSr_ROBO2 */
        /* reg            CB_ITM_ARL_PFE_RSPB_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30240,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_PFE_WR_CM_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ARL_PFE_WR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30244,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1103,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_PFE_WR_CM_STATUSr_ROBO2 */
        /* reg            CB_ITM_ARL_PFE_WR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30248,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_SCAN_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ARL_SCAN_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1106,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARL_SCAN_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_ARL_SCAN_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300a0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1106,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_SCAN_STATUSr_ROBO2 */
        /* reg            CB_ITM_ARL_SCAN_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300dc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1108,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe0007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARL_SCAN_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_ARL_SCAN_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300a4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1108,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe0007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_SUBMIT_COUNT_Ar_ROBO2 */
        /* reg            CB_ITM_ARL_SUBMIT_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 3,
        /* offset      */ 0x3019c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARL_SUBMIT_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_ARL_SUBMIT_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x30164,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ARL_UPDATE_COUNT_Ar_ROBO2 */
        /* reg            CB_ITM_ARL_UPDATE_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x3018c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ARL_UPDATE_COUNT_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_ARL_UPDATE_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 4,
        /* offset      */ 0x30154,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_CMD0r_ROBO2 */
        /* reg            CB_ITM_BIMC_CMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_CMD1r_ROBO2 */
        /* reg            CB_ITM_BIMC_CMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30040,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_CMD2r_ROBO2 */
        /* reg            CB_ITM_BIMC_CMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3003c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_DBGCMD0r_ROBO2 */
        /* reg            CB_ITM_BIMC_DBGCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_DBGCMD1r_ROBO2 */
        /* reg            CB_ITM_BIMC_DBGCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30070,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_DBGCMD2r_ROBO2 */
        /* reg            CB_ITM_BIMC_DBGCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3006c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* reg            CB_ITM_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30038,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_ITM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 145,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_ITM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_ITM_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30030,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 147,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_MEMIDr_ROBO2 */
        /* reg            CB_ITM_BIMC_MEMIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 154,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_MONITORr_ROBO2 */
        /* reg            CB_ITM_BIMC_MONITORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3001c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 155,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_MONITOR_MASKr_ROBO2 */
        /* reg            CB_ITM_BIMC_MONITOR_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30020,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 162,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* reg            CB_ITM_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3002c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_POLLRSP0r_ROBO2 */
        /* reg            CB_ITM_BIMC_POLLRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_POLLRSP1r_ROBO2 */
        /* reg            CB_ITM_BIMC_POLLRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30064,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_POLLRSP2r_ROBO2 */
        /* reg            CB_ITM_BIMC_POLLRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30060,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_RXCMD0r_ROBO2 */
        /* reg            CB_ITM_BIMC_RXCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_RXCMD1r_ROBO2 */
        /* reg            CB_ITM_BIMC_RXCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3004c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_RXCMD2r_ROBO2 */
        /* reg            CB_ITM_BIMC_RXCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_RXRSP0r_ROBO2 */
        /* reg            CB_ITM_BIMC_RXRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_RXRSP1r_ROBO2 */
        /* reg            CB_ITM_BIMC_RXRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_BIMC_RXRSP2r_ROBO2 */
        /* reg            CB_ITM_BIMC_RXRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30054,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_CB_ITM_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_ITM_CB_ITM_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30220,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* fields idx  */ 1112,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_CB_ITM_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_ITM_CB_ITM_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30224,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* fields idx  */ 1112,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_CB_ITM_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_ITM_CB_ITM_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3021c,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* fields idx  */ 1112,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ITM_GHST_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301f0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301e8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_CONFIGr_ROBO2 */
        /* reg            CB_ITM_GHST_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30208,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30200,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3020c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30210,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30214,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1130,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30218,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1131,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30204,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30208,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART2_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3020c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1130,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART3_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30210,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_STATUSr_ROBO2 */
        /* reg            CB_ITM_GHST_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301f4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1133,
        SOC_RESET_VAL_DEC(0x23000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301ec,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1133,
        SOC_RESET_VAL_DEC(0x23000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301f8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30200,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1130,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30204,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1131,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301f0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301f4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART2_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301f8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1130,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART3_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHST_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHTDT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ITM_GHTDT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301b0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHTDT_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHTDT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3017c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHTDT_IA_CONFIGr_ROBO2 */
        /* reg            CB_ITM_GHTDT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301bc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHTDT_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHTDT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30188,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHTDT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_GHTDT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301c0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1136,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f3fff77, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHTDT_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHTDT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3018c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1140,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f070007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHTDT_IA_STATUSr_ROBO2 */
        /* reg            CB_ITM_GHTDT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301b4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 293,
        SOC_RESET_VAL_DEC(0x20000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHTDT_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHTDT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30180,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 293,
        SOC_RESET_VAL_DEC(0x20000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHTDT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_GHTDT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301b8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1136,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f3fff77, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_GHTDT_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_GHTDT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30184,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1140,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f070007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ITM_GHT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301c4,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_CONFIGr_ROBO2 */
        /* reg            CB_ITM_GHT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301dc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1143,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0f03fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_GHT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_GHT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301e4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1147,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_GHT_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301e8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1148,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_RDATA_PART3r_ROBO2 */
        /* reg            CB_ITM_GHT_IA_RDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301ec,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1149,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_STATUSr_ROBO2 */
        /* reg            CB_ITM_GHT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301c8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1153,
        SOC_RESET_VAL_DEC(0x038027ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff03fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_GHT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_GHT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1147,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_GHT_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1148,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_IA_WDATA_PART3r_ROBO2 */
        /* reg            CB_ITM_GHT_IA_WDATA_PART3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x301d8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1149,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_PFE_RSPA_CM_CONFIGr_ROBO2 */
        /* reg            CB_ITM_GHT_PFE_RSPA_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3024c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 964,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_PFE_RSPA_CM_STATUSr_ROBO2 */
        /* reg            CB_ITM_GHT_PFE_RSPA_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30250,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_PFE_RSPB_CM_CONFIGr_ROBO2 */
        /* reg            CB_ITM_GHT_PFE_RSPB_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30254,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 964,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_PFE_RSPB_CM_STATUSr_ROBO2 */
        /* reg            CB_ITM_GHT_PFE_RSPB_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30258,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_PFE_WR_CM_CONFIGr_ROBO2 */
        /* reg            CB_ITM_GHT_PFE_WR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3025c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1103,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_GHT_PFE_WR_CM_STATUSr_ROBO2 */
        /* reg            CB_ITM_GHT_PFE_WR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30260,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_HASH0_PART0r_ROBO2 */
        /* reg            CB_ITM_HASH0_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1157,
        SOC_RESET_VAL_DEC(0x9187ee97, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_HASH0_PART1r_ROBO2 */
        /* reg            CB_ITM_HASH0_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1158,
        SOC_RESET_VAL_DEC(0x0b1574eb, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_HASH0_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_HASH0_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30090,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1159,
        SOC_RESET_VAL_DEC(0x4c811599, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_HASH0_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_HASH0_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30094,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1160,
        SOC_RESET_VAL_DEC(0x5f9bd5bf, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_HASH1_PART0r_ROBO2 */
        /* reg            CB_ITM_HASH1_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1161,
        SOC_RESET_VAL_DEC(0xe8e87547, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_HASH1_PART1r_ROBO2 */
        /* reg            CB_ITM_HASH1_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1162,
        SOC_RESET_VAL_DEC(0x0bb08e5c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_HASH1_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_HASH1_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30098,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1163,
        SOC_RESET_VAL_DEC(0x18887d31, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_HASH1_PART1_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_HASH1_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3009c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1164,
        SOC_RESET_VAL_DEC(0xe3e8c6c7, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_IDr_ROBO2 */
        /* reg            CB_ITM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1165,
        SOC_RESET_VAL_DEC(0x00034230, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_ID_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1167,
        SOC_RESET_VAL_DEC(0x00030000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_ITM_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3022c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe0ffff07, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_ITM_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30230,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe0ffff07, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_ITM_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30228,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe0ffff07, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_ITM_CONFIGr_ROBO2 */
        /* reg            CB_ITM_ITM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30264,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1177,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_N_TYPE_LEARN_CONFIGr_ROBO2 */
        /* reg            CB_ITM_N_TYPE_LEARN_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3010c,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* fields idx  */ 1178,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff07fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_N_TYPE_LEARN_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_N_TYPE_LEARN_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300d4,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* fields idx  */ 1178,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff07fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_OFARLFM_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ITM_OFARLFM_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3009c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_OFARLFM_IA_CONFIGr_ROBO2 */
        /* reg            CB_ITM_OFARLFM_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300b0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_OFARLFM_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_OFARLFM_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1060,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_OFARLFM_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_OFARLFM_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300b8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1061,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_OFARLFM_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_OFARLFM_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300bc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1065,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x331007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_OFARLFM_IA_STATUSr_ROBO2 */
        /* reg            CB_ITM_OFARLFM_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300a0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1191,
        SOC_RESET_VAL_DEC(0x22000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_OFARLFM_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_OFARLFM_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1060,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_OFARLFM_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_ITM_OFARLFM_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300a8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1061,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_OFARLFM_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_ITM_OFARLFM_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300ac,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1065,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x331007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_PDr_ROBO2 */
        /* reg            CB_ITM_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_PGLCT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_ITM_PGLCT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300f8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_PGLCT_IA_CAPABILITY_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_PGLCT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300c0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_PGLCT_IA_CONFIGr_ROBO2 */
        /* reg            CB_ITM_PGLCT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30104,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 680,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_PGLCT_IA_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_PGLCT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300cc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 680,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_PGLCT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_PGLCT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30108,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* fields idx  */ 1178,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff07fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_PGLCT_IA_RDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_PGLCT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300d0,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* fields idx  */ 1178,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff07fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_PGLCT_IA_STATUSr_ROBO2 */
        /* reg            CB_ITM_PGLCT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300fc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1194,
        SOC_RESET_VAL_DEC(0x2000001d, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_PGLCT_IA_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_PGLCT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1194,
        SOC_RESET_VAL_DEC(0x2000001d, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_PGLCT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_ITM_PGLCT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30100,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* fields idx  */ 1178,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff07fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_ITM_PGLCT_IA_WDATA_PART0_BCM53158_A0r_ROBO2 */
        /* reg            CB_ITM_PGLCT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300c8,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* fields idx  */ 1178,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff07fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_SPARE_INr_ROBO2 */
        /* reg            CB_ITM_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_ITM_SPARE_OUTr_ROBO2 */
        /* reg            CB_ITM_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PDr_ROBO2 */
        /* reg            CB_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_CMD0r_ROBO2 */
        /* reg            CB_PMI_BIMC_CMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_CMD1r_ROBO2 */
        /* reg            CB_PMI_BIMC_CMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0040,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_CMD2r_ROBO2 */
        /* reg            CB_PMI_BIMC_CMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd003c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_DBGCMD0r_ROBO2 */
        /* reg            CB_PMI_BIMC_DBGCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_DBGCMD1r_ROBO2 */
        /* reg            CB_PMI_BIMC_DBGCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0070,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_DBGCMD2r_ROBO2 */
        /* reg            CB_PMI_BIMC_DBGCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd006c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* reg            CB_PMI_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0038,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_PMI_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 145,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_PMI_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_PMI_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0030,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 147,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_MEMIDr_ROBO2 */
        /* reg            CB_PMI_BIMC_MEMIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 154,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_MONITORr_ROBO2 */
        /* reg            CB_PMI_BIMC_MONITORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd001c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 155,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_MONITOR_MASKr_ROBO2 */
        /* reg            CB_PMI_BIMC_MONITOR_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0020,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 162,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* reg            CB_PMI_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd002c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_POLLRSP0r_ROBO2 */
        /* reg            CB_PMI_BIMC_POLLRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_POLLRSP1r_ROBO2 */
        /* reg            CB_PMI_BIMC_POLLRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0064,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_POLLRSP2r_ROBO2 */
        /* reg            CB_PMI_BIMC_POLLRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0060,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_RXCMD0r_ROBO2 */
        /* reg            CB_PMI_BIMC_RXCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_RXCMD1r_ROBO2 */
        /* reg            CB_PMI_BIMC_RXCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd004c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_RXCMD2r_ROBO2 */
        /* reg            CB_PMI_BIMC_RXCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_RXRSP0r_ROBO2 */
        /* reg            CB_PMI_BIMC_RXRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_RXRSP1r_ROBO2 */
        /* reg            CB_PMI_BIMC_RXRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_BIMC_RXRSP2r_ROBO2 */
        /* reg            CB_PMI_BIMC_RXRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0054,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_CB_PMI_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_PMI_CB_PMI_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00bc,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* fields idx  */ 1197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_CB_PMI_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_PMI_CB_PMI_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00c0,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* fields idx  */ 1197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_CB_PMI_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_PMI_CB_PMI_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00b8,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* fields idx  */ 1197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_CMMRD_CM_CONFIGr_ROBO2 */
        /* reg            CB_PMI_CMMRD_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0080,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_CMMRD_CM_STATUSr_ROBO2 */
        /* reg            CB_PMI_CMMRD_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0084,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_CMMWR_CM_CONFIGr_ROBO2 */
        /* reg            CB_PMI_CMMWR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0078,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 194,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_CMMWR_CM_STATUSr_ROBO2 */
        /* reg            CB_PMI_CMMWR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd007c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 197,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_EARLY_WRITE_RESPr_ROBO2 */
        /* reg            CB_PMI_EARLY_WRITE_RESPr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0088,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1210,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_IDr_ROBO2 */
        /* reg            CB_PMI_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1211,
        SOC_RESET_VAL_DEC(0x000d0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PDr_ROBO2 */
        /* reg            CB_PMI_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PMIPAGE_CONTROLr_ROBO2 */
        /* reg            CB_PMI_PMIPAGE_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd008c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1213,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PMIPAGE_HW_INIT_END_ADDRr_ROBO2 */
        /* reg            CB_PMI_PMIPAGE_HW_INIT_END_ADDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0094,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1215,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PMIPAGE_HW_INIT_START_ADDRr_ROBO2 */
        /* reg            CB_PMI_PMIPAGE_HW_INIT_START_ADDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0090,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1216,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PMIPAGE_HW_INIT_START_PAGEr_ROBO2 */
        /* reg            CB_PMI_PMIPAGE_HW_INIT_START_PAGEr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0098,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PMIPAGE_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PMI_PMIPAGE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00a0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PMIPAGE_IA_CONFIGr_ROBO2 */
        /* reg            CB_PMI_PMIPAGE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00ac,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PMIPAGE_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PMI_PMIPAGE_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00b0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1220,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PMIPAGE_IA_STATUSr_ROBO2 */
        /* reg            CB_PMI_PMIPAGE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00a4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1222,
        SOC_RESET_VAL_DEC(0x200011ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PMIPAGE_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PMI_PMIPAGE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00a8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1220,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_PMIPAGE_STATUSr_ROBO2 */
        /* reg            CB_PMI_PMIPAGE_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd009c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1225,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_SPARE_INr_ROBO2 */
        /* reg            CB_PMI_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PMI_SPARE_OUTr_ROBO2 */
        /* reg            CB_PMI_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ADMCTRLCFGr_ROBO2 */
        /* reg            CB_PQM_ADMCTRLCFGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80094,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1226,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ADMDEFQ_CM_CONFIGr_ROBO2 */
        /* reg            CB_PQM_ADMDEFQ_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800b4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ADMDEFQ_CM_STATUSr_ROBO2 */
        /* reg            CB_PQM_ADMDEFQ_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800b8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ADMDISTR_CM_CONFIGr_ROBO2 */
        /* reg            CB_PQM_ADMDISTR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800ac,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ADMDISTR_CM_STATUSr_ROBO2 */
        /* reg            CB_PQM_ADMDISTR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800b0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ADM_DEQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_ADM_DEQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 128,
        /* offset      */ 0x808dc,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ADM_ENQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_ADM_ENQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 128,
        /* offset      */ 0x802dc,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ADM_THRSH_DROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_ADM_THRSH_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 128,
        /* offset      */ 0x806dc,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ADM_WRED_DROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_ADM_WRED_DROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 128,
        /* offset      */ 0x804dc,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_APT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_APT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80214,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_APT_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_APT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80228,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_APT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_APT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8022c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1227,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_APT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_APT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80230,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1228,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_APT_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_PQM_APT_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80234,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1229,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_APT_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_APT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80218,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1230,
        SOC_RESET_VAL_DEC(0x2200005f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_APT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_APT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8021c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1227,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_APT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_APT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80220,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1228,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_APT_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_PQM_APT_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80224,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1229,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_CMD0r_ROBO2 */
        /* reg            CB_PQM_BIMC_CMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_CMD1r_ROBO2 */
        /* reg            CB_PQM_BIMC_CMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80040,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_CMD2r_ROBO2 */
        /* reg            CB_PQM_BIMC_CMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8003c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_DBGCMD0r_ROBO2 */
        /* reg            CB_PQM_BIMC_DBGCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_DBGCMD1r_ROBO2 */
        /* reg            CB_PQM_BIMC_DBGCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80070,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_DBGCMD2r_ROBO2 */
        /* reg            CB_PQM_BIMC_DBGCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8006c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* reg            CB_PQM_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80038,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_PQM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 145,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_PQM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_PQM_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80030,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 147,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_MEMIDr_ROBO2 */
        /* reg            CB_PQM_BIMC_MEMIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 154,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_MONITORr_ROBO2 */
        /* reg            CB_PQM_BIMC_MONITORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 155,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_MONITOR_MASKr_ROBO2 */
        /* reg            CB_PQM_BIMC_MONITOR_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80020,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 162,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* reg            CB_PQM_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8002c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_POLLRSP0r_ROBO2 */
        /* reg            CB_PQM_BIMC_POLLRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_POLLRSP1r_ROBO2 */
        /* reg            CB_PQM_BIMC_POLLRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80064,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_POLLRSP2r_ROBO2 */
        /* reg            CB_PQM_BIMC_POLLRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80060,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_RXCMD0r_ROBO2 */
        /* reg            CB_PQM_BIMC_RXCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_RXCMD1r_ROBO2 */
        /* reg            CB_PQM_BIMC_RXCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8004c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_RXCMD2r_ROBO2 */
        /* reg            CB_PQM_BIMC_RXCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_RXRSP0r_ROBO2 */
        /* reg            CB_PQM_BIMC_RXRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_RXRSP1r_ROBO2 */
        /* reg            CB_PQM_BIMC_RXRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BIMC_RXRSP2r_ROBO2 */
        /* reg            CB_PQM_BIMC_RXRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80054,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BMURCNT_CM_CONFIGr_ROBO2 */
        /* reg            CB_PQM_BMURCNT_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8009c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 179,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BMURCNT_CM_STATUSr_ROBO2 */
        /* reg            CB_PQM_BMURCNT_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800a0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 182,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BUCKET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_BUCKET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b38,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BUCKET_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_BUCKET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b48,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BUCKET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_BUCKET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b4c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BUCKET_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_BUCKET_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b50,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BUCKET_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_BUCKET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b3c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 219,
        SOC_RESET_VAL_DEC(0x010003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BUCKET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_BUCKET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b40,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 217,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_BUCKET_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_BUCKET_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b44,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 218,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_CASCADEr_ROBO2 */
        /* reg            CB_PQM_CASCADEr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80088,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1233,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_CB_PQM_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_PQM_CB_PQM_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80ae4,
        /* flags       */ 0,
        /* nFields     */ 17,
        /* fields idx  */ 1236,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_CB_PQM_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_PQM_CB_PQM_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80ae8,
        /* flags       */ 0,
        /* nFields     */ 17,
        /* fields idx  */ 1236,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_CB_PQM_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_PQM_CB_PQM_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80ae0,
        /* flags       */ 0,
        /* nFields     */ 17,
        /* fields idx  */ 1236,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_CUTTHRULENr_ROBO2 */
        /* reg            CB_PQM_CUTTHRULENr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8008c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1253,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DEFQDISTR_CM_CONFIGr_ROBO2 */
        /* reg            CB_PQM_DEFQDISTR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800bc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DEFQDISTR_CM_STATUSr_ROBO2 */
        /* reg            CB_PQM_DEFQDISTR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800c0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DGT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_DGT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800d8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DGT_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_DGT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800e8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 456,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DGT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_DGT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800ec,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1254,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DGT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_DGT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800f0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1256,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DGT_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_DGT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800dc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1257,
        SOC_RESET_VAL_DEC(0x210003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DGT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_DGT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800e0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1254,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DGT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_DGT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800e4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1256,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DISTR_CM_CONFIGr_ROBO2 */
        /* reg            CB_PQM_DISTR_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800a4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DISTR_CM_STATUSr_ROBO2 */
        /* reg            CB_PQM_DISTR_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800a8,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DLAGENr_ROBO2 */
        /* reg            CB_PQM_DLAGENr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80098,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1260,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DLI2LDPG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_DLI2LDPG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80110,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DLI2LDPG_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_DLI2LDPG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8011c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 505,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DLI2LDPG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_DLI2LDPG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80120,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1262,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DLI2LDPG_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_DLI2LDPG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80114,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 542,
        SOC_RESET_VAL_DEC(0x200007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DLI2LDPG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_DLI2LDPG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80118,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1262,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DLIDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_DLIDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80278,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DPDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_DPDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8027c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DQM_WM01_STATr_ROBO2 */
        /* reg            CB_PQM_DQM_WM01_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80080,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1263,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_DQM_WM23_STATr_ROBO2 */
        /* reg            CB_PQM_DQM_WM23_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80084,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1263,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_EEECFG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_EEECFG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80260,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_EEECFG_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_EEECFG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8026c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_EEECFG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_EEECFG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80270,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1265,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_EEECFG_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_EEECFG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80264,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_EEECFG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_EEECFG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80268,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1265,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ESTGET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_ESTGET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80160,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ESTGET_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_ESTGET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8016c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ESTGET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_ESTGET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80170,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1268,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ESTGET_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_ESTGET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80164,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_ESTGET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_ESTGET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80168,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1268,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_IDr_ROBO2 */
        /* reg            CB_PQM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1269,
        SOC_RESET_VAL_DEC(0x00070000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LILT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_LILT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80124,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LILT_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_LILT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80130,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 731,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LILT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LILT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80134,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1271,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LILT_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_LILT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80128,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1272,
        SOC_RESET_VAL_DEC(0x20000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LILT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LILT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8012c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1271,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LITET_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_LITET_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80138,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LITET_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_LITET_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80144,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 505,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LITET_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LITET_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80148,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1275,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LITET_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_LITET_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8013c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 542,
        SOC_RESET_VAL_DEC(0x200007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LITET_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LITET_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80140,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1275,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2AP_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_LPG2AP_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801ec,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2AP_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_LPG2AP_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801f8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2AP_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LPG2AP_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1276,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2AP_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_LPG2AP_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801f0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2AP_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LPG2AP_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801f4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1276,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2IG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_LPG2IG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80238,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2IG_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_LPG2IG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80244,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2IG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LPG2IG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80248,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 813,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2IG_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_LPG2IG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8023c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2IG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LPG2IG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80240,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 813,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2PG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_LPG2PG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8019c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2PG_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_LPG2PG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801a8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2PG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LPG2PG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1277,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2PG_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_LPG2PG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801a0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2PG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LPG2PG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1277,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2PPFOV_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_LPG2PPFOV_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80174,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2PPFOV_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_LPG2PPFOV_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80180,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2PPFOV_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LPG2PPFOV_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80184,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1278,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2PPFOV_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_LPG2PPFOV_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80178,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_LPG2PPFOV_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_LPG2PPFOV_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8017c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1278,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MCENQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_MCENQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80284,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MCQADDENQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_MCQADDENQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MCQDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_MCQDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8029c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MCQENQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_MCQENQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80298,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MCREP_DEQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_MCREP_DEQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MC_DEQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_MC_DEQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MRRENQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_MRRENQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80288,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MRRQDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_MRRQDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MRRQENQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_MRRQENQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MRR_DEQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_MRR_DEQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTGT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_MTGT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800f4,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTGT_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_MTGT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80104,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTGT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_MTGT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80108,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1279,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x017307ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTGT_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_MTGT_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8010c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1283,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTGT_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_MTGT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800f8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1284,
        SOC_RESET_VAL_DEC(0x2100004f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTGT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_MTGT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800fc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1279,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x017307ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTGT_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_MTGT_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80100,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1283,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTR_CONTROLr_ROBO2 */
        /* reg            CB_PQM_MTR_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80af4,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 380,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTR_PARAMSr_ROBO2 */
        /* reg            CB_PQM_MTR_PARAMSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80af0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 389,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTR_REF_TIMERr_ROBO2 */
        /* reg            CB_PQM_MTR_REF_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80afc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_MTR_STATUSr_ROBO2 */
        /* reg            CB_PQM_MTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80af8,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 393,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PDr_ROBO2 */
        /* reg            CB_PQM_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PG2LPG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_PG2LPG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801b0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PG2LPG_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_PG2LPG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801bc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 680,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PG2LPG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_PG2LPG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1287,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PG2LPG_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_PG2LPG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801b4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1194,
        SOC_RESET_VAL_DEC(0x2000001d, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PG2LPG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_PG2LPG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1287,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PMAPDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_PMAPDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80274,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PMON_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_PMON_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b68,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PMON_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_PMON_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b78,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 399,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PMON_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_PMON_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b7c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PMON_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_PMON_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b80,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 403,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PMON_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_PMON_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b6c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 404,
        SOC_RESET_VAL_DEC(0x01000019, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PMON_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_PMON_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b70,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PMON_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_PMON_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b74,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 403,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PP2LPG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_PP2LPG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80188,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PP2LPG_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_PP2LPG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80194,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PP2LPG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_PP2LPG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80198,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 939,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PP2LPG_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_PP2LPG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8018c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PP2LPG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_PP2LPG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80190,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 939,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PPTR_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_PPTR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b00,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PPTR_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_PPTR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b0c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PPTR_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_PPTR_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 408,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PPTR_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_PPTR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b04,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 409,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PPTR_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_PPTR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b08,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 408,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PROFILE_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_PROFILE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b14,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PROFILE_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_PROFILE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b28,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PROFILE_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_PROFILE_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b2c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 416,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PROFILE_IA_RDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_PROFILE_IA_RDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b30,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 420,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PROFILE_IA_RDATA_PART2r_ROBO2 */
        /* reg            CB_PQM_PROFILE_IA_RDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b34,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PROFILE_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_PROFILE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b18,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 432,
        SOC_RESET_VAL_DEC(0x020000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PROFILE_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_PROFILE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b1c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 416,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PROFILE_IA_WDATA_PART1r_ROBO2 */
        /* reg            CB_PQM_PROFILE_IA_WDATA_PART1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b20,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 420,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_PROFILE_IA_WDATA_PART2r_ROBO2 */
        /* reg            CB_PQM_PROFILE_IA_WDATA_PART2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b24,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QDSCHCFG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_QDSCHCFG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8024c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QDSCHCFG_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_QDSCHCFG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80258,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QDSCHCFG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_QDSCHCFG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8025c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1288,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QDSCHCFG_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_QDSCHCFG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80250,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QDSCHCFG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_QDSCHCFG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80254,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1288,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFCCREDIT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_QFCCREDIT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801d8,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFCCREDIT_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_QFCCREDIT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801e4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFCCREDIT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_QFCCREDIT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801e8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1289,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFCCREDIT_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_QFCCREDIT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801dc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFCCREDIT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_QFCCREDIT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1289,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFCQDADDR_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_QFCQDADDR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801c4,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFCQDADDR_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_QFCQDADDR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801d0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFCQDADDR_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_QFCQDADDR_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1290,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFCQDADDR_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_QFCQDADDR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801c8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFCQDADDR_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_QFCQDADDR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x801cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1290,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFC_MEM_CFGr_ROBO2 */
        /* reg            CB_PQM_QFC_MEM_CFGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80078,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_QFC_MEM_STATr_ROBO2 */
        /* reg            CB_PQM_QFC_MEM_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8007c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1292,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_RSCALE_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_RSCALE_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b54,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 200,
        SOC_RESET_VAL_DEC(0x0000c1ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_RSCALE_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_RSCALE_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b60,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 214,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_RSCALE_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_RSCALE_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b64,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 436,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_RSCALE_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_RSCALE_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b58,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 409,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_RSCALE_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_RSCALE_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80b5c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 436,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_SPARE_INr_ROBO2 */
        /* reg            CB_PQM_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_SPARE_OUTr_ROBO2 */
        /* reg            CB_PQM_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_SVT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_SVT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8014c,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_SVT_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_SVT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80158,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_SVT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_SVT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8015c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1293,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_SVT_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_SVT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80150,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 269,
        SOC_RESET_VAL_DEC(0x2000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_SVT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_SVT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80154,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1293,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_TC2QD_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_TC2QD_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800c4,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_TC2QD_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_TC2QD_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800d0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 291,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_TC2QD_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_TC2QD_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1294,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_TC2QD_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_TC2QD_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800c8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 293,
        SOC_RESET_VAL_DEC(0x20000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_TC2QD_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_TC2QD_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1294,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_TGENQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_TGENQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8028c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_TGQDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_TGQDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_TGQENQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_TGQENQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_TG_DEQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_TG_DEQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_TRUNCATELENr_ROBO2 */
        /* reg            CB_PQM_TRUNCATELENr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80090,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1253,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_UCCASDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_UCCASDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_UCENQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_UCENQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80280,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_UCPGMAPDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_UCPGMAPDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_UCQDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_UCQDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80294,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_UCQENQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_UCQENQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80290,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_UCSLIDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_UCSLIDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_UCSPDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_UCSPDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_UCSTGETDROP_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_UCSTGETDROP_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_UC_DEQ_COUNT_Ar_ROBO2 */
        /* reg            CB_PQM_UC_DEQ_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x802b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_WPT_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQM_WPT_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80200,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_WPT_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQM_WPT_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8020c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 680,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_WPT_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_WPT_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80210,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1295,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_WPT_IA_STATUSr_ROBO2 */
        /* reg            CB_PQM_WPT_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80204,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1297,
        SOC_RESET_VAL_DEC(0x2000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQM_WPT_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQM_WPT_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80208,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1295,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_AGING_CONFIGr_ROBO2 */
        /* reg            CB_PQS_AGING_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x712e0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1300,
        SOC_RESET_VAL_DEC(0x0200fafa, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_0_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70070,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_0_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7007c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_0_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70088,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_0_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70094,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_0_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_0_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_0_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_0_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_0_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_10_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b88,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_10_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b94,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_10_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ba0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_10_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_10_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bb8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_10_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bc4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_10_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bd0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_10_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bdc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_10_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70be8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_11_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ca4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_11_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cb0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_11_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cbc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_11_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cc8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_11_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cd4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_11_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ce0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_11_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_11_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cf8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_11_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d04,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_12_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dc0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_12_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dcc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_12_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dd8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_12_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70de4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_12_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70df0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_12_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dfc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_12_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e08,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_12_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_12_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e20,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_13_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70edc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_13_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ee8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_13_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ef4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_13_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f00,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_13_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f0c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_13_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_13_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f24,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_13_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f30,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_13_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f3c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_14_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ff8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_14_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_14_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71010,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_14_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7101c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_14_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_14_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_14_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71040,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_14_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7104c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_14_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_15_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71114,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_15_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71120,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_15_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7112c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_15_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71138,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_15_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71144,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_15_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71150,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_15_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7115c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_15_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71168,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_15_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71174,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_1_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7018c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_1_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70198,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_1_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_1_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_1_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_1_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_1_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_1_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_1_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701ec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_2_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_2_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_2_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_2_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_2_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_2_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702e4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_2_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702f0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_2_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_2_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70308,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_3_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_3_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_3_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703dc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_3_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703e8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_3_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703f4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_3_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70400,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_3_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7040c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_3_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70418,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_3_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70424,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_4_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_4_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704ec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_4_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704f8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_4_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70504,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_4_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70510,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_4_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7051c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_4_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70528,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_4_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70534,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_4_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70540,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_5_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_5_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70608,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_5_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70614,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_5_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70620,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_5_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7062c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_5_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70638,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_5_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70644,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_5_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70650,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_5_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7065c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_6_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70718,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_6_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70724,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_6_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70730,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_6_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7073c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_6_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70748,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_6_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70754,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_6_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70760,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_6_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7076c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_6_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70778,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_7_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70834,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_7_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70840,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_7_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7084c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_7_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70858,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_7_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70864,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_7_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70870,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_7_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7087c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_7_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70888,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_7_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70894,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_8_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70950,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_8_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7095c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_8_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70968,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_8_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70974,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_8_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70980,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_8_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7098c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_8_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70998,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_8_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_8_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_9_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a6c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_9_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a78,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_9_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a84,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_9_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a90,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_9_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a9c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_9_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70aa8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_9_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ab4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_9_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ac0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_BURST_SIZE_PORT_9_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70acc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1303,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_CALENDAR_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQS_CALENDAR_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71208,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_CALENDAR_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQS_CALENDAR_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71214,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 712,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_CALENDAR_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQS_CALENDAR_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71218,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1304,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_CALENDAR_IA_STATUSr_ROBO2 */
        /* reg            CB_PQS_CALENDAR_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7120c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 952,
        SOC_RESET_VAL_DEC(0x200000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_CALENDAR_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQS_CALENDAR_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71210,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1304,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_CALENDER_ENTRIES_Ar_ROBO2 */
        /* reg            CB_PQS_CALENDER_ENTRIES_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711ec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1306,
        SOC_RESET_VAL_DEC(0x0000008b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_CB_PQS_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_PQS_CB_PQS_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711e4,
        /* flags       */ 0,
        /* nFields     */ 17,
        /* fields idx  */ 1307,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_PQS_CB_PQS_INT_MASKED_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_PQS_CB_PQS_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711e4,
        /* flags       */ 0,
        /* nFields     */ 17,
        /* fields idx  */ 1324,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_CB_PQS_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_PQS_CB_PQS_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711e8,
        /* flags       */ 0,
        /* nFields     */ 17,
        /* fields idx  */ 1307,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_PQS_CB_PQS_INT_MASK_CONFIG_BCM53158_A0r_ROBO2 */
        /* reg            CB_PQS_CB_PQS_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711e8,
        /* flags       */ 0,
        /* nFields     */ 17,
        /* fields idx  */ 1324,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_CB_PQS_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_PQS_CB_PQS_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711e0,
        /* flags       */ 0,
        /* nFields     */ 17,
        /* fields idx  */ 1307,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_PQS_CB_PQS_INT_RAW_STATUS_BCM53158_A0r_ROBO2 */
        /* reg            CB_PQS_CB_PQS_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711e0,
        /* flags       */ 0,
        /* nFields     */ 17,
        /* fields idx  */ 1324,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IDr_ROBO2 */
        /* reg            CB_PQS_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1341,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A0r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A1r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70178,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A2r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70294,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A3r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A4r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A5r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705e8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A6r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70704,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A7r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70820,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A8r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7093c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A9r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a58,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A10r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b74,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A11r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c90,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A12r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A13r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ec8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A14r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fe4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A15r_ROBO2 */
        /* reg            CB_PQS_IFG_BYTES_PORT_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71100,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1343,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MAX_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* reg            CB_PQS_MAX_CONFIG_IA_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711f4,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MAX_CONFIG_IA_CONFIGr_ROBO2 */
        /* reg            CB_PQS_MAX_CONFIG_IA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71200,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 437,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MAX_CONFIG_IA_RDATA_PART0r_ROBO2 */
        /* reg            CB_PQS_MAX_CONFIG_IA_RDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71204,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1344,
        SOC_RESET_VAL_DEC(0x000e000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MAX_CONFIG_IA_STATUSr_ROBO2 */
        /* reg            CB_PQS_MAX_CONFIG_IA_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711f8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 440,
        SOC_RESET_VAL_DEC(0x2000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xff00000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MAX_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* reg            CB_PQS_MAX_CONFIG_IA_WDATA_PART0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711fc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1344,
        SOC_RESET_VAL_DEC(0x000e000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A0r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70060,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A1r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7017c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A2r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70298,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A3r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A4r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A5r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705ec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A6r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70708,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A7r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70824,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A8r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70940,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A9r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a5c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A10r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b78,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A11r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c94,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A12r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70db0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A13r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ecc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A14r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fe8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_MTU_QUANTA_A15r_ROBO2 */
        /* reg            CB_PQS_MTU_QUANTA_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PDr_ROBO2 */
        /* reg            CB_PQS_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_PORT_CTRLr_ROBO2 */
        /* reg            CB_PQS_PER_PORT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7129c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1347,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_PORT_STATUS_Ar_ROBO2 */
        /* reg            CB_PQS_PER_PORT_STATUS_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x712a0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1348,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CB_PQS_PER_PORT_STATUS_A_BCM53158_A0r_ROBO2 */
        /* reg            CB_PQS_PER_PORT_STATUS_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x712a0,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1351,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_EN_QUEUE_Ar_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_EN_QUEUE_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x7121c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 1353,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700dc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700e8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700f4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70100,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7010c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70118,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70124,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70130,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bf4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c00,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c0c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c18,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c24,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c30,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c3c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c48,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d10,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d1c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d28,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d34,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d40,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d4c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d58,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d64,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e2c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e38,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e44,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e50,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e5c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e68,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e74,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e80,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f48,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f54,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f60,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f6c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f78,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f84,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f90,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f9c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71064,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71070,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7107c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71088,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71094,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710a0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710ac,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710b8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71180,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7118c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71198,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711a4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711b0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711bc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711c8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711d4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701f8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70204,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70210,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7021c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70228,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70234,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70240,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7024c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70314,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70320,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7032c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70338,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70344,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70350,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7035c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70368,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70430,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7043c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70448,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70454,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70460,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7046c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70478,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70484,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7054c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70558,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70564,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70570,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7057c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70588,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70594,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705a0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70668,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70674,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70680,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7068c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70698,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706a4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706b0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706bc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70784,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70790,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7079c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707a8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707b4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707c0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707cc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707d8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708a0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708ac,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708b8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708d0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708dc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708e8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708f4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709bc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709c8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709d4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709e0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709ec,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709f8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a04,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a10,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ad8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ae4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70af0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70afc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b08,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b14,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b20,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b2c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 1354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700d8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700e4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700f0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700fc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70108,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70114,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70120,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7012c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bf0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bfc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c08,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c14,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c20,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c2c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c38,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c44,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d0c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d18,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d24,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d30,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d3c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d48,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d54,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d60,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e28,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e34,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e40,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e4c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e58,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e64,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e70,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e7c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f44,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f50,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f5c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f68,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f74,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f80,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f8c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f98,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71060,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7106c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71078,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71084,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71090,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7109c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710a8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710b4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7117c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71188,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71194,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711a0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711ac,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711b8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711d0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701f4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70200,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7020c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70218,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70224,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70230,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7023c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70248,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70310,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7031c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70328,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70334,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70340,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7034c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70358,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70364,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7042c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70438,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70444,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70450,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7045c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70468,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70474,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70480,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70548,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70554,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70560,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7056c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70578,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70584,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70590,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7059c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70664,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70670,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7067c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70688,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70694,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706a0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706ac,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706b8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70780,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7078c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70798,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707a4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707b0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707bc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707c8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707d4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7089c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708a8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708b4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708c0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708cc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708d8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708e4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708f0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709b8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709d0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709dc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709e8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709f4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a00,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a0c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ad4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ae0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70aec,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70af8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b04,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b10,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b1c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b28,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1355,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700ec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700f8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70110,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7011c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70128,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70134,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bf8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c04,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c1c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c28,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c34,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c40,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c4c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d20,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d2c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d38,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d44,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d50,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d5c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d68,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e30,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e3c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e48,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e54,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e60,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e6c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e78,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e84,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f4c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f58,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f64,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f70,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f7c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f88,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f94,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fa0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71080,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7108c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71098,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71184,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71190,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7119c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70208,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70214,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70220,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7022c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70238,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70244,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70250,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70318,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70324,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70330,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7033c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70348,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70354,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70360,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7036c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70434,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70440,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7044c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70458,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70464,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70470,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7047c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70488,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70550,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7055c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70568,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70574,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70580,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7058c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70598,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7066c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70678,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70684,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70690,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7069c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70788,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70794,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707dc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708ec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708f8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709e4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709f0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a08,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE0r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70adc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE1r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ae8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE2r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70af4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE3r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b00,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE4r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b0c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE5r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE6r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b24,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE7r_ROBO2 */
        /* reg            CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b30,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70050,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7016c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70288,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703a4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704c0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705dc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706f8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70814,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70930,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a4c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b68,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c84,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70da0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ebc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fd8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_CONFIG_PORT_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710f4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70054,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70170,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7028c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703a8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704c4,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705e0,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706fc,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70818,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70934,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a50,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b6c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c88,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70da4,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ec0,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fdc,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_NEFI_CONFIG_PORT_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710f8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1360,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7002c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70148,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70264,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70380,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7049c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705b8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706d4,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707f0,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7090c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a28,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b44,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c60,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d7c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e98,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fb4,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG0_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710d0,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1368,
        SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70028,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70144,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70260,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7037c,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70498,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705b4,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706d0,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707ec,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70908,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a24,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b40,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c5c,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d78,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e94,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fb0,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG1_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710cc,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 1376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70140,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7025c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70378,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70494,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707e8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70904,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a20,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b3c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c58,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d74,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e90,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_CONFIG2_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1385,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7004c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70168,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70284,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703a0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704bc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706f4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70810,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7092c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a48,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b64,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c80,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d9c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70eb8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fd4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_G_DURATION_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710f0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7003c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70158,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70274,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70390,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704ac,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705c8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706e4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70800,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7091c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a38,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b54,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c70,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d8c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ea8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fc4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_L_DURATION_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710e0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70044,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70160,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7027c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70398,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704b4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705d0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706ec,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70808,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70924,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a40,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b5c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c78,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d94,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70eb0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fcc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_P_DURATION_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710e8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1390,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70034,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70150,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7026c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70388,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704a4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705c0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706dc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707f8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70914,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a30,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b4c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c68,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d84,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ea0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fbc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q6_S_DURATION_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70164,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70280,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7039c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704b8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706f0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7080c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70928,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a44,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b60,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c7c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d98,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70eb4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fd0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_G_DURATION_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710ec,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70038,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70154,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70270,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7038c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704a8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705c4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706e0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707fc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70918,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a34,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b50,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c6c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d88,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ea4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fc0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_L_DURATION_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710dc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70040,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7015c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70278,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70394,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704b0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705cc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706e8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70804,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70920,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a3c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b58,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c74,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d90,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70eac,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fc8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_P_DURATION_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710e4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70030,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7014c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70268,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70384,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704a0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705bc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707f4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70910,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a2c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b48,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c64,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d80,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e9c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fb8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_Q7_S_DURATION_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7001c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70138,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70254,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70370,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7048c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705a8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707e0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x708fc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a18,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b34,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c50,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d6c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e88,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fa4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS0_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710c0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 1402,
        SOC_RESET_VAL_DEC(0x07001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A0r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70020,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A1r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7013c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A2r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70258,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A3r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70374,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A4r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70490,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A5r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705ac,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A6r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x706c8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A7r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x707e4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A8r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70900,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A9r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a1c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A10r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b38,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A11r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c54,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A12r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d70,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A13r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e8c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A14r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fa8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A15r_ROBO2 */
        /* reg            CB_PQS_PQS_TAS_STATUS1_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 1407,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A0r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70058,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A1r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70174,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A2r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70290,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A3r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703ac,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A4r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704c8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A5r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705e4,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A6r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70700,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A7r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7081c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A8r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70938,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A9r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a54,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A10r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b70,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A11r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c8c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A12r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70da8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A13r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ec4,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A14r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fe0,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A15r_ROBO2 */
        /* reg            CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x710fc,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 1413,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70080,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7008c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70098,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b8c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b98,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ba4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bb0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bbc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bc8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bd4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70be0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ca8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cb4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cc0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ccc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cd8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ce4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cf0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cfc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d08,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dc4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dd0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ddc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70de8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70df4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e00,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e0c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e24,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ee0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70eec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ef8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f04,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f1c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f28,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f34,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f40,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ffc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71008,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71014,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71020,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7102c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71038,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7105c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71118,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71124,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71130,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7113c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71148,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71154,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71160,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7116c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71178,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70190,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7019c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701e4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701f0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702dc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702e8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702f4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70300,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7030c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703e0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703ec,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703f8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70404,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70410,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7041c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70428,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704e4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704f0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704fc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70508,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70514,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70520,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7052c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70538,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70544,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70600,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7060c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70618,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70624,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70630,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7063c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70648,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70654,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70660,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7071c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70728,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70734,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70740,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7074c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70758,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70764,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70770,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7077c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70838,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70844,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70850,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7085c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70868,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70874,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70880,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7088c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70898,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70954,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70960,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7096c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70978,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70984,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70990,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7099c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a70,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a7c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a88,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a94,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70aa0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70aac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ab8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ac4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ad0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1421,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7006c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70078,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70084,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70090,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7009c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700a8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700b4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700c0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x700cc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b84,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b90,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b9c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ba8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bb4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bc0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bcc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70bd8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70be4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ca0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cac,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cb8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cc4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cd0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cdc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ce8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70cf4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70d00,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dbc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dc8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dd4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70de0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70dec,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70df8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e04,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e10,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70e1c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ed8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ee4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ef0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70efc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f08,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f14,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f20,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f2c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70f38,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ff4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71000,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7100c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71018,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71024,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71030,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7103c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71048,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71054,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71110,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7111c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71128,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71134,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71140,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7114c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71158,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71164,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71170,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70188,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70194,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701a0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701ac,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701b8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701c4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701d0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701dc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x701e8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702a4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702b0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702bc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702c8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702d4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702e0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702ec,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702f8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70304,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703c0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703cc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703d8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703e4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703f0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703fc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70408,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70414,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70420,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704dc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704e8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704f4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70500,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7050c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70518,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70524,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70530,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7053c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705f8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70604,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70610,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7061c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70628,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70634,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70640,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7064c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70658,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70714,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70720,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7072c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70738,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70744,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70750,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7075c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70768,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70774,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70830,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7083c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70848,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70854,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70860,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7086c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70878,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70884,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70890,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7094c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70958,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70964,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70970,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7097c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70988,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70994,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709a0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x709ac,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A0r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a68,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A1r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a74,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A2r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a80,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A3r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a8c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A4r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a98,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A5r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70aa4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A6r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ab0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A7r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70abc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A8r_ROBO2 */
        /* reg            CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ac8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1422,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SPARE_INr_ROBO2 */
        /* reg            CB_PQS_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_SPARE_OUTr_ROBO2 */
        /* reg            CB_PQS_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_TAS_EV_ERR_Ar_ROBO2 */
        /* reg            CB_PQS_TAS_EV_ERR_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x7125c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 3,
        /* fields idx  */ 1426,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_TAS_NUM_TX_BYTES_THRESHOLD_Ar_ROBO2 */
        /* reg            CB_PQS_TAS_NUM_TX_BYTES_THRESHOLD_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x711f0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1429,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A0r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70064,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A1r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70180,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A2r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7029c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A3r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703b8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A4r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704d4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A5r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705f0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A6r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7070c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A7r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70828,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A8r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70944,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A9r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a60,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A10r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b7c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A11r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c98,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A12r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70db4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A13r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ed0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A14r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70fec,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A15r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x71108,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1430,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A0r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70068,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A1r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70184,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A2r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x702a0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A3r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A3r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x703bc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A4r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A4r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x704d8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A5r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A5r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x705f4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A6r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A6r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70710,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A7r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A7r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7082c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A8r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A8r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70948,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A9r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A9r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70a64,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A10r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A10r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70b80,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A11r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A11r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70c9c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A12r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A12r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70db8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A13r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A13r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ed4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A14r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A14r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70ff0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A15r_ROBO2 */
        /* reg            CB_PQS_WEIGHT_LOW_QUEUE_PORT_A15r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7110c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1434,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_CMD0r_ROBO2 */
        /* reg            CB_SIA_BIMC_CMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10044,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_CMD1r_ROBO2 */
        /* reg            CB_SIA_BIMC_CMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10040,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_CMD2r_ROBO2 */
        /* reg            CB_SIA_BIMC_CMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1003c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 132,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_DBGCMD0r_ROBO2 */
        /* reg            CB_SIA_BIMC_DBGCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10074,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_DBGCMD1r_ROBO2 */
        /* reg            CB_SIA_BIMC_DBGCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10070,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_DBGCMD2r_ROBO2 */
        /* reg            CB_SIA_BIMC_DBGCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1006c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* reg            CB_SIA_BIMC_ECCPAR_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10038,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_SIA_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 145,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* reg            CB_SIA_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 146,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* reg            CB_SIA_BIMC_GLOBAL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10030,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 147,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_MEMIDr_ROBO2 */
        /* reg            CB_SIA_BIMC_MEMIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10034,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 154,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_MONITORr_ROBO2 */
        /* reg            CB_SIA_BIMC_MONITORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1001c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 155,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_MONITOR_MASKr_ROBO2 */
        /* reg            CB_SIA_BIMC_MONITOR_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10020,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 162,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* reg            CB_SIA_BIMC_PARITY_ERROR_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1002c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 169,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_POLLRSP0r_ROBO2 */
        /* reg            CB_SIA_BIMC_POLLRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10068,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_POLLRSP1r_ROBO2 */
        /* reg            CB_SIA_BIMC_POLLRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10064,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_POLLRSP2r_ROBO2 */
        /* reg            CB_SIA_BIMC_POLLRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10060,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_RXCMD0r_ROBO2 */
        /* reg            CB_SIA_BIMC_RXCMD0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_RXCMD1r_ROBO2 */
        /* reg            CB_SIA_BIMC_RXCMD1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1004c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 129,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_RXCMD2r_ROBO2 */
        /* reg            CB_SIA_BIMC_RXCMD2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10048,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 135,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_RXRSP0r_ROBO2 */
        /* reg            CB_SIA_BIMC_RXRSP0r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1005c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_RXRSP1r_ROBO2 */
        /* reg            CB_SIA_BIMC_RXRSP1r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10058,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_BIMC_RXRSP2r_ROBO2 */
        /* reg            CB_SIA_BIMC_RXRSP2r_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10054,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 170,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_CB_SIA_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_SIA_CB_SIA_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10168,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1438,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_CB_SIA_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_SIA_CB_SIA_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1016c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1438,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_CB_SIA_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_SIA_CB_SIA_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10164,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1438,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_CONFIGr_ROBO2 */
        /* reg            CB_SIA_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100cc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1442,
        SOC_RESET_VAL_DEC(0x00000026, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_HISI_DROP_COUNT_COUNT_Ar_ROBO2 */
        /* reg            CB_SIA_HISI_DROP_COUNT_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10110,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_HISI_OCTET_COUNT_COUNT_Ar_ROBO2 */
        /* reg            CB_SIA_HISI_OCTET_COUNT_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10158,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_HISI_SI_CONFIGr_ROBO2 */
        /* reg            CB_SIA_HISI_SI_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10098,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1446,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_HISI_SI_COUNT_DISABLEDr_ROBO2 */
        /* reg            CB_SIA_HISI_SI_COUNT_DISABLEDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_HISI_SI_COUNT_ERRORr_ROBO2 */
        /* reg            CB_SIA_HISI_SI_COUNT_ERRORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_HISI_SI_COUNT_OKr_ROBO2 */
        /* reg            CB_SIA_HISI_SI_COUNT_OKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_HISI_SI_COUNT_OVERRUNr_ROBO2 */
        /* reg            CB_SIA_HISI_SI_COUNT_OVERRUNr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_HISI_SI_STATUSr_ROBO2 */
        /* reg            CB_SIA_HISI_SI_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1009c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1447,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_IDr_ROBO2 */
        /* reg            CB_SIA_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1448,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_IPP_CM_CONFIGr_ROBO2 */
        /* reg            CB_SIA_IPP_CM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10078,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 185,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_IPP_CM_STATUSr_ROBO2 */
        /* reg            CB_SIA_IPP_CM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1007c,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 188,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_MIRR_DROP_COUNT_COUNT_Ar_ROBO2 */
        /* reg            CB_SIA_MIRR_DROP_COUNT_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 15,
        /* offset      */ 0x10118,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_MIRR_SI_CONFIGr_ROBO2 */
        /* reg            CB_SIA_MIRR_SI_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1450,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_MIRR_SI_COUNT_DISABLEDr_ROBO2 */
        /* reg            CB_SIA_MIRR_SI_COUNT_DISABLEDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_MIRR_SI_COUNT_ERRORr_ROBO2 */
        /* reg            CB_SIA_MIRR_SI_COUNT_ERRORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100c4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_MIRR_SI_COUNT_OKr_ROBO2 */
        /* reg            CB_SIA_MIRR_SI_COUNT_OKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_MIRR_SI_COUNT_OVERRUNr_ROBO2 */
        /* reg            CB_SIA_MIRR_SI_COUNT_OVERRUNr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100c0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_MIRR_SI_STATUSr_ROBO2 */
        /* reg            CB_SIA_MIRR_SI_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1447,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_NISI_DROP_COUNT_COUNT_Ar_ROBO2 */
        /* reg            CB_SIA_NISI_DROP_COUNT_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 15,
        /* offset      */ 0x100d0,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_NISI_SI_CONFIGr_ROBO2 */
        /* reg            CB_SIA_NISI_SI_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10080,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1450,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_NISI_SI_COUNT_DISABLEDr_ROBO2 */
        /* reg            CB_SIA_NISI_SI_COUNT_DISABLEDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1008c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_NISI_SI_COUNT_ERRORr_ROBO2 */
        /* reg            CB_SIA_NISI_SI_COUNT_ERRORr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10094,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_NISI_SI_COUNT_OKr_ROBO2 */
        /* reg            CB_SIA_NISI_SI_COUNT_OKr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10088,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_NISI_SI_COUNT_OVERRUNr_ROBO2 */
        /* reg            CB_SIA_NISI_SI_COUNT_OVERRUNr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10090,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_NISI_SI_STATUSr_ROBO2 */
        /* reg            CB_SIA_NISI_SI_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10084,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1447,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_PDr_ROBO2 */
        /* reg            CB_SIA_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_SPARE_INr_ROBO2 */
        /* reg            CB_SIA_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SIA_SPARE_OUTr_ROBO2 */
        /* reg            CB_SIA_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SID_HESI_OCTET_CNT_COUNT_Ar_ROBO2 */
        /* reg            CB_SID_HESI_OCTET_CNT_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SID_IDr_ROBO2 */
        /* reg            CB_SID_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1451,
        SOC_RESET_VAL_DEC(0x000b0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SID_MIRR_COUNT_Ar_ROBO2 */
        /* reg            CB_SID_MIRR_COUNT_Ar_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc001c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 178,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SID_PDr_ROBO2 */
        /* reg            CB_SID_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0004,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 398,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SID_SID_INT_MASKED_STATUSr_ROBO2 */
        /* reg            CB_SID_SID_INT_MASKED_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0034,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1453,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SID_SID_INT_MASK_CONFIGr_ROBO2 */
        /* reg            CB_SID_SID_INT_MASK_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0038,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1453,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SID_SID_INT_RAW_STATUSr_ROBO2 */
        /* reg            CB_SID_SID_INT_RAW_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0030,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1453,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SID_SPARE_INr_ROBO2 */
        /* reg            CB_SID_SPARE_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CB_SID_SPARE_OUTr_ROBO2 */
        /* reg            CB_SID_SPARE_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[1],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0018,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 128,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUSTr_ROBO2 */
        /* reg            CMIC_RATE_ADJUSTr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1456,
        SOC_RESET_VAL_DEC(0x00010018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ADC_SETTLING_TIMEr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_ADC_SETTLING_TIMEr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1458,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGSr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x94,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1460,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1462,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_AVS_REGISTERS_LOCKSr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_AVS_REGISTERS_LOCKSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1464,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_AVS_SPARE_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_AVS_SPARE_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1466,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_AVS_SPARE_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_AVS_SPARE_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1466,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1467,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1468,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1470,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1472,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xbc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1473,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1475,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1477,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_LAST_MEASURED_SENSORr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_LAST_MEASURED_SENSORr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1479,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1482,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1484,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1486,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1488,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_REMOTE_SENSOR_TYPEr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_REMOTE_SENSOR_TYPEr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1490,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ROSC_COUNTING_MODEr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_ROSC_COUNTING_MODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1492,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x74,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1494,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SEQUENCER_INITr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_SEQUENCER_INITr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1496,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1498,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1499,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1501,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1503,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SW_CONTROLSr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_SW_CONTROLSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1505,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1509,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1511,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_TEMPERATURE_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_HW_MNTR_TEMPERATURE_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1513,
        SOC_RESET_VAL_DEC(0x00000221, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb04,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1515,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_REGISTERS_PMB_ERROR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_REGISTERS_PMB_ERROR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb08,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 1517,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_REGISTERS_PMB_TIMEOUTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_REGISTERS_PMB_TIMEOUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb00,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1521,
        SOC_RESET_VAL_DEC(0x00000016, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_000_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x824,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_PWD_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_000_AVS_PWD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 1530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_000_AVS_ROSC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x810,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 1541,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_COUNTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_000_AVS_ROSC_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x81c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1555,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_000_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x814,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_000_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x818,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_BPCM_CAPABILITYr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_000_BPCM_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x804,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_BPCM_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_000_BPCM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x808,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1561,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_BPCM_IDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_000_BPCM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1562,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_BPCM_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_000_BPCM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1565,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_001_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x864,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_PWD_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_001_AVS_PWD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x860,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 1530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_001_AVS_ROSC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x850,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 1541,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_COUNTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_001_AVS_ROSC_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x85c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1555,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_001_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x854,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_001_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x858,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_BPCM_CAPABILITYr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_001_BPCM_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x844,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_BPCM_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_001_BPCM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x848,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1561,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_BPCM_IDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_001_BPCM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x840,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1562,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_BPCM_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_001_BPCM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x84c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1565,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_002_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a4,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_PWD_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_002_AVS_PWD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8a0,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 1530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_002_AVS_ROSC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x890,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 1541,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_COUNTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_002_AVS_ROSC_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x89c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1555,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_002_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x894,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_002_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x898,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_BPCM_CAPABILITYr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_002_BPCM_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x884,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_BPCM_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_002_BPCM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x888,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1561,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_BPCM_IDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_002_BPCM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x880,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1562,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_BPCM_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_002_BPCM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1565,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_003_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8e4,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_PWD_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_003_AVS_PWD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8e0,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 1530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_003_AVS_ROSC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8d0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 1541,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_COUNTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_003_AVS_ROSC_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8dc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1555,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_003_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_003_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_BPCM_CAPABILITYr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_003_BPCM_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_BPCM_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_003_BPCM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1561,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_BPCM_IDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_003_BPCM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8c0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1562,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_BPCM_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_003_BPCM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8cc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1565,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_004_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x924,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_PWD_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_004_AVS_PWD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x920,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 1530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_004_AVS_ROSC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x910,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 1541,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_COUNTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_004_AVS_ROSC_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x91c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1555,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_004_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x914,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_004_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x918,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_BPCM_CAPABILITYr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_004_BPCM_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x904,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_BPCM_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_004_BPCM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x908,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1561,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_BPCM_IDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_004_BPCM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x900,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1562,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_BPCM_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_004_BPCM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1565,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_005_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x964,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_PWD_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_005_AVS_PWD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x960,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 1530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_005_AVS_ROSC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x950,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 1541,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_COUNTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_005_AVS_ROSC_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x95c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1555,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_005_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x954,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_005_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x958,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_BPCM_CAPABILITYr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_005_BPCM_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x944,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_BPCM_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_005_BPCM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x948,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1561,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_BPCM_IDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_005_BPCM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x940,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1562,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_BPCM_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_005_BPCM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x94c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1565,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_006_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9a4,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_PWD_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_006_AVS_PWD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9a0,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 1530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_006_AVS_ROSC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x990,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 1541,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_COUNTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_006_AVS_ROSC_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x99c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1555,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_006_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x994,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_006_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x998,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_BPCM_CAPABILITYr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_006_BPCM_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x984,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_BPCM_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_006_BPCM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x988,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1561,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_BPCM_IDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_006_BPCM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x980,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1562,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_BPCM_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_006_BPCM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1565,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_007_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9e4,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_PWD_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_007_AVS_PWD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9e0,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 1530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_007_AVS_ROSC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9d0,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 1541,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_COUNTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_007_AVS_ROSC_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9dc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1555,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_007_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_007_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_BPCM_CAPABILITYr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_007_BPCM_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_BPCM_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_007_BPCM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1561,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_BPCM_IDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_007_BPCM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9c0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1562,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_BPCM_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_007_BPCM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9cc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1565,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_008_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa24,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_PWD_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_008_AVS_PWD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa20,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 1530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_008_AVS_ROSC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa10,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 1541,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_COUNTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_008_AVS_ROSC_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa1c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1555,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_008_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa14,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_008_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa18,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_BPCM_CAPABILITYr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_008_BPCM_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa04,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_BPCM_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_008_BPCM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa08,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1561,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_BPCM_IDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_008_BPCM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1562,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_BPCM_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_008_BPCM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1565,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_009_AVS_PWD_ACC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa64,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1523,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_PWD_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_009_AVS_PWD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa60,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 1530,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_009_AVS_ROSC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa50,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 1541,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_COUNTr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_009_AVS_ROSC_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa5c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1555,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_009_AVS_ROSC_H_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa54,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_009_AVS_ROSC_S_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa58,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_BPCM_CAPABILITYr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_009_BPCM_CAPABILITYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa44,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_BPCM_CONTROLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_009_BPCM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa48,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1561,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_BPCM_IDr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_009_BPCM_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa40,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1562,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_BPCM_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_PMB_S_009_BPCM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa4c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1565,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ROBO2 */
        /* reg            CRU_AVS_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x124,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 1567,
        SOC_RESET_VAL_DEC(0x00000113, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000011f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODEr_ROBO2 */
        /* reg            CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1572,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ROBO2 */
        /* reg            CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1574,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ROBO2 */
        /* reg            CRU_AVS_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x11c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1576,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ROBO2 */
        /* reg            CRU_AVS_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x118,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1578,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ROBO2 */
        /* reg            CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1580,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ROBO2 */
        /* reg            CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x120,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1582,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ROBO2 */
        /* reg            CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1584,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1586,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1587,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4fc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1479,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1589,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x404,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x408,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x410,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x414,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x41c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x424,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x42c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x430,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x434,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x438,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x43c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x440,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x444,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x448,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x450,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x454,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x458,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x45c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x460,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x464,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x468,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x46c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x470,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x474,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x478,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x47c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x480,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x484,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x488,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4f8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1593,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1595,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4cc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1595,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1595,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1595,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1586,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1587,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6fc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1479,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1589,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x600,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x604,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x608,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x610,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x614,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x618,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x61c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x620,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x624,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x628,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x62c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x630,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x634,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x638,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x63c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x640,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x644,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x648,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x64c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x650,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x654,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x658,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x65c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x660,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x664,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x668,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x66c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x670,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x674,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x678,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x67c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x680,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x684,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x688,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35r_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6f8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1593,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6c8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1595,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6cc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1595,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6c0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1595,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ROBO2 */
        /* reg            CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6c4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1595,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2e0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1597,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x224,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x234,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x238,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x23c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x240,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x244,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x248,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x250,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x254,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x258,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x25c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x260,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x264,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x268,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x26c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x270,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x274,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x278,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x27c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x280,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x284,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x288,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x290,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x294,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x298,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x29c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2a0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2a4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2a8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2ac,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1600,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 1603,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x208,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 1603,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x214,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 1603,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 1603,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 1603,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 1603,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 1603,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 1603,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x304,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1607,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1609,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1612,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x324,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1612,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1612,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x32c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1612,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x330,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1612,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x334,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1612,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x338,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1612,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x33c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1612,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1612,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9r_ROBO2 */
        /* reg            CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x344,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 1612,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_INr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd04,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1615,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_OUTr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd00,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1617,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSISTr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSISTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc00,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1619,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc04,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1626,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xccc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1628,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcd0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1630,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcd4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1632,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcd8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1634,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_BSPr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_BSPr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcc0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1636,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_HIFr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_HIFr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcc4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1638,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_LEAPr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_LEAPr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcc8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1640,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_OTP_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_OTP_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcec,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 8,
        /* fields idx  */ 1642,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_RMON_HZr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_RMON_HZr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcf0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1650,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_RMON_VTr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_RMON_VTr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcf4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1654,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_S2_STANDBY_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_S2_STANDBY_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcdc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1658,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SPARE_HIGHr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SPARE_HIGHr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcfc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1660,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SPARE_LOWr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SPARE_LOWr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcf8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1662,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xca4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1663,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcac,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1665,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcb4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1667,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcbc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1669,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc14,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1671,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc1c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1673,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc24,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1675,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc9c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1677,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc2c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1679,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc3c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1681,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc44,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1683,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc34,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1685,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc4c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1687,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc54,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1689,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc5c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1691,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc7c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1693,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc84,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1695,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc8c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1697,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc94,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1699,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc64,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1701,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc6c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1703,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc74,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1705,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xca0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1707,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xca8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1709,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcb0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcb8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1713,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc10,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1715,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc18,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1717,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc20,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1719,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc98,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1721,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc28,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1723,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc38,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1725,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc40,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1727,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc30,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1729,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc48,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1731,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc50,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1733,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc58,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1735,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc78,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1737,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc80,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1739,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc88,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1741,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc90,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1743,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc60,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1745,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc68,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1747,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc70,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1749,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_START_AVS_CPUr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_START_AVS_CPUr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xce8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1751,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc08,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1753,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1755,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUSr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xce0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* fields idx  */ 1757,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS_CLEARr_ROBO2 */
        /* reg            CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS_CLEARr_ROBO2 */
        /* block index */ soc_robo2_block_list[3],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xce4,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 1764,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_CHIP_ID_REGr_ROBO2 */
        /* reg            CRU_CRU_CHIP_ID_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1771,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_CLKOUT_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_CLKOUT_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1772,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_CLK_MUX_SELr_ROBO2 */
        /* reg            CRU_CRU_CLK_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1774,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_CRU_MEM_CTRL_0_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_CRU_MEM_CTRL_0_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x480,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1775,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_CRU_MEM_CTRL_1_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_CRU_MEM_CTRL_1_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x484,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1775,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_ECC_ERROR_ENABLE_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_ECC_ERROR_ENABLE_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1775,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_ECC_ERROR_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_ECC_ERROR_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x488,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1775,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_EEPROM_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_EEPROM_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x314,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1776,
        SOC_RESET_VAL_DEC(0x00000103, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_EEPROM_STATUS_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_EEPROM_STATUS_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1779,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_ETH_INTERFACE_REGISTERSr_ROBO2 */
        /* reg            CRU_CRU_ETH_INTERFACE_REGISTERSr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ 0,
        /* nFields     */ 15,
        /* fields idx  */ 1782,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_EXTCPU_TO_M7_INTR_REGr_ROBO2 */
        /* reg            CRU_CRU_EXTCPU_TO_M7_INTR_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x224,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1797,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_EXTCPU_TO_M7_MAILBOX0_REGr_ROBO2 */
        /* reg            CRU_CRU_EXTCPU_TO_M7_MAILBOX0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x248,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1798,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_EXTCPU_TO_M7_MAILBOX1_REGr_ROBO2 */
        /* reg            CRU_CRU_EXTCPU_TO_M7_MAILBOX1_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1799,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_EXTCPU_TO_R8051_INTR_REGr_ROBO2 */
        /* reg            CRU_CRU_EXTCPU_TO_R8051_INTR_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x234,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1800,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_EXTCPU_TO_R8051_MAILBOX0_REGr_ROBO2 */
        /* reg            CRU_CRU_EXTCPU_TO_R8051_MAILBOX0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x268,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1801,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_EXTCPU_TO_R8051_MAILBOX1_REGr_ROBO2 */
        /* reg            CRU_CRU_EXTCPU_TO_R8051_MAILBOX1_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x26c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1802,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_GPHY_PLL_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_GPHY_PLL_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x344,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1803,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_I2C_MUX_SELr_ROBO2 */
        /* reg            CRU_CRU_I2C_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x32c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1807,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_I2C_PAD_MODE_SELr_ROBO2 */
        /* reg            CRU_CRU_I2C_PAD_MODE_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1808,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_IMP_VOL_SEL_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_IMP_VOL_SEL_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x454,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 1810,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_INTERRUPT_ENABLE_REG0_EXTCPUr_ROBO2 */
        /* reg            CRU_CRU_INTERRUPT_ENABLE_REG0_EXTCPUr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1813,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_INTERRUPT_ENABLE_REG0_R8051r_ROBO2 */
        /* reg            CRU_CRU_INTERRUPT_ENABLE_REG0_R8051r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1814,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_INTERRUPT_ENABLE_REG1_EXTCPUr_ROBO2 */
        /* reg            CRU_CRU_INTERRUPT_ENABLE_REG1_EXTCPUr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x214,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1815,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_INTERRUPT_ENABLE_REG1_R8051r_ROBO2 */
        /* reg            CRU_CRU_INTERRUPT_ENABLE_REG1_R8051r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1816,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_INTERRUPT_STATUS_REG0_EXTCPUr_ROBO2 */
        /* reg            CRU_CRU_INTERRUPT_STATUS_REG0_EXTCPUr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1817,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_INTERRUPT_STATUS_REG0_R8051r_ROBO2 */
        /* reg            CRU_CRU_INTERRUPT_STATUS_REG0_R8051r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x208,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1818,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_INTERRUPT_STATUS_REG1_EXTCPUr_ROBO2 */
        /* reg            CRU_CRU_INTERRUPT_STATUS_REG1_EXTCPUr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1819,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_INTERRUPT_STATUS_REG1_R8051r_ROBO2 */
        /* reg            CRU_CRU_INTERRUPT_STATUS_REG1_R8051r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1820,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_IP_RESET_REG_CRUr_ROBO2 */
        /* reg            CRU_CRU_IP_RESET_REG_CRUr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1821,
        SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_IP_SYSTEM_RESETr_ROBO2 */
        /* reg            CRU_CRU_IP_SYSTEM_RESETr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1822,
        SOC_RESET_VAL_DEC(0x00116602, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_IP_SYSTEM_RESET2r_ROBO2 */
        /* reg            CRU_CRU_IP_SYSTEM_RESET2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1823,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_IP_SYSTEM_RESET3r_ROBO2 */
        /* reg            CRU_CRU_IP_SYSTEM_RESET3r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xbc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1823,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_IP_SYSTEM_RESET4r_ROBO2 */
        /* reg            CRU_CRU_IP_SYSTEM_RESET4r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1824,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_IP_SYSTEM_RESET5r_ROBO2 */
        /* reg            CRU_CRU_IP_SYSTEM_RESET5r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1825,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_KEEPALIVE_ACROSS_WDOG_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_KEEPALIVE_ACROSS_WDOG_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x468,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1775,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_LDO_CONTROL_OVERRIDE_ENAr_ROBO2 */
        /* reg            CRU_CRU_LDO_CONTROL_OVERRIDE_ENAr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1826,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_LDO_CTRL_REGr_ROBO2 */
        /* reg            CRU_CRU_LDO_CTRL_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1827,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_LED_CONTROLLER_CFG0r_ROBO2 */
        /* reg            CRU_CRU_LED_CONTROLLER_CFG0r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x31c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1829,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_LED_CONTROLLER_CFG1r_ROBO2 */
        /* reg            CRU_CRU_LED_CONTROLLER_CFG1r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1830,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_LED_DELAY_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_LED_DELAY_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x324,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1831,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_M7SC_CRSR_CPU_RESET_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_M7SC_CRSR_CPU_RESET_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 1833,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_M7_RESTART_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_M7_RESTART_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1837,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_M7_TO_EXTCPU_INTR_REGr_ROBO2 */
        /* reg            CRU_CRU_M7_TO_EXTCPU_INTR_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1838,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_M7_TO_EXTCPU_MAILBOX0_REGr_ROBO2 */
        /* reg            CRU_CRU_M7_TO_EXTCPU_MAILBOX0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x258,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1839,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_M7_TO_EXTCPU_MAILBOX1_REGr_ROBO2 */
        /* reg            CRU_CRU_M7_TO_EXTCPU_MAILBOX1_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x25c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1840,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_M7_TO_R8051_INTR_REGr_ROBO2 */
        /* reg            CRU_CRU_M7_TO_R8051_INTR_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1841,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_M7_TO_R8051_MAILBOX0_REGr_ROBO2 */
        /* reg            CRU_CRU_M7_TO_R8051_MAILBOX0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x260,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1842,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_M7_TO_R8051_MAILBOX1_REGr_ROBO2 */
        /* reg            CRU_CRU_M7_TO_R8051_MAILBOX1_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x264,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1843,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_MDIO_VOL_SEL_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_MDIO_VOL_SEL_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x46c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1844,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_MFIO_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_MFIO_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x370,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1845,
        SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_MFIO_CONTROL_REGISTER_2r_ROBO2 */
        /* reg            CRU_CRU_MFIO_CONTROL_REGISTER_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x374,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1846,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_MODEL_ID_REGr_ROBO2 */
        /* reg            CRU_CRU_MODEL_ID_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1847,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OEB_ENABLE_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_OEB_ENABLE_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1848,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_EN0_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_OTP_OVERRIDE_EN0_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1849,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_EN1_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_OTP_OVERRIDE_EN1_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x144,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1850,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_EN2_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_OTP_OVERRIDE_EN2_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x148,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1851,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_EN3_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_OTP_OVERRIDE_EN3_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1852,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_VALUE0_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_OTP_OVERRIDE_VALUE0_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1853,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_VALUE1_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_OTP_OVERRIDE_VALUE1_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x154,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1854,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_VALUE2_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_OTP_OVERRIDE_VALUE2_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x158,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1855,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_VALUE3_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_OTP_OVERRIDE_VALUE3_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x15c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1856,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_STATUS_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_OTP_STATUS_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x160,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 1857,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_STATUS_VALUE_REGISTER0r_ROBO2 */
        /* reg            CRU_CRU_OTP_STATUS_VALUE_REGISTER0r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x130,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1859,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_STATUS_VALUE_REGISTER1r_ROBO2 */
        /* reg            CRU_CRU_OTP_STATUS_VALUE_REGISTER1r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x134,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1860,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_STATUS_VALUE_REGISTER2r_ROBO2 */
        /* reg            CRU_CRU_OTP_STATUS_VALUE_REGISTER2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x138,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1861,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_OTP_STATUS_VALUE_REGISTER3r_ROBO2 */
        /* reg            CRU_CRU_OTP_STATUS_VALUE_REGISTER3r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x13c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 1862,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PDN_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ 0,
        /* nFields     */ 32,
        /* fields idx  */ 1863,
        SOC_RESET_VAL_DEC(0xbff0b340, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTER_2r_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PDN_REGISTER_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x424,
        /* flags       */ 0,
        /* nFields     */ 32,
        /* fields idx  */ 1895,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTER_3r_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PDN_REGISTER_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ 0,
        /* nFields     */ 32,
        /* fields idx  */ 1927,
        SOC_RESET_VAL_DEC(0xbbffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTER_4r_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PDN_REGISTER_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x42c,
        /* flags       */ 0,
        /* nFields     */ 24,
        /* fields idx  */ 1959,
        SOC_RESET_VAL_DEC(0x00fff7bb, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTER_5r_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PDN_REGISTER_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x430,
        /* flags       */ 0,
        /* nFields     */ 12,
        /* fields idx  */ 1983,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTER_BCM53158_A0r_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PDN_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ 0,
        /* nFields     */ 32,
        /* fields idx  */ 1995,
        SOC_RESET_VAL_DEC(0xbff0b300, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PUP_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PUP_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x408,
        /* flags       */ 0,
        /* nFields     */ 32,
        /* fields idx  */ 2027,
        SOC_RESET_VAL_DEC(0x400f4cbf, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PUP_REGISTER_2r_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PUP_REGISTER_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40c,
        /* flags       */ 0,
        /* nFields     */ 32,
        /* fields idx  */ 2059,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PUP_REGISTER_3r_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PUP_REGISTER_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x410,
        /* flags       */ 0,
        /* nFields     */ 32,
        /* fields idx  */ 2091,
        SOC_RESET_VAL_DEC(0x44000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PUP_REGISTER_4r_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PUP_REGISTER_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x414,
        /* flags       */ 0,
        /* nFields     */ 24,
        /* fields idx  */ 2123,
        SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_PUP_REGISTER_5r_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_PUP_REGISTER_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ 0,
        /* nFields     */ 12,
        /* fields idx  */ 2147,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ 0,
        /* nFields     */ 21,
        /* fields idx  */ 2159,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PAD_CONTROL_REGISTER_2r_ROBO2 */
        /* reg            CRU_CRU_PAD_CONTROL_REGISTER_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x404,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 2180,
        SOC_RESET_VAL_DEC(0x066db6db, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PHY_SERDES_PLL_STATUS_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_PHY_SERDES_PLL_STATUS_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x348,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 2189,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_LOOP_CTRL1r_ROBO2 */
        /* reg            CRU_CRU_PLL1_LOOP_CTRL1r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 2194,
        SOC_RESET_VAL_DEC(0x01a0500c, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_LOOP_CTRL2r_ROBO2 */
        /* reg            CRU_CRU_PLL1_LOOP_CTRL2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x58,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2202,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_LOOP_CTRL3r_ROBO2 */
        /* reg            CRU_CRU_PLL1_LOOP_CTRL3r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2203,
        SOC_RESET_VAL_DEC(0x86000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_LOOP_CTRL4r_ROBO2 */
        /* reg            CRU_CRU_PLL1_LOOP_CTRL4r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2204,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL1r_ROBO2 */
        /* reg            CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL1r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6c,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 2205,
        SOC_RESET_VAL_DEC(0x00200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL2r_ROBO2 */
        /* reg            CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 2210,
        SOC_RESET_VAL_DEC(0x01901814, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL3r_ROBO2 */
        /* reg            CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL3r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x74,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2216,
        SOC_RESET_VAL_DEC(0x00001414, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_RESET_CTRLr_ROBO2 */
        /* reg            CRU_CRU_PLL1_RESET_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2220,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_SPECTRUM_CONTROLr_ROBO2 */
        /* reg            CRU_CRU_PLL1_SPECTRUM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x64,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2222,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_SPECTRUM_CONTROL2r_ROBO2 */
        /* reg            CRU_CRU_PLL1_SPECTRUM_CONTROL2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2224,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PLL1_STATUSr_ROBO2 */
        /* reg            CRU_CRU_PLL1_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2225,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PVT_ADC_DATAr_ROBO2 */
        /* reg            CRU_CRU_PVT_ADC_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2228,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PVT_CTRL1r_ROBO2 */
        /* reg            CRU_CRU_PVT_CTRL1r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 2229,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PVT_CTRL2r_ROBO2 */
        /* reg            CRU_CRU_PVT_CTRL2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2236,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PVT_DAC_DATAr_ROBO2 */
        /* reg            CRU_CRU_PVT_DAC_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2237,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_PVT_STATUSr_ROBO2 */
        /* reg            CRU_CRU_PVT_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 2238,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_QSGMII_PM_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_QSGMII_PM_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x350,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 2244,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_R8051_RESTART_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_R8051_RESTART_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2251,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_R8051_TO_EXTCPU_INTR_REGr_ROBO2 */
        /* reg            CRU_CRU_R8051_TO_EXTCPU_INTR_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2252,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_R8051_TO_EXTCPU_MAILBOX0_REGr_ROBO2 */
        /* reg            CRU_CRU_R8051_TO_EXTCPU_MAILBOX0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x250,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2253,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_R8051_TO_EXTCPU_MAILBOX1_REGr_ROBO2 */
        /* reg            CRU_CRU_R8051_TO_EXTCPU_MAILBOX1_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x254,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2254,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_R8051_TO_M7_INTR_REGr_ROBO2 */
        /* reg            CRU_CRU_R8051_TO_M7_INTR_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2255,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_R8051_TO_M7_MAILBOX0_REGr_ROBO2 */
        /* reg            CRU_CRU_R8051_TO_M7_MAILBOX0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x240,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2256,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_R8051_TO_M7_MAILBOX1_REGr_ROBO2 */
        /* reg            CRU_CRU_R8051_TO_M7_MAILBOX1_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x244,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2257,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER0r_ROBO2 */
        /* reg            CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER0r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x120,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2258,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER1r_ROBO2 */
        /* reg            CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER1r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x124,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2259,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER2r_ROBO2 */
        /* reg            CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x128,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2260,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER3r_ROBO2 */
        /* reg            CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER3r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2261,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_RAW_STRAP_STATUS_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_RAW_STRAP_STATUS_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2262,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_RESET_SEQUENCE_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_RESET_SEQUENCE_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x464,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2263,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_REVISION_ID_REGr_ROBO2 */
        /* reg            CRU_CRU_REVISION_ID_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2264,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SEMAPHORE_REG0r_ROBO2 */
        /* reg            CRU_CRU_SEMAPHORE_REG0r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x270,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2265,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SEMAPHORE_REG1r_ROBO2 */
        /* reg            CRU_CRU_SEMAPHORE_REG1r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x274,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2265,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SEMAPHORE_REG2r_ROBO2 */
        /* reg            CRU_CRU_SEMAPHORE_REG2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x278,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2265,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SEMAPHORE_REG3r_ROBO2 */
        /* reg            CRU_CRU_SEMAPHORE_REG3r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x27c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2265,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SFP_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_SFP_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x33c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 2266,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SFP_TX_FAULT_STATUS_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_SFP_TX_FAULT_STATUS_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x340,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2274,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0r_ROBO2 */
        /* reg            CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x458,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2278,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_ECO_CONTROL_REGISTER_1r_ROBO2 */
        /* reg            CRU_CRU_SPARE_ECO_CONTROL_REGISTER_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x45c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2263,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0_BCM53158_A0r_ROBO2 */
        /* reg            CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x458,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2263,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_REGISTER0r_ROBO2 */
        /* reg            CRU_CRU_SPARE_REGISTER0r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2279,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_REGISTER1r_ROBO2 */
        /* reg            CRU_CRU_SPARE_REGISTER1r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x174,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2280,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_REGISTER2r_ROBO2 */
        /* reg            CRU_CRU_SPARE_REGISTER2r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x178,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2281,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_REGISTER3r_ROBO2 */
        /* reg            CRU_CRU_SPARE_REGISTER3r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x17c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2282,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_REGISTER4r_ROBO2 */
        /* reg            CRU_CRU_SPARE_REGISTER4r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2283,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_REGISTER5r_ROBO2 */
        /* reg            CRU_CRU_SPARE_REGISTER5r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x184,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2284,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_REGISTER6r_ROBO2 */
        /* reg            CRU_CRU_SPARE_REGISTER6r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x188,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2285,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SPARE_REGISTER7r_ROBO2 */
        /* reg            CRU_CRU_SPARE_REGISTER7r_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2286,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_STRAP_LATCH_ENABLE_CONTROLr_ROBO2 */
        /* reg            CRU_CRU_STRAP_LATCH_ENABLE_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2287,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_STRAP_OVERRIDE_CONTROL_REGr_ROBO2 */
        /* reg            CRU_CRU_STRAP_OVERRIDE_CONTROL_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2288,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_STRAP_OVERRIDE_VALUE_REGr_ROBO2 */
        /* reg            CRU_CRU_STRAP_OVERRIDE_VALUE_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2289,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_STRAP_STATUS_REGr_ROBO2 */
        /* reg            CRU_CRU_STRAP_STATUS_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2290,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_SW_TOP_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_SW_TOP_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 2291,
        SOC_RESET_VAL_DEC(0x00002002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_TESTMODE_STATUS_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_TESTMODE_STATUS_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x450,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2299,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_WDOG_RESET_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_WDOG_RESET_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x460,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2300,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_XFP0_STATUS_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_XFP0_STATUS_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x334,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2301,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_XFP1_STATUS_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_XFP1_STATUS_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x338,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2304,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_XFP_CONTROL_REGISTERr_ROBO2 */
        /* reg            CRU_CRU_XFP_CONTROL_REGISTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x330,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 2307,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_CRU_XTAL_CONTROL_REGr_ROBO2 */
        /* reg            CRU_CRU_XTAL_CONTROL_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[7],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* fields idx  */ 2313,
        SOC_RESET_VAL_DEC(0x149ea7a0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_BISR_DEBUG_DATAr_ROBO2 */
        /* reg            CRU_OTPC_BISR_DEBUG_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2326,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_BISR_LOAD_DONE_STATUSr_ROBO2 */
        /* reg            CRU_OTPC_BISR_LOAD_DONE_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2327,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_BISR_LOAD_STATUSr_ROBO2 */
        /* reg            CRU_OTPC_BISR_LOAD_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* fields idx  */ 2329,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_CHIP_CONFIG_ECC_STATUSr_ROBO2 */
        /* reg            CRU_OTPC_CHIP_CONFIG_ECC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 2336,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_MOTP_CHECKSUM_STATUSr_ROBO2 */
        /* reg            CRU_OTPC_MOTP_CHECKSUM_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 2341,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_OTPC_CMD_STARTr_ROBO2 */
        /* reg            CRU_OTPC_OTPC_CMD_STARTr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2344,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_OTPC_COMMANDr_ROBO2 */
        /* reg            CRU_OTPC_OTPC_COMMANDr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2346,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_OTPC_CPUADDR_REGr_ROBO2 */
        /* reg            CRU_OTPC_OTPC_CPUADDR_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2348,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_OTPC_CPU_DATAr_ROBO2 */
        /* reg            CRU_OTPC_OTPC_CPU_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2350,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_OTPC_CPU_STATUSr_ROBO2 */
        /* reg            CRU_OTPC_OTPC_CPU_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2351,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_OTPC_CPU_WRITE_REGr_ROBO2 */
        /* reg            CRU_OTPC_OTPC_CPU_WRITE_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2353,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_OTPC_MODE_REGr_ROBO2 */
        /* reg            CRU_OTPC_OTPC_MODE_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2354,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_OTPC_SOFT_RESET_CNTRLr_ROBO2 */
        /* reg            CRU_OTPC_OTPC_SOFT_RESET_CNTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUSr_ROBO2 */
        /* reg            CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 32,
        /* fields idx  */ 2360,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS_1r_ROBO2 */
        /* reg            CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 32,
        /* fields idx  */ 2392,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_DONE_STATUSr_ROBO2 */
        /* reg            CRU_OTPC_PDG_BISR_LOAD_DONE_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 32,
        /* fields idx  */ 2424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS_1r_ROBO2 */
        /* reg            CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 32,
        /* fields idx  */ 2456,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_GO_STATUSr_ROBO2 */
        /* reg            CRU_OTPC_PDG_BISR_LOAD_GO_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 32,
        /* fields idx  */ 2488,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_GO_STATUS_1r_ROBO2 */
        /* reg            CRU_OTPC_PDG_BISR_LOAD_GO_STATUS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 32,
        /* fields idx  */ 2520,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUSr_ROBO2 */
        /* reg            CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 32,
        /* fields idx  */ 2552,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1r_ROBO2 */
        /* reg            CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 32,
        /* fields idx  */ 2584,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUSr_ROBO2 */
        /* reg            CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 32,
        /* fields idx  */ 2616,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1r_ROBO2 */
        /* reg            CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[0],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 32,
        /* fields idx  */ 2648,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_CAPTURE_STATUSr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_CAPTURE_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2680,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fe0, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS_CLRr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS_CLRr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2682,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_COUNTER_CONFIG_SELECTr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_COUNTER_CONFIG_SELECTr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2683,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_CONTROLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_DPLL_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x51c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2684,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_COEFFICIENTSr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_COEFFICIENTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2686,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x514,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2689,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2689,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x508,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2690,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2691,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2692,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x504,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2693,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_SYNC_SOURCE_SELr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_DPLL_SYNC_SOURCE_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x524,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2694,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_FIFO_STATUSr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_FIFO_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2695,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_0_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_GPIO_0_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_1_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_GPIO_1_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x304,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_2_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_GPIO_2_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x308,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_3_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_GPIO_3_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_4_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_GPIO_4_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_5_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_GPIO_5_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x314,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_6_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_GPIO_6_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_7_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_GPIO_7_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x31c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2698,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 2699,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00fcffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERRUPT_CLRr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERRUPT_CLRr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2702,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERRUPT_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERRUPT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x224,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2703,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERRUPT_STATUSr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERRUPT_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2704,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2706,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_DOWN_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_DOWN_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_OUTPUT_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_OUTPUT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2709,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_UP_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_UP_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x11c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2706,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_DOWN_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_DOWN_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x128,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_OUTPUT_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_OUTPUT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x120,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2709,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x130,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_UP_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_UP_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x124,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x138,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2706,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_DOWN_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_DOWN_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x144,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_OUTPUT_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_OUTPUT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x13c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2709,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x148,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_UP_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_UP_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x154,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2706,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_DOWN_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_DOWN_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x160,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_OUTPUT_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_OUTPUT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x158,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2709,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x164,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x168,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_UP_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_UP_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x15c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2706,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_DOWN_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_DOWN_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x17c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_OUTPUT_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_OUTPUT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x174,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2709,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x184,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_UP_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_UP_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x178,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2706,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_DOWN_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_DOWN_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x198,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_OUTPUT_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_OUTPUT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x190,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2709,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x19c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_UP_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_UP_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x194,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2706,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_DOWN_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_DOWN_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_OUTPUT_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_OUTPUT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2709,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_UP_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_UP_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2706,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_DOWN_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_DOWN_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1d0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_OUTPUT_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_OUTPUT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2709,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1d4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1d8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_UP_EVENT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_UP_EVENT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1cc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_NCO_CONTROL_SOURCE_SELr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_NCO_CONTROL_SOURCE_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2712,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_A_COUNT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_A_COUNT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_B_COUNT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_B_COUNT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_C_COUNT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_C_COUNT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x208,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_D_COUNT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_D_COUNT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_E_COUNT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_E_COUNT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_F_COUNT_CTRLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_F_COUNT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x214,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNC_IN_0_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_SYNC_IN_0_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNC_IN_1_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_SYNC_IN_1_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x324,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNC_IN_2_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_SYNC_IN_2_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNC_IN_3_INPUT_DIVISORr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_SYNC_IN_3_INPUT_DIVISORr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x32c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2696,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_CONTROLr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2713,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_MODEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_MODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2714,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TMr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TMr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2715,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_COUNTER_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS0_COUNTER_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2716,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_FRACr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_FRACr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2717,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2718,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2719,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x234,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_COUNTER_ENABLEr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS1_COUNTER_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2716,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_FRACr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_FRACr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2717,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2718,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2719,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_LOWERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x238,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_UPPERr_ROBO2 */
        /* reg            CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[8],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x23c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_FRAME_SYNC_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_FRAME_SYNC_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2720,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPHY_SET_0_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_GPHY_SET_0_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2722,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPHY_SET_1_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_GPHY_SET_1_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2722,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_0_3_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_GPIO_0_3_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2723,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_12_15_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_GPIO_12_15_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2723,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_16_19_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_GPIO_16_19_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2723,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_20_23_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_GPIO_20_23_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2723,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_24_27_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_GPIO_24_27_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2723,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_28_31_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_GPIO_28_31_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2723,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_4_7_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_GPIO_4_7_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2723,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_8_11_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_GPIO_8_11_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2723,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_BYPASSr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_BYPASSr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2724,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_LOWERr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_LOWERr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2725,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_UPPERr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2726,
        SOC_RESET_VAL_DEC(0x00001e00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_SAMPLING_CLK_DIVr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_SAMPLING_CLK_DIVr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2727,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_A_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_A_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2722,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_B_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_B_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2722,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_C_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_C_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2722,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_D_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_D_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2722,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_E_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_E_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2722,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_F_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_F_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2722,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNC_MUX_SELr_ROBO2 */
        /* reg            CRU_TS_TOP_TIMESYNC_SYNC_MUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2728,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL0r_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_CONTROL0r_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 2730,
        SOC_RESET_VAL_DEC(0x00001c00, 0x00000000)
        SOC_RESET_MASK_DEC(0xc007ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL1r_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_CONTROL1r_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2736,
        SOC_RESET_VAL_DEC(0x88000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfc000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL3r_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_CONTROL3r_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10c,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 2739,
        SOC_RESET_VAL_DEC(0x01901414, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ff7fdff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL4r_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_CONTROL4r_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 2745,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ff7fdff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL5r_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_CONTROL5r_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2751,
        SOC_RESET_VAL_DEC(0xc0805804, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL6r_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_CONTROL6r_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x118,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2752,
        SOC_RESET_VAL_DEC(0x40018000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL7r_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_CONTROL7r_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x11c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 2753,
        SOC_RESET_VAL_DEC(0x32008030, 0x00000000)
        SOC_RESET_MASK_DEC(0xf3f1f73f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL8r_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_CONTROL8r_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x120,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2760,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL9r_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_CONTROL9r_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x124,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2762,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL10r_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_CONTROL10r_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x128,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2764,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_FUNC_PATTERN_CLK_CONTROLr_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_FUNC_PATTERN_CLK_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x130,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2765,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_STATUSr_ROBO2 */
        /* reg            CRU_TS_TOP_TS_LCPLL_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[5],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2766,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_GPHY_DIG1_DLL_STATr_ROBO2 */
        /* reg            GPHY_DIG1_DLL_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[26],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2768,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_GPHY_DIG1_EEE_DEFr_ROBO2 */
        /* reg            GPHY_DIG1_EEE_DEFr_ROBO2 */
        /* block index */ soc_robo2_block_list[26],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 2769,
        SOC_RESET_VAL_DEC(0x0fff0fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_GPHY_DIG1_ENERGYr_ROBO2 */
        /* reg            GPHY_DIG1_ENERGYr_ROBO2 */
        /* block index */ soc_robo2_block_list[26],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2775,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_GPHY_DIG1_GPHY_INTEr_ROBO2 */
        /* reg            GPHY_DIG1_GPHY_INTEr_ROBO2 */
        /* block index */ soc_robo2_block_list[26],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2776,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_GPHY_DIG1_GPHY_INTSr_ROBO2 */
        /* reg            GPHY_DIG1_GPHY_INTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[26],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2777,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_GPHY_DIG1_PHY1_STATr_ROBO2 */
        /* reg            GPHY_DIG1_PHY1_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[26],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 2778,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_GPHY_DIG1_PHY2_STATr_ROBO2 */
        /* reg            GPHY_DIG1_PHY2_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[26],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 2778,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_GPHY_DIG1_PHY3_STATr_ROBO2 */
        /* reg            GPHY_DIG1_PHY3_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[26],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 2778,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_GPHY_DIG1_PHY4_STATr_ROBO2 */
        /* reg            GPHY_DIG1_PHY4_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[26],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 2778,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_CLK_DIVr_ROBO2 */
        /* reg            LED_LEDUP0_CLK_DIVr_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2786,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_CLK_PARAMSr_ROBO2 */
        /* reg            LED_LEDUP0_CLK_PARAMSr_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2787,
        SOC_RESET_VAL_DEC(0x005b8d80, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_CTRLr_ROBO2 */
        /* reg            LED_LEDUP0_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2788,
        SOC_RESET_VAL_DEC(0x0000014a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_DATA_RAMr_ROBO2 */
        /* reg            LED_LEDUP0_DATA_RAMr_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 256,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 2791,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_0_3r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_0_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2792,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_12_15r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_12_15r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2796,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_16_19r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_16_19r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2800,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_20_23r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_20_23r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2804,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_24_27r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_24_27r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2808,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_28_31r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_28_31r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2812,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_32_35r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_32_35r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2816,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_36_39r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_36_39r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2820,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_40_43r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_40_43r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2824,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_44_47r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_44_47r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2828,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_48_51r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_48_51r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2832,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_4_7r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_4_7r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2836,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_52_55r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_52_55r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2840,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_56_59r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_56_59r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2844,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_60_63r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_60_63r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2848,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_8_11r_ROBO2 */
        /* reg            LED_LEDUP0_PORT_ORDER_REMAP_8_11r_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 2852,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_PROGRAM_RAMr_ROBO2 */
        /* reg            LED_LEDUP0_PROGRAM_RAMr_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 256,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 2791,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ROBO2 */
        /* reg            LED_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2856,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_SCANOUT_COUNT_UPPERr_ROBO2 */
        /* reg            LED_LEDUP0_SCANOUT_COUNT_UPPERr_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2857,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_STATUSr_ROBO2 */
        /* reg            LED_LEDUP0_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 2858,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_LED_LEDUP0_TM_CONTROLr_ROBO2 */
        /* reg            LED_LEDUP0_TM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[15],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x58,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2715,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_AUX_SELr_ROBO2 */
        /* reg            M7SS_GPIO_GP_AUX_SELr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2861,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_DATA_INr_ROBO2 */
        /* reg            M7SS_GPIO_GP_DATA_INr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2862,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_DATA_OUTr_ROBO2 */
        /* reg            M7SS_GPIO_GP_DATA_OUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2863,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_INIT_VALr_ROBO2 */
        /* reg            M7SS_GPIO_GP_INIT_VALr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2864,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_INT_CLRr_ROBO2 */
        /* reg            M7SS_GPIO_GP_INT_CLRr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2865,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_INT_DEr_ROBO2 */
        /* reg            M7SS_GPIO_GP_INT_DEr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2866,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_INT_EDGEr_ROBO2 */
        /* reg            M7SS_GPIO_GP_INT_EDGEr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2867,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_INT_MSKr_ROBO2 */
        /* reg            M7SS_GPIO_GP_INT_MSKr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2868,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_INT_MSTATr_ROBO2 */
        /* reg            M7SS_GPIO_GP_INT_MSTATr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2869,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_INT_STATr_ROBO2 */
        /* reg            M7SS_GPIO_GP_INT_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2870,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_INT_TYPEr_ROBO2 */
        /* reg            M7SS_GPIO_GP_INT_TYPEr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2871,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_OUT_ENr_ROBO2 */
        /* reg            M7SS_GPIO_GP_OUT_ENr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2872,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_PAD_RESr_ROBO2 */
        /* reg            M7SS_GPIO_GP_PAD_RESr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2873,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_PRB_ENABLEr_ROBO2 */
        /* reg            M7SS_GPIO_GP_PRB_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2874,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_PRB_OEr_ROBO2 */
        /* reg            M7SS_GPIO_GP_PRB_OEr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2876,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_RES_ENr_ROBO2 */
        /* reg            M7SS_GPIO_GP_RES_ENr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2877,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_TEST_ENABLEr_ROBO2 */
        /* reg            M7SS_GPIO_GP_TEST_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2878,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_TEST_INPUTr_ROBO2 */
        /* reg            M7SS_GPIO_GP_TEST_INPUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* fields idx  */ 2879,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_GPIO_GP_TEST_OUTPUTr_ROBO2 */
        /* reg            M7SS_GPIO_GP_TEST_OUTPUTr_ROBO2 */
        /* block index */ soc_robo2_block_list[20],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2880,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_ADDR_LSBr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_ERROR_LOG_ADDR_LSBr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2881,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_COMPLETEr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_ERROR_LOG_COMPLETEr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x904,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2882,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_CONTROLr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_ERROR_LOG_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x900,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 2885,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_FLAGSr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_ERROR_LOG_FLAGSr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x91c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 11,
        /* fields idx  */ 2892,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_IDr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_ERROR_LOG_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x914,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2903,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_STATUSr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_ERROR_LOG_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x908,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 2905,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_INTERRUPT_STATUSr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_INTERRUPT_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 2908,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_RESET_CONTROLr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_RESET_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2911,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_RESET_READ_IDr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_RESET_READ_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x808,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2903,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_RESET_STATUSr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_RESET_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x804,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 2913,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_CB_IDM_RESET_WRITE_IDr_ROBO2 */
        /* reg            M7SS_IDM_CB_IDM_RESET_WRITE_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[14],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2903,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_ADDR_LSBr_ROBO2 */
        /* reg            M7SS_IDM_DS0_IDM_ERROR_LOG_ADDR_LSBr_ROBO2 */
        /* block index */ soc_robo2_block_list[24],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2881,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_COMPLETEr_ROBO2 */
        /* reg            M7SS_IDM_DS0_IDM_ERROR_LOG_COMPLETEr_ROBO2 */
        /* block index */ soc_robo2_block_list[24],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x904,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2882,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_CONTROLr_ROBO2 */
        /* reg            M7SS_IDM_DS0_IDM_ERROR_LOG_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[24],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x900,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 2885,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_FLAGSr_ROBO2 */
        /* reg            M7SS_IDM_DS0_IDM_ERROR_LOG_FLAGSr_ROBO2 */
        /* block index */ soc_robo2_block_list[24],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x91c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 11,
        /* fields idx  */ 2892,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_IDr_ROBO2 */
        /* reg            M7SS_IDM_DS0_IDM_ERROR_LOG_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[24],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x914,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2903,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_STATUSr_ROBO2 */
        /* reg            M7SS_IDM_DS0_IDM_ERROR_LOG_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[24],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x908,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 2905,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_DS0_IDM_INTERRUPT_STATUSr_ROBO2 */
        /* reg            M7SS_IDM_DS0_IDM_INTERRUPT_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[24],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 2908,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_DS0_IDM_RESET_READ_IDr_ROBO2 */
        /* reg            M7SS_IDM_DS0_IDM_RESET_READ_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[24],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x808,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2903,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_DS0_IDM_RESET_STATUSr_ROBO2 */
        /* reg            M7SS_IDM_DS0_IDM_RESET_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[24],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x804,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 2913,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_DS0_IDM_RESET_WRITE_IDr_ROBO2 */
        /* reg            M7SS_IDM_DS0_IDM_RESET_WRITE_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[24],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2903,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_ADDR_LSBr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_ERROR_LOG_ADDR_LSBr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x90c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 2881,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_COMPLETEr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_ERROR_LOG_COMPLETEr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x904,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2882,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_CONTROLr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_ERROR_LOG_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x900,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 2885,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_FLAGSr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_ERROR_LOG_FLAGSr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x91c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 11,
        /* fields idx  */ 2892,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_IDr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_ERROR_LOG_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x914,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2903,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_STATUSr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_ERROR_LOG_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x908,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 2905,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_INTERRUPT_STATUSr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_INTERRUPT_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xa00,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 2908,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_RESET_CONTROLr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_RESET_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2911,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_RESET_READ_IDr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_RESET_READ_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x808,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2903,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_RESET_STATUSr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_RESET_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x804,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 2913,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_IDM_SPIM_IDM_RESET_WRITE_IDr_ROBO2 */
        /* reg            M7SS_IDM_SPIM_IDM_RESET_WRITE_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[25],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x80c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 2903,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_CCCRr_ROBO2 */
        /* reg            M7SS_M7SC_CCCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2918,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_CDSRr_ROBO2 */
        /* reg            M7SS_M7SC_CDSRr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2921,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_CRSRr_ROBO2 */
        /* reg            M7SS_M7SC_CRSRr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2922,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_CWCRr_ROBO2 */
        /* reg            M7SS_M7SC_CWCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_ECO_CTRL0r_ROBO2 */
        /* reg            M7SS_M7SC_ECO_CTRL0r_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2926,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_ECO_CTRL1r_ROBO2 */
        /* reg            M7SS_M7SC_ECO_CTRL1r_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2927,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_M7_CONFIG_CTRLr_ROBO2 */
        /* reg            M7SS_M7SC_M7_CONFIG_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x74,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2928,
        SOC_RESET_VAL_DEC(0x02000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_MDD_MEMCTRLr_ROBO2 */
        /* reg            M7SS_M7SC_MDD_MEMCTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 2930,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_MDT_MEMCTRLr_ROBO2 */
        /* reg            M7SS_M7SC_MDT_MEMCTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 2930,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_MID_MEMCTRLr_ROBO2 */
        /* reg            M7SS_M7SC_MID_MEMCTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 2930,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_MIT_MEMCTRLr_ROBO2 */
        /* reg            M7SS_M7SC_MIT_MEMCTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 2930,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_MTD_MEMCTRLr_ROBO2 */
        /* reg            M7SS_M7SC_MTD_MEMCTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 2940,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_MTI_MEMCTRLr_ROBO2 */
        /* reg            M7SS_M7SC_MTI_MEMCTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 2940,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_QSPI_MEMCTRLr_ROBO2 */
        /* reg            M7SS_M7SC_QSPI_MEMCTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 2930,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_QSPI_SIDEBUS_CTRLr_ROBO2 */
        /* reg            M7SS_M7SC_QSPI_SIDEBUS_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2949,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_QSPI_SIDEBUS_STATUSr_ROBO2 */
        /* reg            M7SS_M7SC_QSPI_SIDEBUS_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2950,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_RACRr_ROBO2 */
        /* reg            M7SS_M7SC_RACRr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 2951,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_SPI_MASTER_CTRLr_ROBO2 */
        /* reg            M7SS_M7SC_SPI_MASTER_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2954,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_UCCRr_ROBO2 */
        /* reg            M7SS_M7SC_UCCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2955,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_VTORr_ROBO2 */
        /* reg            M7SS_M7SC_VTORr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2956,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_M7SC_VTVRr_ROBO2 */
        /* reg            M7SS_M7SC_VTVRr_ROBO2 */
        /* block index */ soc_robo2_block_list[23],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 2957,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_ADDRESSr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_ADDRESSr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x244,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 2958,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 2960,
        SOC_RESET_VAL_DEC(0x0b200019, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_109_100r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_109_100r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x148,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 2965,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_119_110r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_119_110r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14c,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 2975,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_129_120r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_129_120r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x150,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 2985,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_139_130r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_139_130r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c0,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 2995,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_149_140r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_149_140r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c4,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3005,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_159_150r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_159_150r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c8,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3015,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_169_160r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_169_160r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1cc,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3025,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_179_170r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_179_170r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1d0,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3035,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_189_180r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_189_180r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1d4,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3045,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_191_190r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_191_190r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3055,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_19_10r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_19_10r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3057,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_29_20r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_29_20r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x74,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3067,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_39_30r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_39_30r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3077,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_49_40r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_49_40r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7c,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3087,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_59_50r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_59_50r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3097,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_69_60r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_69_60r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x84,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3107,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_79_70r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_79_70r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3117,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_89_80r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_89_80r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8c,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3127,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_99_90r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_99_90r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x144,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3137,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_9_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_9_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6c,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3147,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_CLR_SCAN_STATUSr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_CLR_SCAN_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x124,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 3157,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001110, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_CONFIGr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x184,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3160,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_CTRLr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x248,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3161,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x158,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3163,
        SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x15c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3167,
        SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x160,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3171,
        SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x164,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3175,
        SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x168,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3179,
        SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3183,
        SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x16c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3187,
        SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3191,
        SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1dc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3195,
        SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1e0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3199,
        SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1e4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3203,
        SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1e8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3207,
        SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1ec,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3211,
        SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1f0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3215,
        SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1f4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3219,
        SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1f8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3223,
        SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3227,
        SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1fc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3231,
        SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3235,
        SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3239,
        SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x208,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3243,
        SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3247,
        SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3251,
        SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x214,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3255,
        SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3259,
        SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3263,
        SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3267,
        SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xac,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3271,
        SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3275,
        SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3279,
        SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3283,
        SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x94,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3287,
        SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xbc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3291,
        SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3295,
        SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3299,
        SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3303,
        SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xcc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3307,
        SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3311,
        SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3315,
        SOC_RESET_VAL_DEC(0x04030201, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xd8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3319,
        SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xdc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3323,
        SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3327,
        SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3331,
        SOC_RESET_VAL_DEC(0x08070605, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3335,
        SOC_RESET_VAL_DEC(0x14131211, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3339,
        SOC_RESET_VAL_DEC(0x18171615, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xec,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3343,
        SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3347,
        SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x154,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3351,
        SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x64,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1bc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_LINK_STATUS_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3356,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_LINK_STATUS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3356,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_LINK_STATUS_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3356,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_LINK_STATUS_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x128,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3356,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_LINK_STATUS_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x188,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3356,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_LINK_STATUS_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3356,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PARAMr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PARAMr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x23c,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 3357,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe3ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 3363,
        SOC_RESET_VAL_DEC(0x03200019, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3366,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3366,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3366,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x138,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3366,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3366,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3366,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3367,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x58,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3367,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3367,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x13c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3367,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3367,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3367,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_READ_DATAr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_READ_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x240,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3368,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3369,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3369,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3369,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x174,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3369,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3369,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3369,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3370,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3370,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3370,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x178,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3370,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x224,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3370,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3370,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x12c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x190,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x194,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_CTRLr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_SCAN_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* fields idx  */ 3372,
        SOC_RESET_VAL_DEC(0x20001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3331f1f3, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x134,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3355,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_STATUSr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_SCAN_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 3382,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001111, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_STATr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3386,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3387,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3387,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3387,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x17c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3387,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3387,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x230,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3387,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x118,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x11c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x120,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x234,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x238,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3388,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_0r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_1r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_2r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_3r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_3r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x130,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_4r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_4r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x198,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_5r_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_5r_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x19c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3371,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_MDIO_CMIC_RATE_ADJUST_INT_MDIOr_ROBO2 */
        /* reg            M7SS_MDIO_CMIC_RATE_ADJUST_INT_MDIOr_ROBO2 */
        /* block index */ soc_robo2_block_list[2],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3389,
        SOC_RESET_VAL_DEC(0x00010006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_PWM_PWMCTLr_ROBO2 */
        /* reg            M7SS_PWM_PWMCTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[11],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 3391,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00078f0f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_PWM_PWM_DUTYHI_COUNT0r_ROBO2 */
        /* reg            M7SS_PWM_PWM_DUTYHI_COUNT0r_ROBO2 */
        /* block index */ soc_robo2_block_list[11],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3394,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_PWM_PWM_DUTYHI_COUNT1r_ROBO2 */
        /* reg            M7SS_PWM_PWM_DUTYHI_COUNT1r_ROBO2 */
        /* block index */ soc_robo2_block_list[11],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3395,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_PWM_PWM_DUTYHI_COUNT2r_ROBO2 */
        /* reg            M7SS_PWM_PWM_DUTYHI_COUNT2r_ROBO2 */
        /* block index */ soc_robo2_block_list[11],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3396,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_PWM_PWM_DUTYHI_COUNT3r_ROBO2 */
        /* reg            M7SS_PWM_PWM_DUTYHI_COUNT3r_ROBO2 */
        /* block index */ soc_robo2_block_list[11],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3397,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_PWM_PWM_PERIOD_COUNT0r_ROBO2 */
        /* reg            M7SS_PWM_PWM_PERIOD_COUNT0r_ROBO2 */
        /* block index */ soc_robo2_block_list[11],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3398,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_PWM_PWM_PERIOD_COUNT1r_ROBO2 */
        /* reg            M7SS_PWM_PWM_PERIOD_COUNT1r_ROBO2 */
        /* block index */ soc_robo2_block_list[11],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3399,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_PWM_PWM_PERIOD_COUNT2r_ROBO2 */
        /* reg            M7SS_PWM_PWM_PERIOD_COUNT2r_ROBO2 */
        /* block index */ soc_robo2_block_list[11],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3400,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_PWM_PWM_PERIOD_COUNT3r_ROBO2 */
        /* reg            M7SS_PWM_PWM_PERIOD_COUNT3r_ROBO2 */
        /* block index */ soc_robo2_block_list[11],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3401,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_PWM_PWM_PRESCALEr_ROBO2 */
        /* reg            M7SS_PWM_PWM_PRESCALEr_ROBO2 */
        /* block index */ soc_robo2_block_list[11],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3402,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_B0_CTRLr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_B0_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3406,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_B0_STATUSr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_B0_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* fields idx  */ 3408,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_B1_CTRLr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_B1_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3415,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_B1_STATUSr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_B1_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* fields idx  */ 3417,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 3424,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 3429,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3434,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3436,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3438,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3440,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3442,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3444,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BUSY_STATUSr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_BUSY_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 1509,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 3446,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3449,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_INTR_STATUSr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_INTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 3451,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3454,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_REVISION_IDr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_REVISION_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 3456,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_SCRATCHr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_SCRATCHr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3459,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr_ROBO2 */
        /* reg            M7SS_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 3460,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM00r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM00r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x340,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM01r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM01r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x344,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM02r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM02r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x348,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM03r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM03r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x34c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM04r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM04r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x350,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM05r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM05r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x354,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM06r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM06r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x358,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM07r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM07r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x35c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM08r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM08r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x360,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM09r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM09r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x364,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM10r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM10r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x368,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM11r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM11r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x36c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM12r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM12r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x370,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM13r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM13r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x374,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM14r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM14r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x378,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM15r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CDRAM15r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x37c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3466,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_CPTQPr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_CPTQPr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x224,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 3468,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_DISABLE_FLUSH_GENr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_DISABLE_FLUSH_GENr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x384,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3470,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_ENDQPr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_ENDQPr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x214,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3472,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_INTERRUPT_MSPI_DONEr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_INTERRUPT_MSPI_DONEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x3b4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3474,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x3b8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3475,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_MSPI_STATUSr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_MSPI_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 3476,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_NEWQPr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_NEWQPr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3479,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM00r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM00r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2c0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM01r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM01r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2c4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM02r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM02r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2c8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM03r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM03r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2cc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM04r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM04r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2d0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM05r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM05r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2d4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM06r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM06r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2d8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM07r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM07r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2dc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM08r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM08r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2e0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM09r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM09r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2e4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM10r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM10r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2e8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM11r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM11r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2ec,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM12r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM12r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2f0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM13r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM13r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2f4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM14r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM14r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2f8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM15r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM15r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2fc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM16r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM16r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM17r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM17r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x304,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM18r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM18r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x308,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM19r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM19r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x30c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM20r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM20r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM21r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM21r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x314,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM22r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM22r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM23r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM23r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x31c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM24r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM24r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x320,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM25r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM25r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x324,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM26r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM26r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x328,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM27r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM27r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x32c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM28r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM28r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x330,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM29r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM29r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x334,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM30r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM30r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x338,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM31r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_RXRAM31r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x33c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3481,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_SPCR2r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_SPCR2r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 3483,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_SPCR0_LSBr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_SPCR0_LSBr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3492,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_SPCR0_MSBr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_SPCR0_MSBr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 3494,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_SPCR1_LSBr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_SPCR1_LSBr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x208,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3500,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_SPCR1_MSBr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_SPCR1_MSBr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3502,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM00r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM00r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x240,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM01r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM01r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x244,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM02r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM02r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x248,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM03r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM03r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x24c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM04r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM04r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x250,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM05r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM05r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x254,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM06r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM06r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x258,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM07r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM07r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x25c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM08r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM08r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x260,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM09r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM09r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x264,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM10r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM10r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x268,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM11r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM11r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x26c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM12r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM12r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x270,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM13r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM13r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x274,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM14r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM14r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x278,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM15r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM15r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x27c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM16r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM16r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x280,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM17r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM17r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x284,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM18r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM18r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x288,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM19r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM19r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x28c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM20r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM20r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x290,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM21r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM21r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x294,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM22r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM22r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x298,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM23r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM23r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x29c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM24r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM24r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2a0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM25r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM25r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2a4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM26r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM26r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2a8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM27r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM27r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2ac,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM28r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM28r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2b0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM29r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM29r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2b4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM30r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM30r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2b8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM31r_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_TXRAM31r_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x2bc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3504,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_MSPI_WRITE_LOCKr_ROBO2 */
        /* reg            M7SS_QSPI_MSPI_WRITE_LOCKr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x380,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3506,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_CTRLr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 3508,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_CURR_ADDRr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_CURR_ADDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x120,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3511,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_FULLNESSr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_FULLNESSr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x10c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 3512,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x3a0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3514,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_INTERRUPT_LR_IMPATIENTr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_INTERRUPT_LR_IMPATIENTr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x3a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3515,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_INTERRUPT_LR_OVERREADr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_INTERRUPT_LR_OVERREADr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x3b0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3516,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x3ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3517,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x3a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3518,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_NUM_WORDSr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_NUM_WORDSr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3519,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_READ_DATAr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_READ_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x118,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3520,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_START_ADDRr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_START_ADDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3521,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_STATUSr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 3522,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_WATERMARKr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_WATERMARKr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3526,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_QSPI_RAF_WORD_CNTr_ROBO2 */
        /* reg            M7SS_QSPI_RAF_WORD_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[16],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x11c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3528,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_RNG_RBG_SOFT_RESETr_ROBO2 */
        /* reg            M7SS_RNG_RBG_SOFT_RESETr_ROBO2 */
        /* block index */ soc_robo2_block_list[22],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3529,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_RNG_RNG_CTRLr_ROBO2 */
        /* reg            M7SS_RNG_RNG_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[22],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3530,
        SOC_RESET_VAL_DEC(0x00006000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_RNG_RNG_FIFO_COUNTr_ROBO2 */
        /* reg            M7SS_RNG_RNG_FIFO_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[22],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 3532,
        SOC_RESET_VAL_DEC(0x80001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_RNG_RNG_FIFO_DATAr_ROBO2 */
        /* reg            M7SS_RNG_RNG_FIFO_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[22],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3538,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_RNG_RNG_INT_ENABLEr_ROBO2 */
        /* reg            M7SS_RNG_RNG_INT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[22],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 3539,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8002003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_RNG_RNG_INT_STATUSr_ROBO2 */
        /* reg            M7SS_RNG_RNG_INT_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[22],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 3547,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8002003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_RNG_RNG_REV_IDr_ROBO2 */
        /* reg            M7SS_RNG_RNG_REV_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[22],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 3555,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_RNG_RNG_SOFT_RESETr_ROBO2 */
        /* reg            M7SS_RNG_RNG_SOFT_RESETr_ROBO2 */
        /* block index */ soc_robo2_block_list[22],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3529,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_RNG_RNG_TOTAL_BIT_COUNTr_ROBO2 */
        /* reg            M7SS_RNG_RNG_TOTAL_BIT_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[22],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3557,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_RNG_TYPE_TOTAL_BIT_COUNT_THRESHOLDr_ROBO2 */
        /* reg            M7SS_RNG_TYPE_TOTAL_BIT_COUNT_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[22],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3558,
        SOC_RESET_VAL_DEC(0x00009000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_ADDRESSr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_ADDRESSr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 3559,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_BIT_BANG_CONTROLr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_BIT_BANG_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3567,
        SOC_RESET_VAL_DEC(0xf0000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_CONFIGr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* fields idx  */ 3571,
        SOC_RESET_VAL_DEC(0x000f0c00, 0x00000000)
        SOC_RESET_MASK_DEC(0xfc0f0c00, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_EVENT_ENABLEr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_EVENT_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* fields idx  */ 3580,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffe00000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_EVENT_STATUSr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_EVENT_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 11,
        /* fields idx  */ 3591,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffe00000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_MASTER_COMMANDr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_MASTER_COMMANDr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 3602,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xce001fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_MASTER_DATA_READr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_MASTER_DATA_READr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 3608,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe00000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_MASTER_DATA_WRITEr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_MASTER_DATA_WRITEr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 2,
        /* fields idx  */ 3611,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x800000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_MASTER_FIFO_CONTROLr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_MASTER_FIFO_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3613,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc07f3f00, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_SLAVE_COMMANDr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_SLAVE_COMMANDr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3617,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc3800100, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_SLAVE_DATA_READr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_SLAVE_DATA_READr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 3621,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf00000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_SLAVE_DATA_WRITEr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_SLAVE_DATA_WRITEr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 2,
        /* fields idx  */ 3624,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x800000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_SLAVE_FIFO_CONTROLr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_SLAVE_FIFO_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3626,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc07f3f00, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_TIMING_CONFIGr_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_TIMING_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3630,
        SOC_RESET_VAL_DEC(0x19003200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SMBUS_SMBUS_TIMING_CONFIG_2r_ROBO2 */
        /* reg            M7SS_SMBUS_SMBUS_TIMING_CONFIG_2r_ROBO2 */
        /* block index */ soc_robo2_block_list[4],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3634,
        SOC_RESET_VAL_DEC(0x0a113843, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPCPSRr_ROBO2 */
        /* reg            M7SS_SPI0_SSPCPSRr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3638,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPCR0r_ROBO2 */
        /* reg            M7SS_SPI0_SSPCR0r_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 3639,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPCR1r_ROBO2 */
        /* reg            M7SS_SPI0_SSPCR1r_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3644,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPDMACRr_ROBO2 */
        /* reg            M7SS_SPI0_SSPDMACRr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3648,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPDRr_ROBO2 */
        /* reg            M7SS_SPI0_SSPDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3650,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPICRr_ROBO2 */
        /* reg            M7SS_SPI0_SSPICRr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 2,
        /* fields idx  */ 3651,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPIMSCr_ROBO2 */
        /* reg            M7SS_SPI0_SSPIMSCr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3653,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPITIPr_ROBO2 */
        /* reg            M7SS_SPI0_SSPITIPr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x84,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 3657,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPITOPr_ROBO2 */
        /* reg            M7SS_SPI0_SSPITOPr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ 0,
        /* nFields     */ 14,
        /* fields idx  */ 3662,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPMISr_ROBO2 */
        /* reg            M7SS_SPI0_SSPMISr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 3676,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPPCELLID0r_ROBO2 */
        /* reg            M7SS_SPI0_SSPPCELLID0r_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xff0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3680,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPPCELLID1r_ROBO2 */
        /* reg            M7SS_SPI0_SSPPCELLID1r_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xff4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3681,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPPCELLID2r_ROBO2 */
        /* reg            M7SS_SPI0_SSPPCELLID2r_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xff8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3682,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPPCELLID3r_ROBO2 */
        /* reg            M7SS_SPI0_SSPPCELLID3r_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xffc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3683,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPPERIPHID0r_ROBO2 */
        /* reg            M7SS_SPI0_SSPPERIPHID0r_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfe0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3684,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPPERIPHID1r_ROBO2 */
        /* reg            M7SS_SPI0_SSPPERIPHID1r_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfe4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 3685,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPPERIPHID2r_ROBO2 */
        /* reg            M7SS_SPI0_SSPPERIPHID2r_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfe8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 3687,
        SOC_RESET_VAL_DEC(0x00000024, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPPERIPHID3r_ROBO2 */
        /* reg            M7SS_SPI0_SSPPERIPHID3r_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xfec,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3689,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPRISr_ROBO2 */
        /* reg            M7SS_SPI0_SSPRISr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 3690,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPSRr_ROBO2 */
        /* reg            M7SS_SPI0_SSPSRr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 3694,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPTCRr_ROBO2 */
        /* reg            M7SS_SPI0_SSPTCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x80,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3699,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_SPI0_SSPTDRr_ROBO2 */
        /* reg            M7SS_SPI0_SSPTDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[9],
        /* regtype     */ soc_spi_reg,
        /* numels      */ 1,
        /* offset      */ 0x8c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3650,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER1BGLOADr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER1BGLOADr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3701,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER1CONTROLr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER1CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 3702,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ef, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER1INTCLRr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER1INTCLRr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* fields idx  */ 3708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER1LOADr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER1LOADr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3709,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER1MISr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER1MISr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3710,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER1RISr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER1RISr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3711,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER1VALUEr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER1VALUEr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3712,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER2BGLOADr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER2BGLOADr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3713,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER2CONTROLr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER2CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* fields idx  */ 3702,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ef, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER2INTCLRr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER2INTCLRr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* fields idx  */ 3708,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER2LOADr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER2LOADr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3714,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER2MISr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER2MISr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3715,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER2RISr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER2RISr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3716,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMER2VALUEr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMER2VALUEr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3717,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMERITCRr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMERITCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf00,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3718,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMERITOPr_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMERITOPr_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf04,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 2,
        /* fields idx  */ 3719,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMERPCELLID0r_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMERPCELLID0r_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xff0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3721,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMERPCELLID1r_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMERPCELLID1r_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xff4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3722,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMERPCELLID2r_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMERPCELLID2r_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xff8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3723,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMERPCELLID3r_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMERPCELLID3r_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xffc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3724,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMERPERIPHID0r_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMERPERIPHID0r_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfe0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3725,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMERPERIPHID1r_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMERPERIPHID1r_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfe4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 3726,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMERPERIPHID2r_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMERPERIPHID2r_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfe8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 3728,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_TIM_TIM_TIMERPERIPHID3r_ROBO2 */
        /* reg            M7SS_TIM_TIM_TIMERPERIPHID3r_ROBO2 */
        /* block index */ soc_robo2_block_list[21],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfec,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3689,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_CPRr_ROBO2 */
        /* reg            M7SS_UART_UART_CPRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3730,
        SOC_RESET_VAL_DEC(0x00043f72, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_CTRr_ROBO2 */
        /* reg            M7SS_UART_UART_CTRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3731,
        SOC_RESET_VAL_DEC(0x44570110, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_DLH_IERr_ROBO2 */
        /* reg            M7SS_UART_UART_DLH_IERr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3732,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_DMASAr_ROBO2 */
        /* reg            M7SS_UART_UART_DMASAr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa8,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* fields idx  */ 3733,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_FARr_ROBO2 */
        /* reg            M7SS_UART_UART_FARr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3734,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_HTXr_ROBO2 */
        /* reg            M7SS_UART_UART_HTXr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3735,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_IIR_FCRr_ROBO2 */
        /* reg            M7SS_UART_UART_IIR_FCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3736,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_LCRr_ROBO2 */
        /* reg            M7SS_UART_UART_LCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 3737,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_LSRr_ROBO2 */
        /* reg            M7SS_UART_UART_LSRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3744,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_MCRr_ROBO2 */
        /* reg            M7SS_UART_UART_MCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3745,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_MSRr_ROBO2 */
        /* reg            M7SS_UART_UART_MSRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3746,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_RBR_THR_DLLr_ROBO2 */
        /* reg            M7SS_UART_UART_RBR_THR_DLLr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3747,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_RFLr_ROBO2 */
        /* reg            M7SS_UART_UART_RFLr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x84,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3748,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_RFWr_ROBO2 */
        /* reg            M7SS_UART_UART_RFWr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 3,
        /* fields idx  */ 3749,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_SBCRr_ROBO2 */
        /* reg            M7SS_UART_UART_SBCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3752,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_SCRr_ROBO2 */
        /* reg            M7SS_UART_UART_SCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3753,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_SDMAMr_ROBO2 */
        /* reg            M7SS_UART_UART_SDMAMr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x94,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3754,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_SFEr_ROBO2 */
        /* reg            M7SS_UART_UART_SFEr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3755,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_SRBR_STHRr_ROBO2 */
        /* reg            M7SS_UART_UART_SRBR_STHRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 16,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 3756,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_SRRr_ROBO2 */
        /* reg            M7SS_UART_UART_SRRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* fields idx  */ 3757,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_SRTr_ROBO2 */
        /* reg            M7SS_UART_UART_SRTr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3758,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_SRTSr_ROBO2 */
        /* reg            M7SS_UART_UART_SRTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3759,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_STETr_ROBO2 */
        /* reg            M7SS_UART_UART_STETr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3760,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_TFLr_ROBO2 */
        /* reg            M7SS_UART_UART_TFLr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3761,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_TFRr_ROBO2 */
        /* reg            M7SS_UART_UART_TFRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x74,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3762,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_UCVr_ROBO2 */
        /* reg            M7SS_UART_UART_UCVr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3763,
        SOC_RESET_VAL_DEC(0x3331352a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_UART_UART_USRr_ROBO2 */
        /* reg            M7SS_UART_UART_USRr_ROBO2 */
        /* block index */ soc_robo2_block_list[18],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3764,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGCONTROLr_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGCONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3765,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGINTCLRr_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGINTCLRr_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3767,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGITCRr_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGITCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf00,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3718,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGITOPr_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGITOPr_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xf04,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3768,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGLOADr_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGLOADr_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3770,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGLOCKr_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGLOCKr_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc00,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3771,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGMISr_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGMISr_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3772,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGPCELLID0r_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGPCELLID0r_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xff0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3773,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGPCELLID1r_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGPCELLID1r_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xff4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3774,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGPCELLID2r_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGPCELLID2r_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xff8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3775,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGPCELLID3r_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGPCELLID3r_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xffc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3776,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGPERIPHID0r_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGPERIPHID0r_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfe0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3777,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGPERIPHID1r_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGPERIPHID1r_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfe4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3778,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGPERIPHID2r_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGPERIPHID2r_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfe8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3779,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGPERIPHID3r_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGPERIPHID3r_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xfec,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3780,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGRISr_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGRISr_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3781,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_M7SS_WDT_WDT_WDOGVALUEr_ROBO2 */
        /* reg            M7SS_WDT_WDT_WDOGVALUEr_ROBO2 */
        /* block index */ soc_robo2_block_list[19],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 3782,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RXSACHANGESr_ROBO2 */
        /* reg            MIB_RXSACHANGESr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x524,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3783,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RXUNICASTPKTSr_ROBO2 */
        /* reg            MIB_RXUNICASTPKTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x528,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3784,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_64r_ROBO2 */
        /* reg            MIB_RX_64r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4d0,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3785,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_1024_1522r_ROBO2 */
        /* reg            MIB_RX_1024_1522r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4e4,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3786,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_128_255r_ROBO2 */
        /* reg            MIB_RX_128_255r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4d8,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3787,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_1523_2047r_ROBO2 */
        /* reg            MIB_RX_1523_2047r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4e8,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3788,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_2048_4095r_ROBO2 */
        /* reg            MIB_RX_2048_4095r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4ec,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3789,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_256_511r_ROBO2 */
        /* reg            MIB_RX_256_511r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4dc,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3790,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_4096_8191r_ROBO2 */
        /* reg            MIB_RX_4096_8191r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4f0,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3791,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_512_1023r_ROBO2 */
        /* reg            MIB_RX_512_1023r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4e0,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3792,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_65_127r_ROBO2 */
        /* reg            MIB_RX_65_127r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4d4,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3793,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_8192_MAXr_ROBO2 */
        /* reg            MIB_RX_8192_MAXr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4f4,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3794,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_ALIGNr_ROBO2 */
        /* reg            MIB_RX_ALIGNr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x514,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3795,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_ALL_OCTETS_HIr_ROBO2 */
        /* reg            MIB_RX_ALL_OCTETS_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4c0,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3796,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_ALL_OCTETS_LOr_ROBO2 */
        /* reg            MIB_RX_ALL_OCTETS_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4bc,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3797,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_ALL_PKTSr_ROBO2 */
        /* reg            MIB_RX_ALL_PKTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4c4,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3798,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_BRDCASTr_ROBO2 */
        /* reg            MIB_RX_BRDCASTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4c8,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3799,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_CNTRLr_ROBO2 */
        /* reg            MIB_RX_CNTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x520,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3800,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_CRCr_ROBO2 */
        /* reg            MIB_RX_CRCr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x510,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3801,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_CRC_ALIGNr_ROBO2 */
        /* reg            MIB_RX_CRC_ALIGNr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x508,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3802,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_DROPr_ROBO2 */
        /* reg            MIB_RX_DROPr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x504,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3803,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_FRAGr_ROBO2 */
        /* reg            MIB_RX_FRAGr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3804,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_GD_OCTETS_HIr_ROBO2 */
        /* reg            MIB_RX_GD_OCTETS_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4b4,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3805,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_GD_OCTETS_LOr_ROBO2 */
        /* reg            MIB_RX_GD_OCTETS_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4b0,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3806,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_GD_PKTSr_ROBO2 */
        /* reg            MIB_RX_GD_PKTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4b8,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3807,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_JABr_ROBO2 */
        /* reg            MIB_RX_JABr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4f8,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3808,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_MULTr_ROBO2 */
        /* reg            MIB_RX_MULTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4cc,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3809,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_OVRr_ROBO2 */
        /* reg            MIB_RX_OVRr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4fc,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3810,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_PAUSr_ROBO2 */
        /* reg            MIB_RX_PAUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x51c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3811,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_SYMr_ROBO2 */
        /* reg            MIB_RX_SYMr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x518,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3812,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_RX_UNDr_ROBO2 */
        /* reg            MIB_RX_UNDr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x50c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3813,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ0OCTET_HIr_ROBO2 */
        /* reg            MIB_TXQOSQ0OCTET_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x484,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3814,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ0OCTET_LOr_ROBO2 */
        /* reg            MIB_TXQOSQ0OCTET_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x480,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3815,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ0PKTr_ROBO2 */
        /* reg            MIB_TXQOSQ0PKTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x47c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3816,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ1OCTET_HIr_ROBO2 */
        /* reg            MIB_TXQOSQ1OCTET_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x490,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3817,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ1OCTET_LOr_ROBO2 */
        /* reg            MIB_TXQOSQ1OCTET_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x48c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3818,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ1PKTr_ROBO2 */
        /* reg            MIB_TXQOSQ1PKTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x488,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3819,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ2OCTET_HIr_ROBO2 */
        /* reg            MIB_TXQOSQ2OCTET_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x49c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3820,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ2OCTET_LOr_ROBO2 */
        /* reg            MIB_TXQOSQ2OCTET_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x498,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3821,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ2PKTr_ROBO2 */
        /* reg            MIB_TXQOSQ2PKTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x494,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3822,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ3OCTET_HIr_ROBO2 */
        /* reg            MIB_TXQOSQ3OCTET_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4a8,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3823,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ3OCTET_LOr_ROBO2 */
        /* reg            MIB_TXQOSQ3OCTET_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4a4,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3824,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXQOSQ3PKTr_ROBO2 */
        /* reg            MIB_TXQOSQ3PKTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4a0,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3825,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TXUNICASTPKTr_ROBO2 */
        /* reg            MIB_TXUNICASTPKTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x478,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3826,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_64r_ROBO2 */
        /* reg            MIB_TX_64r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3827,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_1024_1522r_ROBO2 */
        /* reg            MIB_TX_1024_1522r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x434,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3828,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_128_255r_ROBO2 */
        /* reg            MIB_TX_128_255r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3829,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_1523_2047r_ROBO2 */
        /* reg            MIB_TX_1523_2047r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x438,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3830,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_1_COLr_ROBO2 */
        /* reg            MIB_TX_1_COLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x45c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3831,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_2048_4095r_ROBO2 */
        /* reg            MIB_TX_2048_4095r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x43c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3832,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_256_511r_ROBO2 */
        /* reg            MIB_TX_256_511r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x42c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3833,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_4096_8191r_ROBO2 */
        /* reg            MIB_TX_4096_8191r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x440,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3834,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_512_1023r_ROBO2 */
        /* reg            MIB_TX_512_1023r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x430,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3835,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_65_127r_ROBO2 */
        /* reg            MIB_TX_65_127r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x424,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3836,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_8192_MAXr_ROBO2 */
        /* reg            MIB_TX_8192_MAXr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x444,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3837,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_ALL_OCTETS_HIr_ROBO2 */
        /* reg            MIB_TX_ALL_OCTETS_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x410,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3838,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_ALL_OCTETS_LOr_ROBO2 */
        /* reg            MIB_TX_ALL_OCTETS_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x40c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3839,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_ALL_PKTSr_ROBO2 */
        /* reg            MIB_TX_ALL_PKTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x414,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3840,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_BRDCASTr_ROBO2 */
        /* reg            MIB_TX_BRDCASTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x418,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3841,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_COLr_ROBO2 */
        /* reg            MIB_TX_COLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x458,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3842,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_CRSr_ROBO2 */
        /* reg            MIB_TX_CRSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x470,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3843,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_DEFr_ROBO2 */
        /* reg            MIB_TX_DEFr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x46c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3844,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_EX_COLr_ROBO2 */
        /* reg            MIB_TX_EX_COLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x464,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3845,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_FRAGr_ROBO2 */
        /* reg            MIB_TX_FRAGr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x450,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3846,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_GD_OCTETS_HIr_ROBO2 */
        /* reg            MIB_TX_GD_OCTETS_HIr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x404,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3847,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_GD_OCTETS_LOr_ROBO2 */
        /* reg            MIB_TX_GD_OCTETS_LOr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3848,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_GD_PKTSr_ROBO2 */
        /* reg            MIB_TX_GD_PKTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x408,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3849,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_JABr_ROBO2 */
        /* reg            MIB_TX_JABr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x448,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3850,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_LATEr_ROBO2 */
        /* reg            MIB_TX_LATEr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x468,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3851,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_MULTr_ROBO2 */
        /* reg            MIB_TX_MULTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x41c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3852,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_M_COLr_ROBO2 */
        /* reg            MIB_TX_M_COLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x460,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3853,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_OVERr_ROBO2 */
        /* reg            MIB_TX_OVERr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x44c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3854,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_PAUSr_ROBO2 */
        /* reg            MIB_TX_PAUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x474,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3855,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_MIB_TX_UNDERRUNr_ROBO2 */
        /* reg            MIB_TX_UNDERRUNr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x454,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3856,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_IDr_ROBO2 */
        /* reg            NPA_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3857,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_CREDIT_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_CREDIT_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3859,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_DEF_TX_CRCERR_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_DEF_TX_CRCERR_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3860,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_DEF_TX_CRC_MODE_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_DEF_TX_CRC_MODE_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3861,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_EEE_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_EEE_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3862,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_ENABLE_UNIMAC_CREDIT_LOADr_ROBO2 */
        /* reg            NPA_NPA_ENABLE_UNIMAC_CREDIT_LOADr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x90,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3863,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_ENG_EEE_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_ENG_EEE_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3864,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_ENG_EEE_STATUSr_ROBO2 */
        /* reg            NPA_NPA_ENG_EEE_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3865,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_ENG_PFC_COS_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_ENG_PFC_COS_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3866,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_ING_EEE_STATUSr_ROBO2 */
        /* reg            NPA_NPA_ING_EEE_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3867,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_ING_FIFO_OVF_INT_ENr_ROBO2 */
        /* reg            NPA_NPA_ING_FIFO_OVF_INT_ENr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3868,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_ING_FIFO_OVF_INT_STSr_ROBO2 */
        /* reg            NPA_NPA_ING_FIFO_OVF_INT_STSr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3869,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_ING_PFC_COS_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_ING_PFC_COS_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3870,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_ING_TLV_LAST_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_ING_TLV_LAST_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3871,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_LNK_CHG_INT_ENr_ROBO2 */
        /* reg            NPA_NPA_LNK_CHG_INT_ENr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3872,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_LNK_CHG_INT_STSr_ROBO2 */
        /* reg            NPA_NPA_LNK_CHG_INT_STSr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3873,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_LOOPBACK_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_LOOPBACK_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3874,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_ERROR_INT_ENr_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_ERROR_INT_ENr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3872,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_ERROR_INT_STSr_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_ERROR_INT_STSr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3873,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P0r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P0r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P1r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P1r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P2r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P2r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x58,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P3r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P3r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P4r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P4r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P5r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P5r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x64,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P6r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P6r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P7r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P7r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P8r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P8r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P9r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P9r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x74,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P10r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P10r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P11r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P11r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P12r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P12r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P13r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P13r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x84,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P14r_ROBO2 */
        /* reg            NPA_NPA_MAC_RX_RSV_STATUS_P14r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3875,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_PFC_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_PFC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3876,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_PORT_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_PORT_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3877,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_PORT_PRIORITY_CONTORL0r_ROBO2 */
        /* reg            NPA_NPA_PORT_PRIORITY_CONTORL0r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 3878,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_PORT_PRIORITY_CONTORL1r_ROBO2 */
        /* reg            NPA_NPA_PORT_PRIORITY_CONTORL1r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* fields idx  */ 3886,
        SOC_RESET_VAL_DEC(0x0edcba98, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0)
    { /* SOC_REG_INT_NPA_NPA_PORT_PRIORITY_CONTORL1_BCM53158_A0r_ROBO2 */
        /* reg            NPA_NPA_PORT_PRIORITY_CONTORL1r_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 3894,
        SOC_RESET_VAL_DEC(0x0edcba98, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_RUNT_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_RUNT_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3901,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_RX_EEE_INT_ENr_ROBO2 */
        /* reg            NPA_NPA_RX_EEE_INT_ENr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3902,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_RX_EEE_INT_STSr_ROBO2 */
        /* reg            NPA_NPA_RX_EEE_INT_STSr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x98,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3903,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_RX_LINK_STATUSr_ROBO2 */
        /* reg            NPA_NPA_RX_LINK_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x94,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3904,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_TLV_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_TLV_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3905,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_TS_MACC_TLV_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_TS_MACC_TLV_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3906,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_NPA_TX_THRESHOLD_CONTROLr_ROBO2 */
        /* reg            NPA_NPA_TX_THRESHOLD_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3907,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_NPA_PDr_ROBO2 */
        /* reg            NPA_PDr_ROBO2 */
        /* block index */ soc_robo2_block_list[10],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3908,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_CTRLr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3909,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RADDRr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_RADDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3910,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RCTRLr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_RCTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3911,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff800000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RDATAr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_RDATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 3913,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RD_GOr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_RD_GOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x58,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3914,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RD_WR_STATUSr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_RD_WR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3915,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RD_WR_STATUS_MASKr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_RD_WR_STATUS_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3915,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_WADDRr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_WADDRr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3919,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_WCTRLr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_WCTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3920,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff800000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_WDATAr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_WDATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x8,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* fields idx  */ 3922,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_PBUSBRIDGE_APB2PBUS_WR_GOr_ROBO2 */
        /* reg            PBUSBRIDGE_APB2PBUS_WR_GOr_ROBO2 */
        /* block index */ soc_robo2_block_list[6],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3923,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_R64r_ROBO2 */
        /* reg            R64r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_R127r_ROBO2 */
        /* reg            R127r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_R255r_ROBO2 */
        /* reg            R255r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_R511r_ROBO2 */
        /* reg            R511r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_R1023r_ROBO2 */
        /* reg            R1023r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_R1518r_ROBO2 */
        /* reg            R1518r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_R2047r_ROBO2 */
        /* reg            R2047r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x7,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_R4095r_ROBO2 */
        /* reg            R4095r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_R9216r_ROBO2 */
        /* reg            R9216r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x9,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_R16383r_ROBO2 */
        /* reg            R16383r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RALNr_ROBO2 */
        /* reg            RALNr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RBCAr_ROBO2 */
        /* reg            RBCAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RBYTr_ROBO2 */
        /* reg            RBYTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3d,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3926,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RDVLNr_ROBO2 */
        /* reg            RDVLNr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RERPKTr_ROBO2 */
        /* reg            RERPKTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RFCRr_ROBO2 */
        /* reg            RFCRr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x19,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RFCSr_ROBO2 */
        /* reg            RFCSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xf,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RFLRr_ROBO2 */
        /* reg            RFLRr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x17,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RFRGr_ROBO2 */
        /* reg            RFRGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x35,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RJBRr_ROBO2 */
        /* reg            RJBRr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1b,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RMCAr_ROBO2 */
        /* reg            RMCAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xd,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RMCRCr_ROBO2 */
        /* reg            RMCRCr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1d,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RMGVr_ROBO2 */
        /* reg            RMGVr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RMTUEr_ROBO2 */
        /* reg            RMTUEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_ROVRr_ROBO2 */
        /* reg            ROVRr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFC0r_ROBO2 */
        /* reg            RPFC0r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2b,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFC1r_ROBO2 */
        /* reg            RPFC1r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFC2r_ROBO2 */
        /* reg            RPFC2r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2d,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFC3r_ROBO2 */
        /* reg            RPFC3r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2e,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFC4r_ROBO2 */
        /* reg            RPFC4r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2f,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFC5r_ROBO2 */
        /* reg            RPFC5r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFC6r_ROBO2 */
        /* reg            RPFC6r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x31,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFC7r_ROBO2 */
        /* reg            RPFC7r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x32,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFCOFF0r_ROBO2 */
        /* reg            RPFCOFF0r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x23,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFCOFF1r_ROBO2 */
        /* reg            RPFCOFF1r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFCOFF2r_ROBO2 */
        /* reg            RPFCOFF2r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x25,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFCOFF3r_ROBO2 */
        /* reg            RPFCOFF3r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x26,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFCOFF4r_ROBO2 */
        /* reg            RPFCOFF4r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x27,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFCOFF5r_ROBO2 */
        /* reg            RPFCOFF5r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFCOFF6r_ROBO2 */
        /* reg            RPFCOFF6r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x29,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPFCOFF7r_ROBO2 */
        /* reg            RPFCOFF7r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2a,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPKTr_ROBO2 */
        /* reg            RPKTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xb,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPOKr_ROBO2 */
        /* reg            RPOKr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x22,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RPRMr_ROBO2 */
        /* reg            RPRMr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1e,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RRBYTr_ROBO2 */
        /* reg            RRBYTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3e,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3926,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RRPKTr_ROBO2 */
        /* reg            RRPKTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3f,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RSCHCRCr_ROBO2 */
        /* reg            RSCHCRCr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x33,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RTRFUr_ROBO2 */
        /* reg            RTRFUr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RUCAr_ROBO2 */
        /* reg            RUCAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RUNDr_ROBO2 */
        /* reg            RUNDr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RVLNr_ROBO2 */
        /* reg            RVLNr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1f,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RXCFr_ROBO2 */
        /* reg            RXCFr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RXPFr_ROBO2 */
        /* reg            RXPFr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x11,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RXPPr_ROBO2 */
        /* reg            RXPPr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x12,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RXUDAr_ROBO2 */
        /* reg            RXUDAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RXUOr_ROBO2 */
        /* reg            RXUOr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x13,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RXWSAr_ROBO2 */
        /* reg            RXWSAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x15,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTERr_ROBO2 */
        /* reg            RX_EEE_LPI_DURATION_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x37,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTERr_ROBO2 */
        /* reg            RX_EEE_LPI_EVENT_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x36,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RX_HCFC_COUNTERr_ROBO2 */
        /* reg            RX_HCFC_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3b,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTERr_ROBO2 */
        /* reg            RX_HCFC_CRC_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTERr_ROBO2 */
        /* reg            RX_LLFC_CRC_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3a,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTERr_ROBO2 */
        /* reg            RX_LLFC_LOG_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x39,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTERr_ROBO2 */
        /* reg            RX_LLFC_PHY_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_STAT_DEBUGr_ROBO2 */
        /* reg            STAT_DEBUGr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 3927,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_STAT_MAC_CONTROLr_ROBO2 */
        /* reg            STAT_MAC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x81c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* fields idx  */ 3929,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_STAT_MAC_STATUSr_ROBO2 */
        /* reg            STAT_MAC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x820,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 3936,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_STAT_MIB_ENr_ROBO2 */
        /* reg            STAT_MIB_ENr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x80c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3940,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_STAT_MIB_INTEr_ROBO2 */
        /* reg            STAT_MIB_INTEr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x808,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3944,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_STAT_MIB_INTSr_ROBO2 */
        /* reg            STAT_MIB_INTSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x804,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3944,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_STAT_MIB_RESETr_ROBO2 */
        /* reg            STAT_MIB_RESETr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x810,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 3948,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000031, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_STAT_R_GPORT_RSVr_ROBO2 */
        /* reg            STAT_R_GPORT_RSVr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x814,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3950,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_STAT_R_GPORT_STAT_UPDATEr_ROBO2 */
        /* reg            STAT_R_GPORT_STAT_UPDATEr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x818,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3950,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_T64r_ROBO2 */
        /* reg            T64r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_T127r_ROBO2 */
        /* reg            T127r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x41,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_T255r_ROBO2 */
        /* reg            T255r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x42,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_T511r_ROBO2 */
        /* reg            T511r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x43,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_T1023r_ROBO2 */
        /* reg            T1023r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_T1518r_ROBO2 */
        /* reg            T1518r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x45,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_T2047r_ROBO2 */
        /* reg            T2047r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x47,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_T4095r_ROBO2 */
        /* reg            T4095r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_T9216r_ROBO2 */
        /* reg            T9216r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x49,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_T16383r_ROBO2 */
        /* reg            T16383r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4a,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TBCAr_ROBO2 */
        /* reg            TBCAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4f,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TBYTr_ROBO2 */
        /* reg            TBYTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6f,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3926,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TDFRr_ROBO2 */
        /* reg            TDFRr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x56,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TDVLNr_ROBO2 */
        /* reg            TDVLNr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5f,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TEDFr_ROBO2 */
        /* reg            TEDFr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x57,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TERRr_ROBO2 */
        /* reg            TERRr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5d,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TFCSr_ROBO2 */
        /* reg            TFCSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x53,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TFRGr_ROBO2 */
        /* reg            TFRGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TJBRr_ROBO2 */
        /* reg            TJBRr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x52,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TLCLr_ROBO2 */
        /* reg            TLCLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5a,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TMCAr_ROBO2 */
        /* reg            TMCAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4e,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TMCLr_ROBO2 */
        /* reg            TMCLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x59,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TMGVr_ROBO2 */
        /* reg            TMGVr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x46,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TNCLr_ROBO2 */
        /* reg            TNCLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6e,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TOVRr_ROBO2 */
        /* reg            TOVRr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x55,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TPFC0r_ROBO2 */
        /* reg            TPFC0r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x62,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TPFC1r_ROBO2 */
        /* reg            TPFC1r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x63,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TPFC2r_ROBO2 */
        /* reg            TPFC2r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x64,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TPFC3r_ROBO2 */
        /* reg            TPFC3r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x65,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TPFC4r_ROBO2 */
        /* reg            TPFC4r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x66,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TPFC5r_ROBO2 */
        /* reg            TPFC5r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x67,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TPFC6r_ROBO2 */
        /* reg            TPFC6r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TPFC7r_ROBO2 */
        /* reg            TPFC7r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x69,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TPKTr_ROBO2 */
        /* reg            TPKTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TPOKr_ROBO2 */
        /* reg            TPOKr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4b,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TRPKTr_ROBO2 */
        /* reg            TRPKTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TSCLr_ROBO2 */
        /* reg            TSCLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x58,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TUCAr_ROBO2 */
        /* reg            TUCAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4d,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TUFLr_ROBO2 */
        /* reg            TUFLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x61,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TVLNr_ROBO2 */
        /* reg            TVLNr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5e,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TXCFr_ROBO2 */
        /* reg            TXCFr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TXCLr_ROBO2 */
        /* reg            TXCLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5b,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* fields idx  */ 3925,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TXPFr_ROBO2 */
        /* reg            TXPFr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TXPPr_ROBO2 */
        /* reg            TXPPr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x51,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTERr_ROBO2 */
        /* reg            TX_EEE_LPI_DURATION_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6b,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTERr_ROBO2 */
        /* reg            TX_EEE_LPI_EVENT_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6a,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TX_HCFC_COUNTERr_ROBO2 */
        /* reg            TX_HCFC_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6d,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTERr_ROBO2 */
        /* reg            TX_LLFC_LOG_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6c,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 3924,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_COMMAND_CONFIGr_ROBO2 */
        /* reg            UMAC_COMMAND_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ 0,
        /* nFields     */ 28,
        /* fields idx  */ 3951,
        SOC_RESET_VAL_DEC(0x010000d8, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fa7dfff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_FLUSH_CONTROLr_ROBO2 */
        /* reg            UMAC_FLUSH_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x334,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3979,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_FRM_LENGTHr_ROBO2 */
        /* reg            UMAC_FRM_LENGTHr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3980,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_GMII_EEE_DELAY_ENTRY_TIMERr_ROBO2 */
        /* reg            UMAC_GMII_EEE_DELAY_ENTRY_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3981,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_GMII_EEE_WAKE_TIMERr_ROBO2 */
        /* reg            UMAC_GMII_EEE_WAKE_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x84,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3982,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_IPG_HD_BKP_CNTLr_ROBO2 */
        /* reg            UMAC_IPG_HD_BKP_CNTLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 3983,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MACSEC_CNTRLr_ROBO2 */
        /* reg            UMAC_MACSEC_CNTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x314,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* fields idx  */ 3986,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MACSEC_PROG_TX_CRCr_ROBO2 */
        /* reg            UMAC_MACSEC_PROG_TX_CRCr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x310,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3990,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MAC_0r_ROBO2 */
        /* reg            UMAC_MAC_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3991,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MAC_1r_ROBO2 */
        /* reg            UMAC_MAC_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 3992,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MAC_MODEr_ROBO2 */
        /* reg            UMAC_MAC_MODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x44,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 5,
        /* fields idx  */ 3993,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MAC_PFC_CTRLr_ROBO2 */
        /* reg            UMAC_MAC_PFC_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x340,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 3998,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MAC_PFC_DA_0r_ROBO2 */
        /* reg            UMAC_MAC_PFC_DA_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x308,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4003,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MAC_PFC_DA_1r_ROBO2 */
        /* reg            UMAC_MAC_PFC_DA_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x30c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4004,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MAC_PFC_OPCODEr_ROBO2 */
        /* reg            UMAC_MAC_PFC_OPCODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x304,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4005,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MAC_PFC_REFRESH_CTRLr_ROBO2 */
        /* reg            UMAC_MAC_PFC_REFRESH_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x344,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 4006,
        SOC_RESET_VAL_DEC(0x7fff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MAC_PFC_TYPEr_ROBO2 */
        /* reg            UMAC_MAC_PFC_TYPEr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4008,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MII_EEE_DELAY_ENTRY_TIMERr_ROBO2 */
        /* reg            UMAC_MII_EEE_DELAY_ENTRY_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x68,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4009,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_MII_EEE_WAKE_TIMERr_ROBO2 */
        /* reg            UMAC_MII_EEE_WAKE_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x80,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4010,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_PAUSE_CONTROLr_ROBO2 */
        /* reg            UMAC_PAUSE_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x330,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 4011,
        SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_PAUSE_QUANTr_ROBO2 */
        /* reg            UMAC_PAUSE_QUANTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4013,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_PFC_XOFF_TIMERr_ROBO2 */
        /* reg            UMAC_PFC_XOFF_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x60,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4014,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_RXFIFO_STATr_ROBO2 */
        /* reg            UMAC_RXFIFO_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x338,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 4015,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_RX_PAUSE_QUANTA_SCALEr_ROBO2 */
        /* reg            UMAC_RX_PAUSE_QUANTA_SCALEr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 4017,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_SFD_OFFSETr_ROBO2 */
        /* reg            UMAC_SFD_OFFSETr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4020,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_TAG_0r_ROBO2 */
        /* reg            UMAC_TAG_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x48,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 4021,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_TAG_1r_ROBO2 */
        /* reg            UMAC_TAG_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* fields idx  */ 4023,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_TS_STATUS_CNTRLr_ROBO2 */
        /* reg            UMAC_TS_STATUS_CNTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x318,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 4025,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_TXFIFO_STATr_ROBO2 */
        /* reg            UMAC_TXFIFO_STATr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x33c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 4028,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_TX_IPG_LENGTHr_ROBO2 */
        /* reg            UMAC_TX_IPG_LENGTHr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4030,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_TX_PREAMBLEr_ROBO2 */
        /* reg            UMAC_TX_PREAMBLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x54,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4031,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_TX_TS_DATAr_ROBO2 */
        /* reg            UMAC_TX_TS_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x31c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 4032,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_TX_TS_SEQ_IDr_ROBO2 */
        /* reg            UMAC_TX_TS_SEQ_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 4033,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_UMAC_EEE_CTRLr_ROBO2 */
        /* reg            UMAC_UMAC_EEE_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x64,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* fields idx  */ 4035,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_UMAC_EEE_REF_COUNTr_ROBO2 */
        /* reg            UMAC_UMAC_EEE_REF_COUNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4040,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_UMAC_REV_IDr_ROBO2 */
        /* reg            UMAC_UMAC_REV_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x88,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 4041,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_UMAC_RX_PKT_DROP_STATUSr_ROBO2 */
        /* reg            UMAC_UMAC_RX_PKT_DROP_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x78,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4044,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_UMAC_SYMMETRIC_IDLE_THRESHOLDr_ROBO2 */
        /* reg            UMAC_UMAC_SYMMETRIC_IDLE_THRESHOLDr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x7c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* fields idx  */ 4045,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_UMAC_UMAC_TIMESTAMP_ADJUSTr_ROBO2 */
        /* reg            UMAC_UMAC_TIMESTAMP_ADJUSTr_ROBO2 */
        /* block index */ soc_robo2_block_list[12],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x74,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* fields idx  */ 4046,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_CLEAR_ECC_STATUSr_ROBO2 */
        /* reg            XLMAC_CLEAR_ECC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x634,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* fields idx  */ 4049,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_CLEAR_FIFO_STATUSr_ROBO2 */
        /* reg            XLMAC_CLEAR_FIFO_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x618,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* fields idx  */ 4053,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_CLEAR_RX_LSS_STATUSr_ROBO2 */
        /* reg            XLMAC_CLEAR_RX_LSS_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x60c,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4061,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_CTRLr_ROBO2 */
        /* reg            XLMAC_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x600,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 15,
        /* fields idx  */ 4064,
        SOC_RESET_VAL_DEC(0x00005040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_0r_ROBO2 */
        /* reg            XLMAC_E2ECC_DATA_HDR_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x626,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4079,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_1r_ROBO2 */
        /* reg            XLMAC_E2ECC_DATA_HDR_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x627,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4082,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_0r_ROBO2 */
        /* reg            XLMAC_E2ECC_MODULE_HDR_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x624,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4085,
        SOC_RESET_VAL_DEC(0x20000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_1r_ROBO2 */
        /* reg            XLMAC_E2ECC_MODULE_HDR_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x625,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4088,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_0r_ROBO2 */
        /* reg            XLMAC_E2EFC_DATA_HDR_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x62a,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4091,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_1r_ROBO2 */
        /* reg            XLMAC_E2EFC_DATA_HDR_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x62b,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4094,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_0r_ROBO2 */
        /* reg            XLMAC_E2EFC_MODULE_HDR_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x628,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4097,
        SOC_RESET_VAL_DEC(0x10000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_1r_ROBO2 */
        /* reg            XLMAC_E2EFC_MODULE_HDR_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x629,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4100,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_E2E_CTRLr_ROBO2 */
        /* reg            XLMAC_E2E_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x623,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* fields idx  */ 4103,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_ECC_CTRLr_ROBO2 */
        /* reg            XLMAC_ECC_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x62f,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* fields idx  */ 4108,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ROBO2 */
        /* reg            XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x630,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* fields idx  */ 4110,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ROBO2 */
        /* reg            XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x631,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* fields idx  */ 4112,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ROBO2 */
        /* reg            XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x61c,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* fields idx  */ 4114,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_EEE_CTRLr_ROBO2 */
        /* reg            XLMAC_EEE_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x61a,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* fields idx  */ 4115,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_EEE_TIMERSr_ROBO2 */
        /* reg            XLMAC_EEE_TIMERSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x61b,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 5,
        /* fields idx  */ 4117,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_FIFO_STATUSr_ROBO2 */
        /* reg            XLMAC_FIFO_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x617,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 9,
        /* fields idx  */ 4122,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_GMII_EEE_CTRLr_ROBO2 */
        /* reg            XLMAC_GMII_EEE_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x61f,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* fields idx  */ 4131,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_0r_ROBO2 */
        /* reg            XLMAC_HIGIG_HDR_0r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x61d,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4133,
        SOC_RESET_VAL_DEC(0x00000000, 0xfb800000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_1r_ROBO2 */
        /* reg            XLMAC_HIGIG_HDR_1r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x61e,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4136,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_INTR_ENABLEr_ROBO2 */
        /* reg            XLMAC_INTR_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x636,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 14,
        /* fields idx  */ 4139,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_INTR_STATUSr_ROBO2 */
        /* reg            XLMAC_INTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x635,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 14,
        /* fields idx  */ 4153,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_LAG_FAILOVER_STATUSr_ROBO2 */
        /* reg            XLMAC_LAG_FAILOVER_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x619,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 4167,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_LLFC_CTRLr_ROBO2 */
        /* reg            XLMAC_LLFC_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x612,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 7,
        /* fields idx  */ 4169,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_MEM_CTRLr_ROBO2 */
        /* reg            XLMAC_MEM_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x62e,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 2,
        /* fields idx  */ 4176,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_MODEr_ROBO2 */
        /* reg            XLMAC_MODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x601,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4178,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_PAUSE_CTRLr_ROBO2 */
        /* reg            XLMAC_PAUSE_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x60d,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 9,
        /* fields idx  */ 4181,
        SOC_RESET_VAL_DEC(0xffe1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_PFC_CTRLr_ROBO2 */
        /* reg            XLMAC_PFC_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x60e,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 10,
        /* fields idx  */ 4190,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_PFC_DAr_ROBO2 */
        /* reg            XLMAC_PFC_DAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x611,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4200,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_PFC_OPCODEr_ROBO2 */
        /* reg            XLMAC_PFC_OPCODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x610,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* fields idx  */ 4005,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_PFC_TYPEr_ROBO2 */
        /* reg            XLMAC_PFC_TYPEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x60f,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* fields idx  */ 4008,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_RX_CDC_ECC_STATUSr_ROBO2 */
        /* reg            XLMAC_RX_CDC_ECC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x632,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 4203,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_RX_CTRLr_ROBO2 */
        /* reg            XLMAC_RX_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x606,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 10,
        /* fields idx  */ 4205,
        SOC_RESET_VAL_DEC(0x00002404, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_RX_LLFC_MSG_FIELDSr_ROBO2 */
        /* reg            XLMAC_RX_LLFC_MSG_FIELDSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x614,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* fields idx  */ 4215,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_CTRLr_ROBO2 */
        /* reg            XLMAC_RX_LSS_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x60a,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 8,
        /* fields idx  */ 4219,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_STATUSr_ROBO2 */
        /* reg            XLMAC_RX_LSS_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x60b,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 4227,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_RX_MAC_SAr_ROBO2 */
        /* reg            XLMAC_RX_MAC_SAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x607,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4230,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_RX_MAX_SIZEr_ROBO2 */
        /* reg            XLMAC_RX_MAX_SIZEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x608,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* fields idx  */ 4233,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_RX_VLAN_TAGr_ROBO2 */
        /* reg            XLMAC_RX_VLAN_TAGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x609,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* fields idx  */ 4234,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_SPARE0r_ROBO2 */
        /* reg            XLMAC_SPARE0r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x602,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* fields idx  */ 4238,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_SPARE1r_ROBO2 */
        /* reg            XLMAC_SPARE1r_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x603,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 1,
        /* fields idx  */ 4239,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TIMESTAMP_ADJUSTr_ROBO2 */
        /* reg            XLMAC_TIMESTAMP_ADJUSTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x620,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4240,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TIMESTAMP_BYTE_ADJUSTr_ROBO2 */
        /* reg            XLMAC_TIMESTAMP_BYTE_ADJUSTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x621,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 4,
        /* fields idx  */ 4243,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_CNTr_ROBO2 */
        /* reg            XLMAC_TXFIFO_CELL_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x62c,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 4247,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_REQ_CNTr_ROBO2 */
        /* reg            XLMAC_TXFIFO_CELL_REQ_CNTr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x62d,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 4248,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TX_CDC_ECC_STATUSr_ROBO2 */
        /* reg            XLMAC_TX_CDC_ECC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x633,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* fields idx  */ 4249,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TX_CRC_CORRUPT_CTRLr_ROBO2 */
        /* reg            XLMAC_TX_CRC_CORRUPT_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x622,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 6,
        /* fields idx  */ 4251,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TX_CTRLr_ROBO2 */
        /* reg            XLMAC_TX_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x604,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 13,
        /* fields idx  */ 4257,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000050)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TX_LLFC_MSG_FIELDSr_ROBO2 */
        /* reg            XLMAC_TX_LLFC_MSG_FIELDSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x613,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4270,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TX_MAC_SAr_ROBO2 */
        /* reg            XLMAC_TX_MAC_SAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x605,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS,
        /* nFields     */ 3,
        /* fields idx  */ 4273,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_DATAr_ROBO2 */
        /* reg            XLMAC_TX_TIMESTAMP_FIFO_DATAr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x615,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 4276,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ROBO2 */
        /* reg            XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x616,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 4279,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLMAC_VERSION_IDr_ROBO2 */
        /* reg            XLMAC_VERSION_IDr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x637,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* fields idx  */ 4280,
        SOC_RESET_VAL_DEC(0x0000a041, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_CNTMAXSIZEr_ROBO2 */
        /* reg            XLPORT_CNTMAXSIZEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x201,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4281,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_CONFIGr_ROBO2 */
        /* reg            XLPORT_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 6,
        /* fields idx  */ 4282,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_ECC_CONTROLr_ROBO2 */
        /* reg            XLPORT_ECC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21a,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 6,
        /* fields idx  */ 4288,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_EEE_CLOCK_GATEr_ROBO2 */
        /* reg            XLPORT_EEE_CLOCK_GATEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20e,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4294,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ROBO2 */
        /* reg            XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20f,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4295,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_EEE_COUNTER_MODEr_ROBO2 */
        /* reg            XLPORT_EEE_COUNTER_MODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4296,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSEr_ROBO2 */
        /* reg            XLPORT_EEE_DURATION_TIMER_PULSEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x212,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4297,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_ENABLE_REGr_ROBO2 */
        /* reg            XLPORT_ENABLE_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20b,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 4,
        /* fields idx  */ 4298,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_FAULT_LINK_STATUSr_ROBO2 */
        /* reg            XLPORT_FAULT_LINK_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x205,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 2,
        /* fields idx  */ 4302,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_FLOW_CONTROL_CONFIGr_ROBO2 */
        /* reg            XLPORT_FLOW_CONTROL_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x207,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 2,
        /* fields idx  */ 4304,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERRORr_ROBO2 */
        /* reg            XLPORT_FORCE_DOUBLE_BIT_ERRORr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21b,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 4,
        /* fields idx  */ 4306,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERRORr_ROBO2 */
        /* reg            XLPORT_FORCE_SINGLE_BIT_ERRORr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21c,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 4,
        /* fields idx  */ 4306,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_INTR_ENABLEr_ROBO2 */
        /* reg            XLPORT_INTR_ENABLEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22a,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 6,
        /* fields idx  */ 4310,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_INTR_STATUSr_ROBO2 */
        /* reg            XLPORT_INTR_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x229,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 6,
        /* fields idx  */ 4310,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_LAG_FAILOVER_CONFIGr_ROBO2 */
        /* reg            XLPORT_LAG_FAILOVER_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x202,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4316,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_LED_CHAIN_CONFIGr_ROBO2 */
        /* reg            XLPORT_LED_CHAIN_CONFIGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x223,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4317,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWNr_ROBO2 */
        /* reg            XLPORT_LINKSTATUS_DOWNr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x227,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 4,
        /* fields idx  */ 4318,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_CLEARr_ROBO2 */
        /* reg            XLPORT_LINKSTATUS_DOWN_CLEARr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x228,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 4,
        /* fields idx  */ 4322,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_MAC_CONTROLr_ROBO2 */
        /* reg            XLPORT_MAC_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 3,
        /* fields idx  */ 4326,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_MAC_RSV_MASKr_ROBO2 */
        /* reg            XLPORT_MAC_RSV_MASKr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x208,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4329,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_MIB_RESETr_ROBO2 */
        /* reg            XLPORT_MIB_RESETr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x224,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4330,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC0_ECC_STATUSr_ROBO2 */
        /* reg            XLPORT_MIB_RSC0_ECC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21d,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 4,
        /* fields idx  */ 4331,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC1_ECC_STATUSr_ROBO2 */
        /* reg            XLPORT_MIB_RSC1_ECC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21e,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 4,
        /* fields idx  */ 4331,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_RAM_CONTROLr_ROBO2 */
        /* reg            XLPORT_MIB_RSC_RAM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x222,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 4,
        /* fields idx  */ 4335,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC0_ECC_STATUSr_ROBO2 */
        /* reg            XLPORT_MIB_TSC0_ECC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x21f,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 4,
        /* fields idx  */ 4331,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC1_ECC_STATUSr_ROBO2 */
        /* reg            XLPORT_MIB_TSC1_ECC_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x220,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 4,
        /* fields idx  */ 4331,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_RAM_CONTROLr_ROBO2 */
        /* reg            XLPORT_MIB_TSC_RAM_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x221,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 4,
        /* fields idx  */ 4339,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_MODE_REGr_ROBO2 */
        /* reg            XLPORT_MODE_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20a,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 6,
        /* fields idx  */ 4343,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_POWER_SAVEr_ROBO2 */
        /* reg            XLPORT_POWER_SAVEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20d,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4349,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_SBUS_CONTROLr_ROBO2 */
        /* reg            XLPORT_SBUS_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x22b,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 2,
        /* fields idx  */ 4350,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_SGNDET_EARLYCRSr_ROBO2 */
        /* reg            XLPORT_SGNDET_EARLYCRSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4352,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_SOFT_RESETr_ROBO2 */
        /* reg            XLPORT_SOFT_RESETr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x20c,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 5,
        /* fields idx  */ 4353,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_SPARE0_REGr_ROBO2 */
        /* reg            XLPORT_SPARE0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x209,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4358,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_SW_FLOW_CONTROLr_ROBO2 */
        /* reg            XLPORT_SW_FLOW_CONTROLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x206,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 2,
        /* fields idx  */ 4359,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_TSC_PLL_LOCK_STATUSr_ROBO2 */
        /* reg            XLPORT_TSC_PLL_LOCK_STATUSr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x213,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 2,
        /* fields idx  */ 4361,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_TS_TIMER_31_0_REGr_ROBO2 */
        /* reg            XLPORT_TS_TIMER_31_0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x226,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4363,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_TS_TIMER_47_32_REGr_ROBO2 */
        /* reg            XLPORT_TS_TIMER_47_32_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x225,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4364,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_WC_UCMEM_CTRLr_ROBO2 */
        /* reg            XLPORT_WC_UCMEM_CTRLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x219,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 2,
        /* fields idx  */ 4365,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_XGXS0_CTRL_REGr_ROBO2 */
        /* reg            XLPORT_XGXS0_CTRL_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x214,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 5,
        /* fields idx  */ 4367,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN0_STATUS0_REGr_ROBO2 */
        /* reg            XLPORT_XGXS0_LN0_STATUS0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x215,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 4372,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN1_STATUS0_REGr_ROBO2 */
        /* reg            XLPORT_XGXS0_LN1_STATUS0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x216,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 4372,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN2_STATUS0_REGr_ROBO2 */
        /* reg            XLPORT_XGXS0_LN2_STATUS0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x217,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 4372,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN3_STATUS0_REGr_ROBO2 */
        /* reg            XLPORT_XGXS0_LN3_STATUS0_REGr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x218,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* fields idx  */ 4372,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XLPORT_XGXS_COUNTER_MODEr_ROBO2 */
        /* reg            XLPORT_XGXS_COUNTER_MODEr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x211,
        /* flags       */ SOC_REG_FLAG_INDIRECT,
        /* nFields     */ 1,
        /* fields idx  */ 4375,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    },
#endif /* chips */

#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    { /* SOC_REG_INT_XTHOLr_ROBO2 */
        /* reg            XTHOLr_ROBO2 */
        /* block index */ soc_robo2_block_list[13],
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x70,
        /* flags       */ SOC_REG_FLAG_INDIRECT |
                          SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* fields idx  */ 4376,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
    },
#endif /* chips */

    { 0 } /* Extra empty entry for compiler */

}; /* soc_robo2_reg_list array */


/*
 * The arrays soc_reg_name, soc_reg_alias and soc_reg_desc are indexed
 * by soc_reg_t like the chip specific register arrays.
 */
#if !defined(SOC_NO_NAMES)
__attribute__((section("rdb.regnames")))
char *soc_robo2_reg_name[] = {
    "AVR_HPA_BLOCK_CTRL_STS_HPA_AXI_CONTROL",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_CONTROL",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_STS",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_HESI_CREDIT_LIMIT",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_INT_EN",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_INT_STS",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_MAX_BURST_LEN",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_RX_CPU_CUR_DESC_PTR",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_RX_DESC_SIZE",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_RX_HPA_CUR_DESC_PTR",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_TX_CPU_CUR_DESC_PTR",
    "AVR_HPA_BLOCK_CTRL_STS_HPA_TX_HPA_CUR_DESC_PTR",
    "AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_63_32",
    "AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_127_96",
    "AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_31_0",
    "AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_63_32",
    "AVR_PORTMACRO_PMI_LP_RADDR",
    "AVR_PORTMACRO_PMI_LP_RDATA",
    "AVR_PORTMACRO_PMI_LP_RDGO",
    "AVR_PORTMACRO_PMI_LP_RDWR_STATUS",
    "AVR_PORTMACRO_PMI_LP_WADDR",
    "AVR_PORTMACRO_PMI_LP_WDATA",
    "AVR_PORTMACRO_PMI_LP_WRGO",
    "AVR_PORTMACRO_PORT_MACRO_OTP_MEM_OVR",
    "AVR_PORTMACRO_PORT_MACRO_SPEED_CONFIG",
    "AVR_PORTMACRO_PORT_MACRO_STATUS1",
    "AVR_PORTMACRO_PORT_MACRO_TEMP_CONFIG",
    "AVR_PORTMACRO_PSS_INTERRUPT_MASK",
    "AVR_PORTMACRO_PSS_INTERRUPT_STATUS",
    "AVR_PORTMACRO_PVTMON_CONFIG1",
    "AVR_PORTMACRO_PVTMON_CONFIG2",
    "AVR_PORTMACRO_PVTMON_STATUS",
    "AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HI",
    "AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LO",
    "AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HI",
    "AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LO",
    "AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HI",
    "AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LO",
    "AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HI",
    "AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LO",
    "AVR_PORTMACRO_RESCAL_CONFIG",
    "AVR_PORTMACRO_RESCAL_STATUS1",
    "AVR_PORTMACRO_RESCAL_STATUS2",
    "AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_HI",
    "AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_LO",
    "AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_HI",
    "AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_LO",
    "AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_HI",
    "AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_LO",
    "AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_HI",
    "AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_LO",
    "CB_BMU_BIMC_CMD0",
    "CB_BMU_BIMC_CMD1",
    "CB_BMU_BIMC_CMD2",
    "CB_BMU_BIMC_DBGCMD0",
    "CB_BMU_BIMC_DBGCMD1",
    "CB_BMU_BIMC_DBGCMD2",
    "CB_BMU_BIMC_ECCPAR_DEBUG",
    "CB_BMU_BIMC_ECC_CORRECTABLE_ERROR_CNT",
    "CB_BMU_BIMC_ECC_UNCORRECTABLE_ERROR_CNT",
    "CB_BMU_BIMC_GLOBAL_CONFIG",
    "CB_BMU_BIMC_MEMID",
    "CB_BMU_BIMC_MONITOR",
    "CB_BMU_BIMC_MONITOR_MASK",
    "CB_BMU_BIMC_PARITY_ERROR_CNT",
    "CB_BMU_BIMC_POLLRSP0",
    "CB_BMU_BIMC_POLLRSP1",
    "CB_BMU_BIMC_POLLRSP2",
    "CB_BMU_BIMC_RXCMD0",
    "CB_BMU_BIMC_RXCMD1",
    "CB_BMU_BIMC_RXCMD2",
    "CB_BMU_BIMC_RXRSP0",
    "CB_BMU_BIMC_RXRSP1",
    "CB_BMU_BIMC_RXRSP2",
    "CB_BMU_BMU_BID_CM_CONFIG",
    "CB_BMU_BMU_BID_CM_STATUS",
    "CB_BMU_BMU_CH_PKT_DROP_COUNT_A",
    "CB_BMU_BMU_DROP_CM_CONFIG",
    "CB_BMU_BMU_DROP_CM_STATUS",
    "CB_BMU_BMU_FC_CM_CONFIG",
    "CB_BMU_BMU_FC_CM_STATUS",
    "CB_BMU_BMU_FEATURE_CONTROL_CONFIG",
    "CB_BMU_BMU_LLC_BID_CM_CONFIG",
    "CB_BMU_BMU_LLC_BID_CM_STATUS",
    "CB_BMU_BMU_LLC_RTN_CM_CONFIG",
    "CB_BMU_BMU_LLC_RTN_CM_STATUS",
    "CB_BMU_BMU_MTR_CM_CONFIG",
    "CB_BMU_BMU_MTR_CM_STATUS",
    "CB_BMU_BMU_MTR_COM_CM_CONFIG",
    "CB_BMU_BMU_MTR_COM_CM_STATUS",
    "CB_BMU_BMU_QUAL_DROP_COUNT_A",
    "CB_BMU_BMU_RXDWR_CM_CONFIG",
    "CB_BMU_BMU_RXDWR_CM_STATUS",
    "CB_BMU_BMU_RXQUAL_CM_CONFIG",
    "CB_BMU_BMU_RXQUAL_CM_STATUS",
    "CB_BMU_BMU_STM_PKT_DROP_COUNT_A",
    "CB_BMU_BUCKET_IA_CAPABILITY",
    "CB_BMU_BUCKET_IA_CONFIG",
    "CB_BMU_BUCKET_IA_RDATA_PART0",
    "CB_BMU_BUCKET_IA_RDATA_PART1",
    "CB_BMU_BUCKET_IA_STATUS",
    "CB_BMU_BUCKET_IA_WDATA_PART0",
    "CB_BMU_BUCKET_IA_WDATA_PART1",
    "CB_BMU_CB_BMU_INT_MASKED_STATUS",
    "CB_BMU_CB_BMU_INT_MASK_CONFIG",
    "CB_BMU_CB_BMU_INT_RAW_STATUS",
    "CB_BMU_CNTXT_RESOURCE_DROP_COUNT_A",
    "CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_A",
    "CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_A",
    "CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_A",
    "CB_BMU_EPP_INTF_STATUS",
    "CB_BMU_EPP_LLC_BID_CM_CONFIG",
    "CB_BMU_EPP_LLC_BID_CM_STATUS",
    "CB_BMU_EPP_LLC_RTN_CM_CONFIG",
    "CB_BMU_EPP_LLC_RTN_CM_STATUS",
    "CB_BMU_FCD_CNTR_IA_CAPABILITY",
    "CB_BMU_FCD_CNTR_IA_CONFIG",
    "CB_BMU_FCD_CNTR_IA_RDATA_PART0",
    "CB_BMU_FCD_CNTR_IA_STATUS",
    "CB_BMU_FCD_CNTR_IA_WDATA_PART0",
    "CB_BMU_FCD_CONFIG_IA_CAPABILITY",
    "CB_BMU_FCD_CONFIG_IA_CONFIG",
    "CB_BMU_FCD_CONFIG_IA_RDATA_PART0",
    "CB_BMU_FCD_CONFIG_IA_RDATA_PART1",
    "CB_BMU_FCD_CONFIG_IA_RDATA_PART2",
    "CB_BMU_FCD_CONFIG_IA_STATUS",
    "CB_BMU_FCD_CONFIG_IA_WDATA_PART0",
    "CB_BMU_FCD_CONFIG_IA_WDATA_PART1",
    "CB_BMU_FCD_CONFIG_IA_WDATA_PART2",
    "CB_BMU_FC_STATUS",
    "CB_BMU_GFCD_CNTR_IA_CAPABILITY",
    "CB_BMU_GFCD_CNTR_IA_CONFIG",
    "CB_BMU_GFCD_CNTR_IA_RDATA_PART0",
    "CB_BMU_GFCD_CNTR_IA_STATUS",
    "CB_BMU_GFCD_CNTR_IA_WDATA_PART0",
    "CB_BMU_GFCD_CONFIG_IA_CAPABILITY",
    "CB_BMU_GFCD_CONFIG_IA_CONFIG",
    "CB_BMU_GFCD_CONFIG_IA_RDATA_PART0",
    "CB_BMU_GFCD_CONFIG_IA_RDATA_PART1",
    "CB_BMU_GFCD_CONFIG_IA_RDATA_PART2",
    "CB_BMU_GFCD_CONFIG_IA_RDATA_PART3",
    "CB_BMU_GFCD_CONFIG_IA_RDATA_PART4",
    "CB_BMU_GFCD_CONFIG_IA_RDATA_PART5",
    "CB_BMU_GFCD_CONFIG_IA_RDATA_PART6",
    "CB_BMU_GFCD_CONFIG_IA_STATUS",
    "CB_BMU_GFCD_CONFIG_IA_WDATA_PART0",
    "CB_BMU_GFCD_CONFIG_IA_WDATA_PART1",
    "CB_BMU_GFCD_CONFIG_IA_WDATA_PART2",
    "CB_BMU_GFCD_CONFIG_IA_WDATA_PART3",
    "CB_BMU_GFCD_CONFIG_IA_WDATA_PART4",
    "CB_BMU_GFCD_CONFIG_IA_WDATA_PART5",
    "CB_BMU_GFCD_CONFIG_IA_WDATA_PART6",
    "CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_A",
    "CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_A",
    "CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_A",
    "CB_BMU_ID",
    "CB_BMU_IPP_DROP_COUNT_A",
    "CB_BMU_IPP_INTF_CH_DISCARD_STAT",
    "CB_BMU_IPP_INTF_ERROR_STAT",
    "CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSET",
    "CB_BMU_LLC_CONTROL",
    "CB_BMU_LLC_FC_CM_CONFIG",
    "CB_BMU_LLC_FC_CM_STATUS",
    "CB_BMU_LLC_FREE_HEAD_PTR",
    "CB_BMU_LLC_FREE_PAGE_CNT",
    "CB_BMU_LLC_FREE_PAGE_WMK_CNT",
    "CB_BMU_LLC_FREE_TAIL_PTR",
    "CB_BMU_LLC_LINK_MEM",
    "CB_BMU_LLC_PAGE_ACCESS_CTL",
    "CB_BMU_LLC_PAGE_ACCESS_STAT",
    "CB_BMU_LLC_SELF_INIT",
    "CB_BMU_LLC_STATUS",
    "CB_BMU_LLC_TAG1_DATA",
    "CB_BMU_LLC_TAG_MEM",
    "CB_BMU_METER_DROP_COUNT_A",
    "CB_BMU_MTR2TCB_IA_CAPABILITY",
    "CB_BMU_MTR2TCB_IA_CONFIG",
    "CB_BMU_MTR2TCB_IA_RDATA_PART0",
    "CB_BMU_MTR2TCB_IA_STATUS",
    "CB_BMU_MTR2TCB_IA_WDATA_PART0",
    "CB_BMU_MTR_CONFIG",
    "CB_BMU_MTR_CONTROL",
    "CB_BMU_MTR_PARAMS",
    "CB_BMU_MTR_REF_TIMER",
    "CB_BMU_MTR_STATUS",
    "CB_BMU_PD",
    "CB_BMU_PMON_IA_CAPABILITY",
    "CB_BMU_PMON_IA_CONFIG",
    "CB_BMU_PMON_IA_RDATA_PART0",
    "CB_BMU_PMON_IA_RDATA_PART1",
    "CB_BMU_PMON_IA_STATUS",
    "CB_BMU_PMON_IA_WDATA_PART0",
    "CB_BMU_PMON_IA_WDATA_PART1",
    "CB_BMU_PPTR_IA_CAPABILITY",
    "CB_BMU_PPTR_IA_CONFIG",
    "CB_BMU_PPTR_IA_RDATA_PART0",
    "CB_BMU_PPTR_IA_STATUS",
    "CB_BMU_PPTR_IA_WDATA_PART0",
    "CB_BMU_PROFILE_IA_CAPABILITY",
    "CB_BMU_PROFILE_IA_CONFIG",
    "CB_BMU_PROFILE_IA_RDATA_PART0",
    "CB_BMU_PROFILE_IA_RDATA_PART1",
    "CB_BMU_PROFILE_IA_RDATA_PART2",
    "CB_BMU_PROFILE_IA_STATUS",
    "CB_BMU_PROFILE_IA_WDATA_PART0",
    "CB_BMU_PROFILE_IA_WDATA_PART1",
    "CB_BMU_PROFILE_IA_WDATA_PART2",
    "CB_BMU_RSCALE_IA_CAPABILITY",
    "CB_BMU_RSCALE_IA_CONFIG",
    "CB_BMU_RSCALE_IA_RDATA_PART0",
    "CB_BMU_RSCALE_IA_STATUS",
    "CB_BMU_RSCALE_IA_WDATA_PART0",
    "CB_BMU_SPARE_IN",
    "CB_BMU_SPARE_OUT",
    "CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITY",
    "CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIG",
    "CB_BMU_SPG_PP_BMP_CONFIG_IA_RDATA_PART0",
    "CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUS",
    "CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0",
    "CB_CB_CLK_FREQ",
    "CB_CB_INT_MASKED_STATUS",
    "CB_CB_INT_MASK_CONFIG",
    "CB_CB_INT_RAW_STATUS",
    "CB_CFP_ACTION_IA_CAPABILITY",
    "CB_CFP_ACTION_IA_CONFIG",
    "CB_CFP_ACTION_IA_RDATA_PART0",
    "CB_CFP_ACTION_IA_RDATA_PART1",
    "CB_CFP_ACTION_IA_RDATA_PART2",
    "CB_CFP_ACTION_IA_RDATA_PART3",
    "CB_CFP_ACTION_IA_RDATA_PART4",
    "CB_CFP_ACTION_IA_STATUS",
    "CB_CFP_ACTION_IA_WDATA_PART0",
    "CB_CFP_ACTION_IA_WDATA_PART1",
    "CB_CFP_ACTION_IA_WDATA_PART2",
    "CB_CFP_ACTION_IA_WDATA_PART3",
    "CB_CFP_ACTION_IA_WDATA_PART4",
    "CB_CFP_ART_IA_CAPABILITY",
    "CB_CFP_ART_IA_CONFIG",
    "CB_CFP_ART_IA_RDATA_PART0",
    "CB_CFP_ART_IA_STATUS",
    "CB_CFP_ART_IA_WDATA_PART0",
    "CB_CFP_BIMC_CMD0",
    "CB_CFP_BIMC_CMD1",
    "CB_CFP_BIMC_CMD2",
    "CB_CFP_BIMC_DBGCMD0",
    "CB_CFP_BIMC_DBGCMD1",
    "CB_CFP_BIMC_DBGCMD2",
    "CB_CFP_BIMC_ECCPAR_DEBUG",
    "CB_CFP_BIMC_ECC_CORRECTABLE_ERROR_CNT",
    "CB_CFP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT",
    "CB_CFP_BIMC_GLOBAL_CONFIG",
    "CB_CFP_BIMC_MEMID",
    "CB_CFP_BIMC_MONITOR",
    "CB_CFP_BIMC_MONITOR_MASK",
    "CB_CFP_BIMC_PARITY_ERROR_CNT",
    "CB_CFP_BIMC_POLLRSP0",
    "CB_CFP_BIMC_POLLRSP1",
    "CB_CFP_BIMC_POLLRSP2",
    "CB_CFP_BIMC_RXCMD0",
    "CB_CFP_BIMC_RXCMD1",
    "CB_CFP_BIMC_RXCMD2",
    "CB_CFP_BIMC_RXRSP0",
    "CB_CFP_BIMC_RXRSP1",
    "CB_CFP_BIMC_RXRSP2",
    "CB_CFP_BUCKET_IA_CAPABILITY",
    "CB_CFP_BUCKET_IA_CONFIG",
    "CB_CFP_BUCKET_IA_RDATA_PART0",
    "CB_CFP_BUCKET_IA_RDATA_PART1",
    "CB_CFP_BUCKET_IA_STATUS",
    "CB_CFP_BUCKET_IA_WDATA_PART0",
    "CB_CFP_BUCKET_IA_WDATA_PART1",
    "CB_CFP_CB_CFP_INT_MASKED_STATUS",
    "CB_CFP_CB_CFP_INT_MASK_CONFIG",
    "CB_CFP_CB_CFP_INT_RAW_STATUS",
    "CB_CFP_CFPCAM_CAMBIST_0_CONTROL",
    "CB_CFP_CFPCAM_CAMBIST_0_DATA_SLICE_OR_STATUS_SEL",
    "CB_CFP_CFPCAM_CAMBIST_0_DBG_CONTROL",
    "CB_CFP_CFPCAM_CAMBIST_0_DBG_DATA",
    "CB_CFP_CFPCAM_CAMBIST_0_RST",
    "CB_CFP_CFPCAM_CAMBIST_0_SKIP_ERROR_CNT",
    "CB_CFP_CFPCAM_CAMBIST_0_STATUS",
    "CB_CFP_CFPCAM_CAMBIST_1_CONTROL",
    "CB_CFP_CFPCAM_CAMBIST_1_DATA_SLICE_OR_STATUS_SEL",
    "CB_CFP_CFPCAM_CAMBIST_1_DBG_CONTROL",
    "CB_CFP_CFPCAM_CAMBIST_1_DBG_DATA",
    "CB_CFP_CFPCAM_CAMBIST_1_RST",
    "CB_CFP_CFPCAM_CAMBIST_1_SKIP_ERROR_CNT",
    "CB_CFP_CFPCAM_CAMBIST_1_STATUS",
    "CB_CFP_CFPCAM_CAMBIST_2_CONTROL",
    "CB_CFP_CFPCAM_CAMBIST_2_DATA_SLICE_OR_STATUS_SEL",
    "CB_CFP_CFPCAM_CAMBIST_2_DBG_CONTROL",
    "CB_CFP_CFPCAM_CAMBIST_2_DBG_DATA",
    "CB_CFP_CFPCAM_CAMBIST_2_RST",
    "CB_CFP_CFPCAM_CAMBIST_2_SKIP_ERROR_CNT",
    "CB_CFP_CFPCAM_CAMBIST_2_STATUS",
    "CB_CFP_CFPCAM_CAMBIST_3_CONTROL",
    "CB_CFP_CFPCAM_CAMBIST_3_DATA_SLICE_OR_STATUS_SEL",
    "CB_CFP_CFPCAM_CAMBIST_3_DBG_CONTROL",
    "CB_CFP_CFPCAM_CAMBIST_3_DBG_DATA",
    "CB_CFP_CFPCAM_CAMBIST_3_RST",
    "CB_CFP_CFPCAM_CAMBIST_3_SKIP_ERROR_CNT",
    "CB_CFP_CFPCAM_CAMBIST_3_STATUS",
    "CB_CFP_CFPCAM_IA_CAPABILITY",
    "CB_CFP_CFPCAM_IA_CONFIG",
    "CB_CFP_CFPCAM_IA_RDATA_PART0",
    "CB_CFP_CFPCAM_IA_RDATA_PART1",
    "CB_CFP_CFPCAM_IA_RDATA_PART2",
    "CB_CFP_CFPCAM_IA_RDATA_PART3",
    "CB_CFP_CFPCAM_IA_RDATA_PART4",
    "CB_CFP_CFPCAM_IA_RDATA_PART5",
    "CB_CFP_CFPCAM_IA_RDATA_PART6",
    "CB_CFP_CFPCAM_IA_STATUS",
    "CB_CFP_CFPCAM_IA_WDATA_PART0",
    "CB_CFP_CFPCAM_IA_WDATA_PART1",
    "CB_CFP_CFPCAM_IA_WDATA_PART2",
    "CB_CFP_CFPCAM_IA_WDATA_PART3",
    "CB_CFP_CFPCAM_IA_WDATA_PART4",
    "CB_CFP_CFPCAM_IA_WDATA_PART5",
    "CB_CFP_CFPCAM_IA_WDATA_PART6",
    "CB_CFP_CFPCAM_SCRUBBER_CONFIG",
    "CB_CFP_CFPCAM_SCRUBBER_INTERVAL_CONFIG",
    "CB_CFP_CFPCAM_SCRUBBER_MBE_ADDRESS",
    "CB_CFP_CFPCAM_SCRUBBER_SBE_ADDRESS",
    "CB_CFP_GLOBAL_CONFIG",
    "CB_CFP_ID",
    "CB_CFP_MBE_COUNT_A",
    "CB_CFP_MTR_CONTROL",
    "CB_CFP_MTR_PARAMS",
    "CB_CFP_MTR_REF_TIMER",
    "CB_CFP_MTR_STATUS",
    "CB_CFP_PD",
    "CB_CFP_PMON_IA_CAPABILITY",
    "CB_CFP_PMON_IA_CONFIG",
    "CB_CFP_PMON_IA_RDATA_PART0",
    "CB_CFP_PMON_IA_RDATA_PART1",
    "CB_CFP_PMON_IA_STATUS",
    "CB_CFP_PMON_IA_WDATA_PART0",
    "CB_CFP_PMON_IA_WDATA_PART1",
    "CB_CFP_PPTR_IA_CAPABILITY",
    "CB_CFP_PPTR_IA_CONFIG",
    "CB_CFP_PPTR_IA_RDATA_PART0",
    "CB_CFP_PPTR_IA_STATUS",
    "CB_CFP_PPTR_IA_WDATA_PART0",
    "CB_CFP_PROFILE_IA_CAPABILITY",
    "CB_CFP_PROFILE_IA_CONFIG",
    "CB_CFP_PROFILE_IA_RDATA_PART0",
    "CB_CFP_PROFILE_IA_RDATA_PART1",
    "CB_CFP_PROFILE_IA_RDATA_PART2",
    "CB_CFP_PROFILE_IA_STATUS",
    "CB_CFP_PROFILE_IA_WDATA_PART0",
    "CB_CFP_PROFILE_IA_WDATA_PART1",
    "CB_CFP_PROFILE_IA_WDATA_PART2",
    "CB_CFP_RSCALE_IA_CAPABILITY",
    "CB_CFP_RSCALE_IA_CONFIG",
    "CB_CFP_RSCALE_IA_RDATA_PART0",
    "CB_CFP_RSCALE_IA_STATUS",
    "CB_CFP_RSCALE_IA_WDATA_PART0",
    "CB_CFP_SBE_COUNT_A",
    "CB_CFP_SPARE_IN",
    "CB_CFP_SPARE_OUT",
    "CB_CFP_STAT_IA_CAPABILITY",
    "CB_CFP_STAT_IA_CONFIG",
    "CB_CFP_STAT_IA_RDATA_PART0",
    "CB_CFP_STAT_IA_RDATA_PART1",
    "CB_CFP_STAT_IA_RDATA_PART2",
    "CB_CFP_STAT_IA_RDATA_PART3",
    "CB_CFP_STAT_IA_STATUS",
    "CB_CFP_STAT_IA_WDATA_PART0",
    "CB_CFP_STAT_IA_WDATA_PART1",
    "CB_CFP_STAT_IA_WDATA_PART2",
    "CB_CFP_STAT_IA_WDATA_PART3",
    "CB_CFP_TCAM_CONFIG",
    "CB_CFP_TECC_IA_CAPABILITY",
    "CB_CFP_TECC_IA_CONFIG",
    "CB_CFP_TECC_IA_RDATA_PART0",
    "CB_CFP_TECC_IA_STATUS",
    "CB_CFP_TECC_IA_WDATA_PART0",
    "CB_CFP_WRT_IA_CAPABILITY",
    "CB_CFP_WRT_IA_CONFIG",
    "CB_CFP_WRT_IA_RDATA_PART0",
    "CB_CFP_WRT_IA_STATUS",
    "CB_CFP_WRT_IA_WDATA_PART0",
    "CB_CMM_BIMC_CMD0",
    "CB_CMM_BIMC_CMD1",
    "CB_CMM_BIMC_CMD2",
    "CB_CMM_BIMC_DBGCMD0",
    "CB_CMM_BIMC_DBGCMD1",
    "CB_CMM_BIMC_DBGCMD2",
    "CB_CMM_BIMC_ECCPAR_DEBUG",
    "CB_CMM_BIMC_ECC_CORRECTABLE_ERROR_CNT",
    "CB_CMM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT",
    "CB_CMM_BIMC_GLOBAL_CONFIG",
    "CB_CMM_BIMC_MEMID",
    "CB_CMM_BIMC_MONITOR",
    "CB_CMM_BIMC_MONITOR_MASK",
    "CB_CMM_BIMC_PARITY_ERROR_CNT",
    "CB_CMM_BIMC_POLLRSP0",
    "CB_CMM_BIMC_POLLRSP1",
    "CB_CMM_BIMC_POLLRSP2",
    "CB_CMM_BIMC_RXCMD0",
    "CB_CMM_BIMC_RXCMD1",
    "CB_CMM_BIMC_RXCMD2",
    "CB_CMM_BIMC_RXRSP0",
    "CB_CMM_BIMC_RXRSP1",
    "CB_CMM_BIMC_RXRSP2",
    "CB_CMM_CB_CMM_INT_MASKED_STATUS",
    "CB_CMM_CB_CMM_INT_MASK_CONFIG",
    "CB_CMM_CB_CMM_INT_RAW_STATUS",
    "CB_CMM_DBG_CTRL_0",
    "CB_CMM_DBG_CTRL_1",
    "CB_CMM_ID",
    "CB_CMM_INIT_CTRL",
    "CB_CMM_INIT_STAT",
    "CB_CMM_PD",
    "CB_CMM_PM_CTRL_0",
    "CB_CMM_PM_CTRL_1",
    "CB_CMM_PM_STAT_HI",
    "CB_CMM_PM_STAT_LO",
    "CB_CMM_PM_TOT_TRANS_HI",
    "CB_CMM_PM_TOT_TRANS_LO",
    "CB_CMM_SPARE_IN",
    "CB_CMM_SPARE_OUT",
    "CB_EPP_BIMC_CMD0",
    "CB_EPP_BIMC_CMD1",
    "CB_EPP_BIMC_CMD2",
    "CB_EPP_BIMC_DBGCMD0",
    "CB_EPP_BIMC_DBGCMD1",
    "CB_EPP_BIMC_DBGCMD2",
    "CB_EPP_BIMC_ECCPAR_DEBUG",
    "CB_EPP_BIMC_ECC_CORRECTABLE_ERROR_CNT",
    "CB_EPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT",
    "CB_EPP_BIMC_GLOBAL_CONFIG",
    "CB_EPP_BIMC_MEMID",
    "CB_EPP_BIMC_MONITOR",
    "CB_EPP_BIMC_MONITOR_MASK",
    "CB_EPP_BIMC_PARITY_ERROR_CNT",
    "CB_EPP_BIMC_POLLRSP0",
    "CB_EPP_BIMC_POLLRSP1",
    "CB_EPP_BIMC_POLLRSP2",
    "CB_EPP_BIMC_RXCMD0",
    "CB_EPP_BIMC_RXCMD1",
    "CB_EPP_BIMC_RXCMD2",
    "CB_EPP_BIMC_RXRSP0",
    "CB_EPP_BIMC_RXRSP1",
    "CB_EPP_BIMC_RXRSP2",
    "CB_EPP_CAL_SLOTS",
    "CB_EPP_CB_EPP_INT_MASKED_STATUS",
    "CB_EPP_CB_EPP_INT_MASK_CONFIG",
    "CB_EPP_CB_EPP_INT_RAW_STATUS",
    "CB_EPP_COUNT_EPP_DROP_COUNT_A",
    "CB_EPP_COUNT_EPP_ERR_COUNT_A",
    "CB_EPP_COUNT_EPP_OK_COUNT_A",
    "CB_EPP_DEBUG_REG",
    "CB_EPP_DISABLE_PTP_MSG_TYPE",
    "CB_EPP_EGRESS_PORT_MAP_BASE",
    "CB_EPP_EGRESS_SOURCE_PORT_GROUP_TABLE",
    "CB_EPP_EP0_CVLAN",
    "CB_EPP_EP0_DSCP",
    "CB_EPP_EP0_PTP",
    "CB_EPP_EP0_SVLAN",
    "CB_EPP_EP0_TTL",
    "CB_EPP_EP1_CVLAN",
    "CB_EPP_EP1_DSCP",
    "CB_EPP_EP1_PTP",
    "CB_EPP_EP1_SVLAN",
    "CB_EPP_EP1_TTL",
    "CB_EPP_EP2_CVLAN",
    "CB_EPP_EP2_DSCP",
    "CB_EPP_EP2_PTP",
    "CB_EPP_EP2_SVLAN",
    "CB_EPP_EP2_TTL",
    "CB_EPP_EP3_CVLAN",
    "CB_EPP_EP3_DSCP",
    "CB_EPP_EP3_PTP",
    "CB_EPP_EP3_SVLAN",
    "CB_EPP_EP3_TTL",
    "CB_EPP_EPGT_IA_CAPABILITY",
    "CB_EPP_EPGT_IA_CONFIG",
    "CB_EPP_EPGT_IA_RDATA_PART0",
    "CB_EPP_EPGT_IA_RDATA_PART1",
    "CB_EPP_EPGT_IA_STATUS",
    "CB_EPP_EPGT_IA_WDATA_PART0",
    "CB_EPP_EPGT_IA_WDATA_PART1",
    "CB_EPP_EPMT_IA_CAPABILITY",
    "CB_EPP_EPMT_IA_CONFIG",
    "CB_EPP_EPMT_IA_RDATA_PART0",
    "CB_EPP_EPMT_IA_STATUS",
    "CB_EPP_EPMT_IA_WDATA_PART0",
    "CB_EPP_EPPSID0_CM_CONFIG",
    "CB_EPP_EPPSID0_CM_STATUS",
    "CB_EPP_EPPSID10_CM_CONFIG",
    "CB_EPP_EPPSID10_CM_STATUS",
    "CB_EPP_EPPSID11_CM_CONFIG",
    "CB_EPP_EPPSID11_CM_STATUS",
    "CB_EPP_EPPSID12_CM_CONFIG",
    "CB_EPP_EPPSID12_CM_STATUS",
    "CB_EPP_EPPSID13_CM_CONFIG",
    "CB_EPP_EPPSID13_CM_STATUS",
    "CB_EPP_EPPSID14_CM_CONFIG",
    "CB_EPP_EPPSID14_CM_STATUS",
    "CB_EPP_EPPSID15_CM_CONFIG",
    "CB_EPP_EPPSID15_CM_STATUS",
    "CB_EPP_EPPSID1_CM_CONFIG",
    "CB_EPP_EPPSID1_CM_STATUS",
    "CB_EPP_EPPSID2_CM_CONFIG",
    "CB_EPP_EPPSID2_CM_STATUS",
    "CB_EPP_EPPSID3_CM_CONFIG",
    "CB_EPP_EPPSID3_CM_STATUS",
    "CB_EPP_EPPSID4_CM_CONFIG",
    "CB_EPP_EPPSID4_CM_STATUS",
    "CB_EPP_EPPSID5_CM_CONFIG",
    "CB_EPP_EPPSID5_CM_STATUS",
    "CB_EPP_EPPSID6_CM_CONFIG",
    "CB_EPP_EPPSID6_CM_STATUS",
    "CB_EPP_EPPSID7_CM_CONFIG",
    "CB_EPP_EPPSID7_CM_STATUS",
    "CB_EPP_EPPSID8_CM_CONFIG",
    "CB_EPP_EPPSID8_CM_STATUS",
    "CB_EPP_EPPSID9_CM_CONFIG",
    "CB_EPP_EPPSID9_CM_STATUS",
    "CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITY",
    "CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIG",
    "CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0",
    "CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUS",
    "CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0",
    "CB_EPP_EPP_CALENDAR_IA_CAPABILITY",
    "CB_EPP_EPP_CALENDAR_IA_CONFIG",
    "CB_EPP_EPP_CALENDAR_IA_RDATA_PART0",
    "CB_EPP_EPP_CALENDAR_IA_STATUS",
    "CB_EPP_EPP_CALENDAR_IA_WDATA_PART0",
    "CB_EPP_EPP_SID_PORT_EN_CONFIG",
    "CB_EPP_EP_CONFIG0",
    "CB_EPP_EP_SOFT_TAG_0",
    "CB_EPP_EP_SOFT_TAG_1",
    "CB_EPP_EP_SOFT_TAG_2",
    "CB_EPP_EP_SOFT_TAG_3",
    "CB_EPP_EP_SOFT_TAG_4",
    "CB_EPP_EP_SOFT_TAG_5",
    "CB_EPP_EP_SOFT_TAG_6",
    "CB_EPP_EP_SOFT_TAG_7",
    "CB_EPP_EP_SOFT_TAG_8",
    "CB_EPP_EP_SOFT_TAG_9",
    "CB_EPP_EP_SOFT_TAG_10",
    "CB_EPP_EP_SOFT_TAG_11",
    "CB_EPP_EP_SOFT_TAG_12",
    "CB_EPP_EP_SOFT_TAG_13",
    "CB_EPP_EP_SOFT_TAG_14",
    "CB_EPP_EP_SOFT_TAG_15",
    "CB_EPP_ETHERTYPE_CONFIG",
    "CB_EPP_ETHERTYPE_CONFIG_TS",
    "CB_EPP_EVMT_VSI0",
    "CB_EPP_EVMT_VSI1",
    "CB_EPP_EVMT_VSI2",
    "CB_EPP_EVMT_VSI3",
    "CB_EPP_EVMT_VSI0_DATA",
    "CB_EPP_EVMT_VSI1_DATA",
    "CB_EPP_EVMT_VSI2_DATA",
    "CB_EPP_EVMT_VSI3_DATA",
    "CB_EPP_ID",
    "CB_EPP_PD",
    "CB_EPP_PPREQ_CM_CONFIG",
    "CB_EPP_PPREQ_CM_STATUS",
    "CB_EPP_SET_IA_CAPABILITY",
    "CB_EPP_SET_IA_CONFIG",
    "CB_EPP_SET_IA_RDATA_PART0",
    "CB_EPP_SET_IA_RDATA_PART1",
    "CB_EPP_SET_IA_STATUS",
    "CB_EPP_SET_IA_WDATA_PART0",
    "CB_EPP_SET_IA_WDATA_PART1",
    "CB_EPP_SPARE_IN",
    "CB_EPP_SPARE_OUT",
    "CB_EPP_SPLDT_IA_CAPABILITY",
    "CB_EPP_SPLDT_IA_CONFIG",
    "CB_EPP_SPLDT_IA_RDATA_PART0",
    "CB_EPP_SPLDT_IA_STATUS",
    "CB_EPP_SPLDT_IA_WDATA_PART0",
    "CB_EPP_TET_IA_CAPABILITY",
    "CB_EPP_TET_IA_CONFIG",
    "CB_EPP_TET_IA_RDATA_PART0",
    "CB_EPP_TET_IA_STATUS",
    "CB_EPP_TET_IA_WDATA_PART0",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_0",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_1",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_2",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_3",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_4",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_5",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_6",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_7",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_8",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_9",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_10",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_11",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_12",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_13",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_14",
    "CB_EPP_THRESHOLD_SID_FIFO_PORT_15",
    "CB_EPP_TXREQ_CM_CONFIG",
    "CB_EPP_TXREQ_CM_STATUS",
    "CB_ETM_BIMC_CMD0",
    "CB_ETM_BIMC_CMD1",
    "CB_ETM_BIMC_CMD2",
    "CB_ETM_BIMC_DBGCMD0",
    "CB_ETM_BIMC_DBGCMD1",
    "CB_ETM_BIMC_DBGCMD2",
    "CB_ETM_BIMC_ECCPAR_DEBUG",
    "CB_ETM_BIMC_ECC_CORRECTABLE_ERROR_CNT",
    "CB_ETM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT",
    "CB_ETM_BIMC_GLOBAL_CONFIG",
    "CB_ETM_BIMC_MEMID",
    "CB_ETM_BIMC_MONITOR",
    "CB_ETM_BIMC_MONITOR_MASK",
    "CB_ETM_BIMC_PARITY_ERROR_CNT",
    "CB_ETM_BIMC_POLLRSP0",
    "CB_ETM_BIMC_POLLRSP1",
    "CB_ETM_BIMC_POLLRSP2",
    "CB_ETM_BIMC_RXCMD0",
    "CB_ETM_BIMC_RXCMD1",
    "CB_ETM_BIMC_RXCMD2",
    "CB_ETM_BIMC_RXRSP0",
    "CB_ETM_BIMC_RXRSP1",
    "CB_ETM_BIMC_RXRSP2",
    "CB_ETM_CASCADE_PORT_ENABLE",
    "CB_ETM_CB_ETM_INT_MASKED_STATUS",
    "CB_ETM_CB_ETM_INT_MASK_CONFIG",
    "CB_ETM_CB_ETM_INT_RAW_STATUS",
    "CB_ETM_DLIET_IA_CAPABILITY",
    "CB_ETM_DLIET_IA_CONFIG",
    "CB_ETM_DLIET_IA_RDATA_PART0",
    "CB_ETM_DLIET_IA_RDATA_PART1",
    "CB_ETM_DLIET_IA_RDATA_PART2",
    "CB_ETM_DLIET_IA_STATUS",
    "CB_ETM_DLIET_IA_WDATA_PART0",
    "CB_ETM_DLIET_IA_WDATA_PART1",
    "CB_ETM_DLIET_IA_WDATA_PART2",
    "CB_ETM_ERT_IA_CAPABILITY",
    "CB_ETM_ERT_IA_CONFIG",
    "CB_ETM_ERT_IA_RDATA_PART0",
    "CB_ETM_ERT_IA_RDATA_PART1",
    "CB_ETM_ERT_IA_RDATA_PART2",
    "CB_ETM_ERT_IA_RDATA_PART3",
    "CB_ETM_ERT_IA_STATUS",
    "CB_ETM_ERT_IA_WDATA_PART0",
    "CB_ETM_ERT_IA_WDATA_PART1",
    "CB_ETM_ERT_IA_WDATA_PART2",
    "CB_ETM_ERT_IA_WDATA_PART3",
    "CB_ETM_ETCT_IA_CAPABILITY",
    "CB_ETM_ETCT_IA_CONFIG",
    "CB_ETM_ETCT_IA_RDATA_PART0",
    "CB_ETM_ETCT_IA_STATUS",
    "CB_ETM_ETCT_IA_WDATA_PART0",
    "CB_ETM_ID",
    "CB_ETM_PD",
    "CB_ETM_PET_IA_CAPABILITY",
    "CB_ETM_PET_IA_CONFIG",
    "CB_ETM_PET_IA_RDATA_PART0",
    "CB_ETM_PET_IA_RDATA_PART1",
    "CB_ETM_PET_IA_RDATA_PART2",
    "CB_ETM_PET_IA_STATUS",
    "CB_ETM_PET_IA_WDATA_PART0",
    "CB_ETM_PET_IA_WDATA_PART1",
    "CB_ETM_PET_IA_WDATA_PART2",
    "CB_ETM_SPARE_IN",
    "CB_ETM_SPARE_OUT",
    "CB_ETM_VTCT_IA_CAPABILITY",
    "CB_ETM_VTCT_IA_CONFIG",
    "CB_ETM_VTCT_IA_RDATA_PART0",
    "CB_ETM_VTCT_IA_RDATA_PART1",
    "CB_ETM_VTCT_IA_STATUS",
    "CB_ETM_VTCT_IA_WDATA_PART0",
    "CB_ETM_VTCT_IA_WDATA_PART1",
    "CB_ID",
    "CB_IPP_BA_QUEUE_CONFIG",
    "CB_IPP_BIMC_CMD0",
    "CB_IPP_BIMC_CMD1",
    "CB_IPP_BIMC_CMD2",
    "CB_IPP_BIMC_DBGCMD0",
    "CB_IPP_BIMC_DBGCMD1",
    "CB_IPP_BIMC_DBGCMD2",
    "CB_IPP_BIMC_ECCPAR_DEBUG",
    "CB_IPP_BIMC_ECC_CORRECTABLE_ERROR_CNT",
    "CB_IPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT",
    "CB_IPP_BIMC_GLOBAL_CONFIG",
    "CB_IPP_BIMC_MEMID",
    "CB_IPP_BIMC_MONITOR",
    "CB_IPP_BIMC_MONITOR_MASK",
    "CB_IPP_BIMC_PARITY_ERROR_CNT",
    "CB_IPP_BIMC_POLLRSP0",
    "CB_IPP_BIMC_POLLRSP1",
    "CB_IPP_BIMC_POLLRSP2",
    "CB_IPP_BIMC_RXCMD0",
    "CB_IPP_BIMC_RXCMD1",
    "CB_IPP_BIMC_RXCMD2",
    "CB_IPP_BIMC_RXRSP0",
    "CB_IPP_BIMC_RXRSP1",
    "CB_IPP_BIMC_RXRSP2",
    "CB_IPP_BMU_PPREQ_CM_CONFIG",
    "CB_IPP_BMU_PPREQ_CM_STATUS",
    "CB_IPP_BMU_PPWR_CM_CONFIG",
    "CB_IPP_BMU_PPWR_CM_STATUS",
    "CB_IPP_BMU_QUAL_CM_CONFIG",
    "CB_IPP_BMU_QUAL_CM_STATUS",
    "CB_IPP_BMU_RXMETA_CM_CONFIG",
    "CB_IPP_BMU_RXMETA_CM_STATUS",
    "CB_IPP_BMU_RX_CM_CONFIG",
    "CB_IPP_BMU_RX_CM_STATUS",
    "CB_IPP_BUCKET_IA_CAPABILITY",
    "CB_IPP_BUCKET_IA_CONFIG",
    "CB_IPP_BUCKET_IA_RDATA_PART0",
    "CB_IPP_BUCKET_IA_RDATA_PART1",
    "CB_IPP_BUCKET_IA_STATUS",
    "CB_IPP_BUCKET_IA_WDATA_PART0",
    "CB_IPP_BUCKET_IA_WDATA_PART1",
    "CB_IPP_CB_IPP_INT_MASKED_STATUS",
    "CB_IPP_CB_IPP_INT_MASK_CONFIG",
    "CB_IPP_CB_IPP_INT_RAW_STATUS",
    "CB_IPP_CFP_CM_CONFIG",
    "CB_IPP_CFP_CM_STATUS",
    "CB_IPP_CFP_TAG_CM_CONFIG",
    "CB_IPP_CFP_TAG_CM_STATUS",
    "CB_IPP_CPMT_IA_CAPABILITY",
    "CB_IPP_CPMT_IA_CONFIG",
    "CB_IPP_CPMT_IA_RDATA_PART0",
    "CB_IPP_CPMT_IA_STATUS",
    "CB_IPP_CPMT_IA_WDATA_PART0",
    "CB_IPP_DFP_PACKET_CM_CONFIG",
    "CB_IPP_DFP_PACKET_CM_STATUS",
    "CB_IPP_ETHERKEY_CONFIG",
    "CB_IPP_FM_CM_CONFIG",
    "CB_IPP_FM_CM_STATUS",
    "CB_IPP_FORWARD_COUNT_A",
    "CB_IPP_FPSLICT_IA_CAPABILITY",
    "CB_IPP_FPSLICT_IA_CONFIG",
    "CB_IPP_FPSLICT_IA_RDATA_PART0",
    "CB_IPP_FPSLICT_IA_RDATA_PART1",
    "CB_IPP_FPSLICT_IA_RDATA_PART2",
    "CB_IPP_FPSLICT_IA_RDATA_PART3",
    "CB_IPP_FPSLICT_IA_STATUS",
    "CB_IPP_FPSLICT_IA_WDATA_PART0",
    "CB_IPP_FPSLICT_IA_WDATA_PART1",
    "CB_IPP_FPSLICT_IA_WDATA_PART2",
    "CB_IPP_FPSLICT_IA_WDATA_PART3",
    "CB_IPP_GSPG2IG_IA_CAPABILITY",
    "CB_IPP_GSPG2IG_IA_CONFIG",
    "CB_IPP_GSPG2IG_IA_RDATA_PART0",
    "CB_IPP_GSPG2IG_IA_STATUS",
    "CB_IPP_GSPG2IG_IA_WDATA_PART0",
    "CB_IPP_HDT_IA_CAPABILITY",
    "CB_IPP_HDT_IA_CONFIG",
    "CB_IPP_HDT_IA_RDATA_PART0",
    "CB_IPP_HDT_IA_RDATA_PART1",
    "CB_IPP_HDT_IA_STATUS",
    "CB_IPP_HDT_IA_WDATA_PART0",
    "CB_IPP_HDT_IA_WDATA_PART1",
    "CB_IPP_ID",
    "CB_IPP_IKFT_IA_CAPABILITY",
    "CB_IPP_IKFT_IA_CONFIG",
    "CB_IPP_IKFT_IA_RDATA_PART0",
    "CB_IPP_IKFT_IA_RDATA_PART1",
    "CB_IPP_IKFT_IA_RDATA_PART2",
    "CB_IPP_IKFT_IA_STATUS",
    "CB_IPP_IKFT_IA_WDATA_PART0",
    "CB_IPP_IKFT_IA_WDATA_PART1",
    "CB_IPP_IKFT_IA_WDATA_PART2",
    "CB_IPP_IPP_CONFIG",
    "CB_IPP_ISTGET_IA_CAPABILITY",
    "CB_IPP_ISTGET_IA_CONFIG",
    "CB_IPP_ISTGET_IA_RDATA_PART0",
    "CB_IPP_ISTGET_IA_STATUS",
    "CB_IPP_ISTGET_IA_WDATA_PART0",
    "CB_IPP_ITAG_CONFIG",
    "CB_IPP_ITM_LIM_TAG_CM_CONFIG",
    "CB_IPP_ITM_LIM_TAG_CM_STATUS",
    "CB_IPP_IVMT_A",
    "CB_IPP_KBU_CONFIG",
    "CB_IPP_KST_IA_CAPABILITY",
    "CB_IPP_KST_IA_CONFIG",
    "CB_IPP_KST_IA_RDATA_PART0",
    "CB_IPP_KST_IA_RDATA_PART1",
    "CB_IPP_KST_IA_STATUS",
    "CB_IPP_KST_IA_WDATA_PART0",
    "CB_IPP_KST_IA_WDATA_PART1",
    "CB_IPP_LIM_CM_CONFIG",
    "CB_IPP_LIM_CM_STATUS",
    "CB_IPP_LIN2VSI_IA_CAPABILITY",
    "CB_IPP_LIN2VSI_IA_CONFIG",
    "CB_IPP_LIN2VSI_IA_RDATA_PART0",
    "CB_IPP_LIN2VSI_IA_STATUS",
    "CB_IPP_LIN2VSI_IA_WDATA_PART0",
    "CB_IPP_LLC_CONFIG",
    "CB_IPP_M2TK_IA_CAPABILITY",
    "CB_IPP_M2TK_IA_CONFIG",
    "CB_IPP_M2TK_IA_RDATA_PART0",
    "CB_IPP_M2TK_IA_STATUS",
    "CB_IPP_M2TK_IA_WDATA_PART0",
    "CB_IPP_MAX_ICMP_CONFIG",
    "CB_IPP_MBE_COUNT_A",
    "CB_IPP_MDF_TAG_CM_CONFIG",
    "CB_IPP_MDF_TAG_CM_STATUS",
    "CB_IPP_MTR_CONTROL",
    "CB_IPP_MTR_PARAMS",
    "CB_IPP_MTR_REF_TIMER",
    "CB_IPP_MTR_STATUS",
    "CB_IPP_PD",
    "CB_IPP_PGT_IA_CAPABILITY",
    "CB_IPP_PGT_IA_CONFIG",
    "CB_IPP_PGT_IA_RDATA_PART0",
    "CB_IPP_PGT_IA_RDATA_PART1",
    "CB_IPP_PGT_IA_RDATA_PART2",
    "CB_IPP_PGT_IA_RDATA_PART3",
    "CB_IPP_PGT_IA_RDATA_PART4",
    "CB_IPP_PGT_IA_RDATA_PART5",
    "CB_IPP_PGT_IA_RDATA_PART6",
    "CB_IPP_PGT_IA_RDATA_PART7",
    "CB_IPP_PGT_IA_RDATA_PART8",
    "CB_IPP_PGT_IA_RDATA_PART9",
    "CB_IPP_PGT_IA_STATUS",
    "CB_IPP_PGT_IA_WDATA_PART0",
    "CB_IPP_PGT_IA_WDATA_PART1",
    "CB_IPP_PGT_IA_WDATA_PART2",
    "CB_IPP_PGT_IA_WDATA_PART3",
    "CB_IPP_PGT_IA_WDATA_PART4",
    "CB_IPP_PGT_IA_WDATA_PART5",
    "CB_IPP_PGT_IA_WDATA_PART6",
    "CB_IPP_PGT_IA_WDATA_PART7",
    "CB_IPP_PGT_IA_WDATA_PART8",
    "CB_IPP_PGT_IA_WDATA_PART9",
    "CB_IPP_PMON_IA_CAPABILITY",
    "CB_IPP_PMON_IA_CONFIG",
    "CB_IPP_PMON_IA_RDATA_PART0",
    "CB_IPP_PMON_IA_RDATA_PART1",
    "CB_IPP_PMON_IA_STATUS",
    "CB_IPP_PMON_IA_WDATA_PART0",
    "CB_IPP_PMON_IA_WDATA_PART1",
    "CB_IPP_PP2LPG_IA_CAPABILITY",
    "CB_IPP_PP2LPG_IA_CONFIG",
    "CB_IPP_PP2LPG_IA_RDATA_PART0",
    "CB_IPP_PP2LPG_IA_STATUS",
    "CB_IPP_PP2LPG_IA_WDATA_PART0",
    "CB_IPP_PPTR_IA_CAPABILITY",
    "CB_IPP_PPTR_IA_CONFIG",
    "CB_IPP_PPTR_IA_RDATA_PART0",
    "CB_IPP_PPTR_IA_STATUS",
    "CB_IPP_PPTR_IA_WDATA_PART0",
    "CB_IPP_PQM_CM_CONFIG",
    "CB_IPP_PQM_CM_STATUS",
    "CB_IPP_PROFILE_IA_CAPABILITY",
    "CB_IPP_PROFILE_IA_CONFIG",
    "CB_IPP_PROFILE_IA_RDATA_PART0",
    "CB_IPP_PROFILE_IA_RDATA_PART1",
    "CB_IPP_PROFILE_IA_RDATA_PART2",
    "CB_IPP_PROFILE_IA_STATUS",
    "CB_IPP_PROFILE_IA_WDATA_PART0",
    "CB_IPP_PROFILE_IA_WDATA_PART1",
    "CB_IPP_PROFILE_IA_WDATA_PART2",
    "CB_IPP_PV2LI_IA_CAPABILITY",
    "CB_IPP_PV2LI_IA_CONFIG",
    "CB_IPP_PV2LI_IA_RDATA_PART0",
    "CB_IPP_PV2LI_IA_RDATA_PART1",
    "CB_IPP_PV2LI_IA_STATUS",
    "CB_IPP_PV2LI_IA_WDATA_PART0",
    "CB_IPP_PV2LI_IA_WDATA_PART1",
    "CB_IPP_QUAL_FIFO_CM_CONFIG",
    "CB_IPP_QUAL_FIFO_CM_STATUS",
    "CB_IPP_RPSLICT_IA_CAPABILITY",
    "CB_IPP_RPSLICT_IA_CONFIG",
    "CB_IPP_RPSLICT_IA_RDATA_PART0",
    "CB_IPP_RPSLICT_IA_STATUS",
    "CB_IPP_RPSLICT_IA_WDATA_PART0",
    "CB_IPP_RPT_IA_CAPABILITY",
    "CB_IPP_RPT_IA_CONFIG",
    "CB_IPP_RPT_IA_RDATA_PART0",
    "CB_IPP_RPT_IA_RDATA_PART1",
    "CB_IPP_RPT_IA_STATUS",
    "CB_IPP_RPT_IA_WDATA_PART0",
    "CB_IPP_RPT_IA_WDATA_PART1",
    "CB_IPP_RSCALE_IA_CAPABILITY",
    "CB_IPP_RSCALE_IA_CONFIG",
    "CB_IPP_RSCALE_IA_RDATA_PART0",
    "CB_IPP_RSCALE_IA_STATUS",
    "CB_IPP_RSCALE_IA_WDATA_PART0",
    "CB_IPP_SBE_COUNT_A",
    "CB_IPP_SDM_PACKET_CM_CONFIG",
    "CB_IPP_SDM_PACKET_CM_STATUS",
    "CB_IPP_SDM_PPWR_FIFO_CM_CONFIG",
    "CB_IPP_SDM_PPWR_FIFO_CM_STATUS",
    "CB_IPP_SDM_PPWR_TAG_CM_CONFIG",
    "CB_IPP_SDM_PPWR_TAG_CM_STATUS",
    "CB_IPP_SDM_PQM_FIFO_CM_CONFIG",
    "CB_IPP_SDM_PQM_FIFO_CM_STATUS",
    "CB_IPP_SHORT_FRAG_CONFIG",
    "CB_IPP_SIA_COUNT_A",
    "CB_IPP_SLICMAP_CAMBIST_0_CONTROL",
    "CB_IPP_SLICMAP_CAMBIST_0_DATA_SLICE_OR_STATUS_SEL",
    "CB_IPP_SLICMAP_CAMBIST_0_DBG_CONTROL",
    "CB_IPP_SLICMAP_CAMBIST_0_DBG_DATA",
    "CB_IPP_SLICMAP_CAMBIST_0_RST",
    "CB_IPP_SLICMAP_CAMBIST_0_SKIP_ERROR_CNT",
    "CB_IPP_SLICMAP_CAMBIST_0_STATUS",
    "CB_IPP_SLICMAP_IA_CAPABILITY",
    "CB_IPP_SLICMAP_IA_CONFIG",
    "CB_IPP_SLICMAP_IA_RDATA_PART0",
    "CB_IPP_SLICMAP_IA_RDATA_PART1",
    "CB_IPP_SLICMAP_IA_RDATA_PART2",
    "CB_IPP_SLICMAP_IA_RDATA_PART3",
    "CB_IPP_SLICMAP_IA_RDATA_PART4",
    "CB_IPP_SLICMAP_IA_RDATA_PART5",
    "CB_IPP_SLICMAP_IA_RDATA_PART6",
    "CB_IPP_SLICMAP_IA_RDATA_PART7",
    "CB_IPP_SLICMAP_IA_RDATA_PART8",
    "CB_IPP_SLICMAP_IA_STATUS",
    "CB_IPP_SLICMAP_IA_WDATA_PART0",
    "CB_IPP_SLICMAP_IA_WDATA_PART1",
    "CB_IPP_SLICMAP_IA_WDATA_PART2",
    "CB_IPP_SLICMAP_IA_WDATA_PART3",
    "CB_IPP_SLICMAP_IA_WDATA_PART4",
    "CB_IPP_SLICMAP_IA_WDATA_PART5",
    "CB_IPP_SLICMAP_IA_WDATA_PART6",
    "CB_IPP_SLICMAP_IA_WDATA_PART7",
    "CB_IPP_SLICMAP_IA_WDATA_PART8",
    "CB_IPP_SLICMAP_SCRUBBER_CONFIG",
    "CB_IPP_SLICMAP_SCRUBBER_INTERVAL_CONFIG",
    "CB_IPP_SLICMAP_SCRUBBER_MBE_ADDRESS",
    "CB_IPP_SLICMAP_SCRUBBER_SBE_ADDRESS",
    "CB_IPP_SLICTCAM_CONFIG",
    "CB_IPP_SLICTECC_IA_CAPABILITY",
    "CB_IPP_SLICTECC_IA_CONFIG",
    "CB_IPP_SLICTECC_IA_RDATA_PART0",
    "CB_IPP_SLICTECC_IA_STATUS",
    "CB_IPP_SLICTECC_IA_WDATA_PART0",
    "CB_IPP_SPARE_IN",
    "CB_IPP_SPARE_OUT",
    "CB_IPP_SRT_IA_CAPABILITY",
    "CB_IPP_SRT_IA_CONFIG",
    "CB_IPP_SRT_IA_RDATA_PART0",
    "CB_IPP_SRT_IA_STATUS",
    "CB_IPP_SRT_IA_WDATA_PART0",
    "CB_IPP_STT_IA_CAPABILITY",
    "CB_IPP_STT_IA_CONFIG",
    "CB_IPP_STT_IA_RDATA_PART0",
    "CB_IPP_STT_IA_RDATA_PART1",
    "CB_IPP_STT_IA_STATUS",
    "CB_IPP_STT_IA_WDATA_PART0",
    "CB_IPP_STT_IA_WDATA_PART1",
    "CB_IPP_TCT_IA_CAPABILITY",
    "CB_IPP_TCT_IA_CONFIG",
    "CB_IPP_TCT_IA_RDATA_PART0",
    "CB_IPP_TCT_IA_STATUS",
    "CB_IPP_TCT_IA_WDATA_PART0",
    "CB_IPP_TLV_CONFIG",
    "CB_IPP_TST_A",
    "CB_IPP_VMU_PACKET_CM_CONFIG",
    "CB_IPP_VMU_PACKET_CM_STATUS",
    "CB_IPP_VSIT_IA_CAPABILITY",
    "CB_IPP_VSIT_IA_CONFIG",
    "CB_IPP_VSIT_IA_RDATA_PART0",
    "CB_IPP_VSIT_IA_RDATA_PART1",
    "CB_IPP_VSIT_IA_RDATA_PART2",
    "CB_IPP_VSIT_IA_RDATA_PART3",
    "CB_IPP_VSIT_IA_STATUS",
    "CB_IPP_VSIT_IA_WDATA_PART0",
    "CB_IPP_VSIT_IA_WDATA_PART1",
    "CB_IPP_VSIT_IA_WDATA_PART2",
    "CB_IPP_VSIT_IA_WDATA_PART3",
    "CB_ITM_ARLFM0_IA_CAPABILITY",
    "CB_ITM_ARLFM0_IA_CONFIG",
    "CB_ITM_ARLFM0_IA_RDATA_PART0",
    "CB_ITM_ARLFM0_IA_STATUS",
    "CB_ITM_ARLFM0_IA_WDATA_PART0",
    "CB_ITM_ARLFM0_SCAN_DATA_PART0",
    "CB_ITM_ARLFM0_SCAN_MASK_PART0",
    "CB_ITM_ARLFM1_GHT_H0_IA_CAPABILITY",
    "CB_ITM_ARLFM1_GHT_H0_IA_CONFIG",
    "CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART0",
    "CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART1",
    "CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART2",
    "CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART3",
    "CB_ITM_ARLFM1_GHT_H0_IA_STATUS",
    "CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART0",
    "CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART1",
    "CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART2",
    "CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART3",
    "CB_ITM_ARLFM1_GHT_H1_IA_CAPABILITY",
    "CB_ITM_ARLFM1_GHT_H1_IA_CONFIG",
    "CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART0",
    "CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART1",
    "CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART2",
    "CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART3",
    "CB_ITM_ARLFM1_GHT_H1_IA_STATUS",
    "CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART0",
    "CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART1",
    "CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART2",
    "CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART3",
    "CB_ITM_ARLFM1_SCAN_DATA_PART0",
    "CB_ITM_ARLFM1_SCAN_DATA_PART1",
    "CB_ITM_ARLFM1_SCAN_MASK_PART0",
    "CB_ITM_ARLFM1_SCAN_MASK_PART1",
    "CB_ITM_ARLFM_IA_CAPABILITY",
    "CB_ITM_ARLFM_IA_CONFIG",
    "CB_ITM_ARLFM_IA_RDATA_PART0",
    "CB_ITM_ARLFM_IA_RDATA_PART1",
    "CB_ITM_ARLFM_IA_RDATA_PART2",
    "CB_ITM_ARLFM_IA_STATUS",
    "CB_ITM_ARLFM_IA_WDATA_PART0",
    "CB_ITM_ARLFM_IA_WDATA_PART1",
    "CB_ITM_ARLFM_IA_WDATA_PART2",
    "CB_ITM_ARLFM_SCAN_DATA_PART0",
    "CB_ITM_ARLFM_SCAN_DATA_PART1",
    "CB_ITM_ARLFM_SCAN_DATA_PART2",
    "CB_ITM_ARLFM_SCAN_MASK_PART0",
    "CB_ITM_ARLFM_SCAN_MASK_PART1",
    "CB_ITM_ARLFM_SCAN_MASK_PART2",
    "CB_ITM_ARL_AGING_CONFIG",
    "CB_ITM_ARL_AGING_STATUS",
    "CB_ITM_ARL_CONFIG",
    "CB_ITM_ARL_ENTRY_COUNT_A",
    "CB_ITM_ARL_LEARN_COUNT_A",
    "CB_ITM_ARL_LOCK",
    "CB_ITM_ARL_PFE_RSPA_CM_CONFIG",
    "CB_ITM_ARL_PFE_RSPA_CM_STATUS",
    "CB_ITM_ARL_PFE_RSPB_CM_CONFIG",
    "CB_ITM_ARL_PFE_RSPB_CM_STATUS",
    "CB_ITM_ARL_PFE_WR_CM_CONFIG",
    "CB_ITM_ARL_PFE_WR_CM_STATUS",
    "CB_ITM_ARL_SCAN_CONFIG",
    "CB_ITM_ARL_SCAN_STATUS",
    "CB_ITM_ARL_SUBMIT_COUNT_A",
    "CB_ITM_ARL_UPDATE_COUNT_A",
    "CB_ITM_BIMC_CMD0",
    "CB_ITM_BIMC_CMD1",
    "CB_ITM_BIMC_CMD2",
    "CB_ITM_BIMC_DBGCMD0",
    "CB_ITM_BIMC_DBGCMD1",
    "CB_ITM_BIMC_DBGCMD2",
    "CB_ITM_BIMC_ECCPAR_DEBUG",
    "CB_ITM_BIMC_ECC_CORRECTABLE_ERROR_CNT",
    "CB_ITM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT",
    "CB_ITM_BIMC_GLOBAL_CONFIG",
    "CB_ITM_BIMC_MEMID",
    "CB_ITM_BIMC_MONITOR",
    "CB_ITM_BIMC_MONITOR_MASK",
    "CB_ITM_BIMC_PARITY_ERROR_CNT",
    "CB_ITM_BIMC_POLLRSP0",
    "CB_ITM_BIMC_POLLRSP1",
    "CB_ITM_BIMC_POLLRSP2",
    "CB_ITM_BIMC_RXCMD0",
    "CB_ITM_BIMC_RXCMD1",
    "CB_ITM_BIMC_RXCMD2",
    "CB_ITM_BIMC_RXRSP0",
    "CB_ITM_BIMC_RXRSP1",
    "CB_ITM_BIMC_RXRSP2",
    "CB_ITM_CB_ITM_INT_MASKED_STATUS",
    "CB_ITM_CB_ITM_INT_MASK_CONFIG",
    "CB_ITM_CB_ITM_INT_RAW_STATUS",
    "CB_ITM_GHST_IA_CAPABILITY",
    "CB_ITM_GHST_IA_CONFIG",
    "CB_ITM_GHST_IA_RDATA_PART0",
    "CB_ITM_GHST_IA_RDATA_PART1",
    "CB_ITM_GHST_IA_RDATA_PART2",
    "CB_ITM_GHST_IA_RDATA_PART3",
    "CB_ITM_GHST_IA_STATUS",
    "CB_ITM_GHST_IA_WDATA_PART0",
    "CB_ITM_GHST_IA_WDATA_PART1",
    "CB_ITM_GHST_IA_WDATA_PART2",
    "CB_ITM_GHST_IA_WDATA_PART3",
    "CB_ITM_GHTDT_IA_CAPABILITY",
    "CB_ITM_GHTDT_IA_CONFIG",
    "CB_ITM_GHTDT_IA_RDATA_PART0",
    "CB_ITM_GHTDT_IA_STATUS",
    "CB_ITM_GHTDT_IA_WDATA_PART0",
    "CB_ITM_GHT_IA_CAPABILITY",
    "CB_ITM_GHT_IA_CONFIG",
    "CB_ITM_GHT_IA_RDATA_PART0",
    "CB_ITM_GHT_IA_RDATA_PART1",
    "CB_ITM_GHT_IA_RDATA_PART2",
    "CB_ITM_GHT_IA_RDATA_PART3",
    "CB_ITM_GHT_IA_STATUS",
    "CB_ITM_GHT_IA_WDATA_PART0",
    "CB_ITM_GHT_IA_WDATA_PART1",
    "CB_ITM_GHT_IA_WDATA_PART2",
    "CB_ITM_GHT_IA_WDATA_PART3",
    "CB_ITM_GHT_PFE_RSPA_CM_CONFIG",
    "CB_ITM_GHT_PFE_RSPA_CM_STATUS",
    "CB_ITM_GHT_PFE_RSPB_CM_CONFIG",
    "CB_ITM_GHT_PFE_RSPB_CM_STATUS",
    "CB_ITM_GHT_PFE_WR_CM_CONFIG",
    "CB_ITM_GHT_PFE_WR_CM_STATUS",
    "CB_ITM_HASH0_PART0",
    "CB_ITM_HASH0_PART1",
    "CB_ITM_HASH1_PART0",
    "CB_ITM_HASH1_PART1",
    "CB_ITM_ID",
    "CB_ITM_INT_MASKED_STATUS",
    "CB_ITM_INT_MASK_CONFIG",
    "CB_ITM_INT_RAW_STATUS",
    "CB_ITM_ITM_CONFIG",
    "CB_ITM_N_TYPE_LEARN_CONFIG",
    "CB_ITM_OFARLFM_IA_CAPABILITY",
    "CB_ITM_OFARLFM_IA_CONFIG",
    "CB_ITM_OFARLFM_IA_RDATA_PART0",
    "CB_ITM_OFARLFM_IA_RDATA_PART1",
    "CB_ITM_OFARLFM_IA_RDATA_PART2",
    "CB_ITM_OFARLFM_IA_STATUS",
    "CB_ITM_OFARLFM_IA_WDATA_PART0",
    "CB_ITM_OFARLFM_IA_WDATA_PART1",
    "CB_ITM_OFARLFM_IA_WDATA_PART2",
    "CB_ITM_PD",
    "CB_ITM_PGLCT_IA_CAPABILITY",
    "CB_ITM_PGLCT_IA_CONFIG",
    "CB_ITM_PGLCT_IA_RDATA_PART0",
    "CB_ITM_PGLCT_IA_STATUS",
    "CB_ITM_PGLCT_IA_WDATA_PART0",
    "CB_ITM_SPARE_IN",
    "CB_ITM_SPARE_OUT",
    "CB_PD",
    "CB_PMI_BIMC_CMD0",
    "CB_PMI_BIMC_CMD1",
    "CB_PMI_BIMC_CMD2",
    "CB_PMI_BIMC_DBGCMD0",
    "CB_PMI_BIMC_DBGCMD1",
    "CB_PMI_BIMC_DBGCMD2",
    "CB_PMI_BIMC_ECCPAR_DEBUG",
    "CB_PMI_BIMC_ECC_CORRECTABLE_ERROR_CNT",
    "CB_PMI_BIMC_ECC_UNCORRECTABLE_ERROR_CNT",
    "CB_PMI_BIMC_GLOBAL_CONFIG",
    "CB_PMI_BIMC_MEMID",
    "CB_PMI_BIMC_MONITOR",
    "CB_PMI_BIMC_MONITOR_MASK",
    "CB_PMI_BIMC_PARITY_ERROR_CNT",
    "CB_PMI_BIMC_POLLRSP0",
    "CB_PMI_BIMC_POLLRSP1",
    "CB_PMI_BIMC_POLLRSP2",
    "CB_PMI_BIMC_RXCMD0",
    "CB_PMI_BIMC_RXCMD1",
    "CB_PMI_BIMC_RXCMD2",
    "CB_PMI_BIMC_RXRSP0",
    "CB_PMI_BIMC_RXRSP1",
    "CB_PMI_BIMC_RXRSP2",
    "CB_PMI_CB_PMI_INT_MASKED_STATUS",
    "CB_PMI_CB_PMI_INT_MASK_CONFIG",
    "CB_PMI_CB_PMI_INT_RAW_STATUS",
    "CB_PMI_CMMRD_CM_CONFIG",
    "CB_PMI_CMMRD_CM_STATUS",
    "CB_PMI_CMMWR_CM_CONFIG",
    "CB_PMI_CMMWR_CM_STATUS",
    "CB_PMI_EARLY_WRITE_RESP",
    "CB_PMI_ID",
    "CB_PMI_PD",
    "CB_PMI_PMIPAGE_CONTROL",
    "CB_PMI_PMIPAGE_HW_INIT_END_ADDR",
    "CB_PMI_PMIPAGE_HW_INIT_START_ADDR",
    "CB_PMI_PMIPAGE_HW_INIT_START_PAGE",
    "CB_PMI_PMIPAGE_IA_CAPABILITY",
    "CB_PMI_PMIPAGE_IA_CONFIG",
    "CB_PMI_PMIPAGE_IA_RDATA_PART0",
    "CB_PMI_PMIPAGE_IA_STATUS",
    "CB_PMI_PMIPAGE_IA_WDATA_PART0",
    "CB_PMI_PMIPAGE_STATUS",
    "CB_PMI_SPARE_IN",
    "CB_PMI_SPARE_OUT",
    "CB_PQM_ADMCTRLCFG",
    "CB_PQM_ADMDEFQ_CM_CONFIG",
    "CB_PQM_ADMDEFQ_CM_STATUS",
    "CB_PQM_ADMDISTR_CM_CONFIG",
    "CB_PQM_ADMDISTR_CM_STATUS",
    "CB_PQM_ADM_DEQ_COUNT_A",
    "CB_PQM_ADM_ENQ_COUNT_A",
    "CB_PQM_ADM_THRSH_DROP_COUNT_A",
    "CB_PQM_ADM_WRED_DROP_COUNT_A",
    "CB_PQM_APT_IA_CAPABILITY",
    "CB_PQM_APT_IA_CONFIG",
    "CB_PQM_APT_IA_RDATA_PART0",
    "CB_PQM_APT_IA_RDATA_PART1",
    "CB_PQM_APT_IA_RDATA_PART2",
    "CB_PQM_APT_IA_STATUS",
    "CB_PQM_APT_IA_WDATA_PART0",
    "CB_PQM_APT_IA_WDATA_PART1",
    "CB_PQM_APT_IA_WDATA_PART2",
    "CB_PQM_BIMC_CMD0",
    "CB_PQM_BIMC_CMD1",
    "CB_PQM_BIMC_CMD2",
    "CB_PQM_BIMC_DBGCMD0",
    "CB_PQM_BIMC_DBGCMD1",
    "CB_PQM_BIMC_DBGCMD2",
    "CB_PQM_BIMC_ECCPAR_DEBUG",
    "CB_PQM_BIMC_ECC_CORRECTABLE_ERROR_CNT",
    "CB_PQM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT",
    "CB_PQM_BIMC_GLOBAL_CONFIG",
    "CB_PQM_BIMC_MEMID",
    "CB_PQM_BIMC_MONITOR",
    "CB_PQM_BIMC_MONITOR_MASK",
    "CB_PQM_BIMC_PARITY_ERROR_CNT",
    "CB_PQM_BIMC_POLLRSP0",
    "CB_PQM_BIMC_POLLRSP1",
    "CB_PQM_BIMC_POLLRSP2",
    "CB_PQM_BIMC_RXCMD0",
    "CB_PQM_BIMC_RXCMD1",
    "CB_PQM_BIMC_RXCMD2",
    "CB_PQM_BIMC_RXRSP0",
    "CB_PQM_BIMC_RXRSP1",
    "CB_PQM_BIMC_RXRSP2",
    "CB_PQM_BMURCNT_CM_CONFIG",
    "CB_PQM_BMURCNT_CM_STATUS",
    "CB_PQM_BUCKET_IA_CAPABILITY",
    "CB_PQM_BUCKET_IA_CONFIG",
    "CB_PQM_BUCKET_IA_RDATA_PART0",
    "CB_PQM_BUCKET_IA_RDATA_PART1",
    "CB_PQM_BUCKET_IA_STATUS",
    "CB_PQM_BUCKET_IA_WDATA_PART0",
    "CB_PQM_BUCKET_IA_WDATA_PART1",
    "CB_PQM_CASCADE",
    "CB_PQM_CB_PQM_INT_MASKED_STATUS",
    "CB_PQM_CB_PQM_INT_MASK_CONFIG",
    "CB_PQM_CB_PQM_INT_RAW_STATUS",
    "CB_PQM_CUTTHRULEN",
    "CB_PQM_DEFQDISTR_CM_CONFIG",
    "CB_PQM_DEFQDISTR_CM_STATUS",
    "CB_PQM_DGT_IA_CAPABILITY",
    "CB_PQM_DGT_IA_CONFIG",
    "CB_PQM_DGT_IA_RDATA_PART0",
    "CB_PQM_DGT_IA_RDATA_PART1",
    "CB_PQM_DGT_IA_STATUS",
    "CB_PQM_DGT_IA_WDATA_PART0",
    "CB_PQM_DGT_IA_WDATA_PART1",
    "CB_PQM_DISTR_CM_CONFIG",
    "CB_PQM_DISTR_CM_STATUS",
    "CB_PQM_DLAGEN",
    "CB_PQM_DLI2LDPG_IA_CAPABILITY",
    "CB_PQM_DLI2LDPG_IA_CONFIG",
    "CB_PQM_DLI2LDPG_IA_RDATA_PART0",
    "CB_PQM_DLI2LDPG_IA_STATUS",
    "CB_PQM_DLI2LDPG_IA_WDATA_PART0",
    "CB_PQM_DLIDROP_COUNT_A",
    "CB_PQM_DPDROP_COUNT_A",
    "CB_PQM_DQM_WM01_STAT",
    "CB_PQM_DQM_WM23_STAT",
    "CB_PQM_EEECFG_IA_CAPABILITY",
    "CB_PQM_EEECFG_IA_CONFIG",
    "CB_PQM_EEECFG_IA_RDATA_PART0",
    "CB_PQM_EEECFG_IA_STATUS",
    "CB_PQM_EEECFG_IA_WDATA_PART0",
    "CB_PQM_ESTGET_IA_CAPABILITY",
    "CB_PQM_ESTGET_IA_CONFIG",
    "CB_PQM_ESTGET_IA_RDATA_PART0",
    "CB_PQM_ESTGET_IA_STATUS",
    "CB_PQM_ESTGET_IA_WDATA_PART0",
    "CB_PQM_ID",
    "CB_PQM_LILT_IA_CAPABILITY",
    "CB_PQM_LILT_IA_CONFIG",
    "CB_PQM_LILT_IA_RDATA_PART0",
    "CB_PQM_LILT_IA_STATUS",
    "CB_PQM_LILT_IA_WDATA_PART0",
    "CB_PQM_LITET_IA_CAPABILITY",
    "CB_PQM_LITET_IA_CONFIG",
    "CB_PQM_LITET_IA_RDATA_PART0",
    "CB_PQM_LITET_IA_STATUS",
    "CB_PQM_LITET_IA_WDATA_PART0",
    "CB_PQM_LPG2AP_IA_CAPABILITY",
    "CB_PQM_LPG2AP_IA_CONFIG",
    "CB_PQM_LPG2AP_IA_RDATA_PART0",
    "CB_PQM_LPG2AP_IA_STATUS",
    "CB_PQM_LPG2AP_IA_WDATA_PART0",
    "CB_PQM_LPG2IG_IA_CAPABILITY",
    "CB_PQM_LPG2IG_IA_CONFIG",
    "CB_PQM_LPG2IG_IA_RDATA_PART0",
    "CB_PQM_LPG2IG_IA_STATUS",
    "CB_PQM_LPG2IG_IA_WDATA_PART0",
    "CB_PQM_LPG2PG_IA_CAPABILITY",
    "CB_PQM_LPG2PG_IA_CONFIG",
    "CB_PQM_LPG2PG_IA_RDATA_PART0",
    "CB_PQM_LPG2PG_IA_STATUS",
    "CB_PQM_LPG2PG_IA_WDATA_PART0",
    "CB_PQM_LPG2PPFOV_IA_CAPABILITY",
    "CB_PQM_LPG2PPFOV_IA_CONFIG",
    "CB_PQM_LPG2PPFOV_IA_RDATA_PART0",
    "CB_PQM_LPG2PPFOV_IA_STATUS",
    "CB_PQM_LPG2PPFOV_IA_WDATA_PART0",
    "CB_PQM_MCENQ_COUNT_A",
    "CB_PQM_MCQADDENQ_COUNT_A",
    "CB_PQM_MCQDROP_COUNT_A",
    "CB_PQM_MCQENQ_COUNT_A",
    "CB_PQM_MCREP_DEQ_COUNT_A",
    "CB_PQM_MC_DEQ_COUNT_A",
    "CB_PQM_MRRENQ_COUNT_A",
    "CB_PQM_MRRQDROP_COUNT_A",
    "CB_PQM_MRRQENQ_COUNT_A",
    "CB_PQM_MRR_DEQ_COUNT_A",
    "CB_PQM_MTGT_IA_CAPABILITY",
    "CB_PQM_MTGT_IA_CONFIG",
    "CB_PQM_MTGT_IA_RDATA_PART0",
    "CB_PQM_MTGT_IA_RDATA_PART1",
    "CB_PQM_MTGT_IA_STATUS",
    "CB_PQM_MTGT_IA_WDATA_PART0",
    "CB_PQM_MTGT_IA_WDATA_PART1",
    "CB_PQM_MTR_CONTROL",
    "CB_PQM_MTR_PARAMS",
    "CB_PQM_MTR_REF_TIMER",
    "CB_PQM_MTR_STATUS",
    "CB_PQM_PD",
    "CB_PQM_PG2LPG_IA_CAPABILITY",
    "CB_PQM_PG2LPG_IA_CONFIG",
    "CB_PQM_PG2LPG_IA_RDATA_PART0",
    "CB_PQM_PG2LPG_IA_STATUS",
    "CB_PQM_PG2LPG_IA_WDATA_PART0",
    "CB_PQM_PMAPDROP_COUNT_A",
    "CB_PQM_PMON_IA_CAPABILITY",
    "CB_PQM_PMON_IA_CONFIG",
    "CB_PQM_PMON_IA_RDATA_PART0",
    "CB_PQM_PMON_IA_RDATA_PART1",
    "CB_PQM_PMON_IA_STATUS",
    "CB_PQM_PMON_IA_WDATA_PART0",
    "CB_PQM_PMON_IA_WDATA_PART1",
    "CB_PQM_PP2LPG_IA_CAPABILITY",
    "CB_PQM_PP2LPG_IA_CONFIG",
    "CB_PQM_PP2LPG_IA_RDATA_PART0",
    "CB_PQM_PP2LPG_IA_STATUS",
    "CB_PQM_PP2LPG_IA_WDATA_PART0",
    "CB_PQM_PPTR_IA_CAPABILITY",
    "CB_PQM_PPTR_IA_CONFIG",
    "CB_PQM_PPTR_IA_RDATA_PART0",
    "CB_PQM_PPTR_IA_STATUS",
    "CB_PQM_PPTR_IA_WDATA_PART0",
    "CB_PQM_PROFILE_IA_CAPABILITY",
    "CB_PQM_PROFILE_IA_CONFIG",
    "CB_PQM_PROFILE_IA_RDATA_PART0",
    "CB_PQM_PROFILE_IA_RDATA_PART1",
    "CB_PQM_PROFILE_IA_RDATA_PART2",
    "CB_PQM_PROFILE_IA_STATUS",
    "CB_PQM_PROFILE_IA_WDATA_PART0",
    "CB_PQM_PROFILE_IA_WDATA_PART1",
    "CB_PQM_PROFILE_IA_WDATA_PART2",
    "CB_PQM_QDSCHCFG_IA_CAPABILITY",
    "CB_PQM_QDSCHCFG_IA_CONFIG",
    "CB_PQM_QDSCHCFG_IA_RDATA_PART0",
    "CB_PQM_QDSCHCFG_IA_STATUS",
    "CB_PQM_QDSCHCFG_IA_WDATA_PART0",
    "CB_PQM_QFCCREDIT_IA_CAPABILITY",
    "CB_PQM_QFCCREDIT_IA_CONFIG",
    "CB_PQM_QFCCREDIT_IA_RDATA_PART0",
    "CB_PQM_QFCCREDIT_IA_STATUS",
    "CB_PQM_QFCCREDIT_IA_WDATA_PART0",
    "CB_PQM_QFCQDADDR_IA_CAPABILITY",
    "CB_PQM_QFCQDADDR_IA_CONFIG",
    "CB_PQM_QFCQDADDR_IA_RDATA_PART0",
    "CB_PQM_QFCQDADDR_IA_STATUS",
    "CB_PQM_QFCQDADDR_IA_WDATA_PART0",
    "CB_PQM_QFC_MEM_CFG",
    "CB_PQM_QFC_MEM_STAT",
    "CB_PQM_RSCALE_IA_CAPABILITY",
    "CB_PQM_RSCALE_IA_CONFIG",
    "CB_PQM_RSCALE_IA_RDATA_PART0",
    "CB_PQM_RSCALE_IA_STATUS",
    "CB_PQM_RSCALE_IA_WDATA_PART0",
    "CB_PQM_SPARE_IN",
    "CB_PQM_SPARE_OUT",
    "CB_PQM_SVT_IA_CAPABILITY",
    "CB_PQM_SVT_IA_CONFIG",
    "CB_PQM_SVT_IA_RDATA_PART0",
    "CB_PQM_SVT_IA_STATUS",
    "CB_PQM_SVT_IA_WDATA_PART0",
    "CB_PQM_TC2QD_IA_CAPABILITY",
    "CB_PQM_TC2QD_IA_CONFIG",
    "CB_PQM_TC2QD_IA_RDATA_PART0",
    "CB_PQM_TC2QD_IA_STATUS",
    "CB_PQM_TC2QD_IA_WDATA_PART0",
    "CB_PQM_TGENQ_COUNT_A",
    "CB_PQM_TGQDROP_COUNT_A",
    "CB_PQM_TGQENQ_COUNT_A",
    "CB_PQM_TG_DEQ_COUNT_A",
    "CB_PQM_TRUNCATELEN",
    "CB_PQM_UCCASDROP_COUNT_A",
    "CB_PQM_UCENQ_COUNT_A",
    "CB_PQM_UCPGMAPDROP_COUNT_A",
    "CB_PQM_UCQDROP_COUNT_A",
    "CB_PQM_UCQENQ_COUNT_A",
    "CB_PQM_UCSLIDROP_COUNT_A",
    "CB_PQM_UCSPDROP_COUNT_A",
    "CB_PQM_UCSTGETDROP_COUNT_A",
    "CB_PQM_UC_DEQ_COUNT_A",
    "CB_PQM_WPT_IA_CAPABILITY",
    "CB_PQM_WPT_IA_CONFIG",
    "CB_PQM_WPT_IA_RDATA_PART0",
    "CB_PQM_WPT_IA_STATUS",
    "CB_PQM_WPT_IA_WDATA_PART0",
    "CB_PQS_AGING_CONFIG",
    "CB_PQS_BURST_SIZE_PORT_0_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_0_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_0_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_0_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_0_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_0_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_0_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_0_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_0_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_10_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_10_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_10_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_10_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_10_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_10_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_10_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_10_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_10_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_11_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_11_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_11_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_11_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_11_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_11_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_11_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_11_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_11_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_12_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_12_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_12_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_12_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_12_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_12_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_12_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_12_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_12_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_13_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_13_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_13_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_13_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_13_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_13_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_13_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_13_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_13_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_14_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_14_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_14_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_14_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_14_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_14_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_14_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_14_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_14_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_15_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_15_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_15_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_15_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_15_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_15_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_15_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_15_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_15_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_1_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_1_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_1_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_1_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_1_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_1_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_1_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_1_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_1_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_2_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_2_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_2_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_2_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_2_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_2_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_2_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_2_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_2_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_3_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_3_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_3_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_3_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_3_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_3_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_3_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_3_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_3_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_4_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_4_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_4_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_4_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_4_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_4_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_4_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_4_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_4_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_5_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_5_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_5_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_5_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_5_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_5_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_5_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_5_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_5_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_6_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_6_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_6_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_6_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_6_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_6_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_6_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_6_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_6_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_7_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_7_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_7_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_7_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_7_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_7_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_7_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_7_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_7_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_8_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_8_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_8_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_8_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_8_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_8_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_8_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_8_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_8_SHAPER_A8",
    "CB_PQS_BURST_SIZE_PORT_9_SHAPER_A0",
    "CB_PQS_BURST_SIZE_PORT_9_SHAPER_A1",
    "CB_PQS_BURST_SIZE_PORT_9_SHAPER_A2",
    "CB_PQS_BURST_SIZE_PORT_9_SHAPER_A3",
    "CB_PQS_BURST_SIZE_PORT_9_SHAPER_A4",
    "CB_PQS_BURST_SIZE_PORT_9_SHAPER_A5",
    "CB_PQS_BURST_SIZE_PORT_9_SHAPER_A6",
    "CB_PQS_BURST_SIZE_PORT_9_SHAPER_A7",
    "CB_PQS_BURST_SIZE_PORT_9_SHAPER_A8",
    "CB_PQS_CALENDAR_IA_CAPABILITY",
    "CB_PQS_CALENDAR_IA_CONFIG",
    "CB_PQS_CALENDAR_IA_RDATA_PART0",
    "CB_PQS_CALENDAR_IA_STATUS",
    "CB_PQS_CALENDAR_IA_WDATA_PART0",
    "CB_PQS_CALENDER_ENTRIES_A",
    "CB_PQS_CB_PQS_INT_MASKED_STATUS",
    "CB_PQS_CB_PQS_INT_MASK_CONFIG",
    "CB_PQS_CB_PQS_INT_RAW_STATUS",
    "CB_PQS_ID",
    "CB_PQS_IFG_BYTES_PORT_A0",
    "CB_PQS_IFG_BYTES_PORT_A1",
    "CB_PQS_IFG_BYTES_PORT_A2",
    "CB_PQS_IFG_BYTES_PORT_A3",
    "CB_PQS_IFG_BYTES_PORT_A4",
    "CB_PQS_IFG_BYTES_PORT_A5",
    "CB_PQS_IFG_BYTES_PORT_A6",
    "CB_PQS_IFG_BYTES_PORT_A7",
    "CB_PQS_IFG_BYTES_PORT_A8",
    "CB_PQS_IFG_BYTES_PORT_A9",
    "CB_PQS_IFG_BYTES_PORT_A10",
    "CB_PQS_IFG_BYTES_PORT_A11",
    "CB_PQS_IFG_BYTES_PORT_A12",
    "CB_PQS_IFG_BYTES_PORT_A13",
    "CB_PQS_IFG_BYTES_PORT_A14",
    "CB_PQS_IFG_BYTES_PORT_A15",
    "CB_PQS_MAX_CONFIG_IA_CAPABILITY",
    "CB_PQS_MAX_CONFIG_IA_CONFIG",
    "CB_PQS_MAX_CONFIG_IA_RDATA_PART0",
    "CB_PQS_MAX_CONFIG_IA_STATUS",
    "CB_PQS_MAX_CONFIG_IA_WDATA_PART0",
    "CB_PQS_MTU_QUANTA_A0",
    "CB_PQS_MTU_QUANTA_A1",
    "CB_PQS_MTU_QUANTA_A2",
    "CB_PQS_MTU_QUANTA_A3",
    "CB_PQS_MTU_QUANTA_A4",
    "CB_PQS_MTU_QUANTA_A5",
    "CB_PQS_MTU_QUANTA_A6",
    "CB_PQS_MTU_QUANTA_A7",
    "CB_PQS_MTU_QUANTA_A8",
    "CB_PQS_MTU_QUANTA_A9",
    "CB_PQS_MTU_QUANTA_A10",
    "CB_PQS_MTU_QUANTA_A11",
    "CB_PQS_MTU_QUANTA_A12",
    "CB_PQS_MTU_QUANTA_A13",
    "CB_PQS_MTU_QUANTA_A14",
    "CB_PQS_MTU_QUANTA_A15",
    "CB_PQS_PD",
    "CB_PQS_PER_PORT_CTRL",
    "CB_PQS_PER_PORT_STATUS_A",
    "CB_PQS_PER_QUEUE_EN_QUEUE_A",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE7",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE0",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE1",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE2",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE3",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE4",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE5",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE6",
    "CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE7",
    "CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE0",
    "CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE1",
    "CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE2",
    "CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE3",
    "CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE4",
    "CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE5",
    "CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE6",
    "CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE7",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE0",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE1",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE2",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE3",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE4",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE5",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE6",
    "CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE7",
    "CB_PQS_PQS_CONFIG_PORT_A0",
    "CB_PQS_PQS_CONFIG_PORT_A1",
    "CB_PQS_PQS_CONFIG_PORT_A2",
    "CB_PQS_PQS_CONFIG_PORT_A3",
    "CB_PQS_PQS_CONFIG_PORT_A4",
    "CB_PQS_PQS_CONFIG_PORT_A5",
    "CB_PQS_PQS_CONFIG_PORT_A6",
    "CB_PQS_PQS_CONFIG_PORT_A7",
    "CB_PQS_PQS_CONFIG_PORT_A8",
    "CB_PQS_PQS_CONFIG_PORT_A9",
    "CB_PQS_PQS_CONFIG_PORT_A10",
    "CB_PQS_PQS_CONFIG_PORT_A11",
    "CB_PQS_PQS_CONFIG_PORT_A12",
    "CB_PQS_PQS_CONFIG_PORT_A13",
    "CB_PQS_PQS_CONFIG_PORT_A14",
    "CB_PQS_PQS_CONFIG_PORT_A15",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A0",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A1",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A2",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A3",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A4",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A5",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A6",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A7",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A8",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A9",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A10",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A11",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A12",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A13",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A14",
    "CB_PQS_PQS_NEFI_CONFIG_PORT_A15",
    "CB_PQS_PQS_TAS_CONFIG0_A0",
    "CB_PQS_PQS_TAS_CONFIG0_A1",
    "CB_PQS_PQS_TAS_CONFIG0_A2",
    "CB_PQS_PQS_TAS_CONFIG0_A3",
    "CB_PQS_PQS_TAS_CONFIG0_A4",
    "CB_PQS_PQS_TAS_CONFIG0_A5",
    "CB_PQS_PQS_TAS_CONFIG0_A6",
    "CB_PQS_PQS_TAS_CONFIG0_A7",
    "CB_PQS_PQS_TAS_CONFIG0_A8",
    "CB_PQS_PQS_TAS_CONFIG0_A9",
    "CB_PQS_PQS_TAS_CONFIG0_A10",
    "CB_PQS_PQS_TAS_CONFIG0_A11",
    "CB_PQS_PQS_TAS_CONFIG0_A12",
    "CB_PQS_PQS_TAS_CONFIG0_A13",
    "CB_PQS_PQS_TAS_CONFIG0_A14",
    "CB_PQS_PQS_TAS_CONFIG0_A15",
    "CB_PQS_PQS_TAS_CONFIG1_A0",
    "CB_PQS_PQS_TAS_CONFIG1_A1",
    "CB_PQS_PQS_TAS_CONFIG1_A2",
    "CB_PQS_PQS_TAS_CONFIG1_A3",
    "CB_PQS_PQS_TAS_CONFIG1_A4",
    "CB_PQS_PQS_TAS_CONFIG1_A5",
    "CB_PQS_PQS_TAS_CONFIG1_A6",
    "CB_PQS_PQS_TAS_CONFIG1_A7",
    "CB_PQS_PQS_TAS_CONFIG1_A8",
    "CB_PQS_PQS_TAS_CONFIG1_A9",
    "CB_PQS_PQS_TAS_CONFIG1_A10",
    "CB_PQS_PQS_TAS_CONFIG1_A11",
    "CB_PQS_PQS_TAS_CONFIG1_A12",
    "CB_PQS_PQS_TAS_CONFIG1_A13",
    "CB_PQS_PQS_TAS_CONFIG1_A14",
    "CB_PQS_PQS_TAS_CONFIG1_A15",
    "CB_PQS_PQS_TAS_CONFIG2_A0",
    "CB_PQS_PQS_TAS_CONFIG2_A1",
    "CB_PQS_PQS_TAS_CONFIG2_A2",
    "CB_PQS_PQS_TAS_CONFIG2_A3",
    "CB_PQS_PQS_TAS_CONFIG2_A4",
    "CB_PQS_PQS_TAS_CONFIG2_A5",
    "CB_PQS_PQS_TAS_CONFIG2_A6",
    "CB_PQS_PQS_TAS_CONFIG2_A7",
    "CB_PQS_PQS_TAS_CONFIG2_A8",
    "CB_PQS_PQS_TAS_CONFIG2_A9",
    "CB_PQS_PQS_TAS_CONFIG2_A10",
    "CB_PQS_PQS_TAS_CONFIG2_A11",
    "CB_PQS_PQS_TAS_CONFIG2_A12",
    "CB_PQS_PQS_TAS_CONFIG2_A13",
    "CB_PQS_PQS_TAS_CONFIG2_A14",
    "CB_PQS_PQS_TAS_CONFIG2_A15",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A0",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A1",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A2",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A3",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A4",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A5",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A6",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A7",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A8",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A9",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A10",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A11",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A12",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A13",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A14",
    "CB_PQS_PQS_TAS_Q6_G_DURATION_A15",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A0",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A1",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A2",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A3",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A4",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A5",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A6",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A7",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A8",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A9",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A10",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A11",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A12",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A13",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A14",
    "CB_PQS_PQS_TAS_Q6_L_DURATION_A15",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A0",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A1",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A2",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A3",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A4",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A5",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A6",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A7",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A8",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A9",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A10",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A11",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A12",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A13",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A14",
    "CB_PQS_PQS_TAS_Q6_P_DURATION_A15",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A0",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A1",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A2",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A3",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A4",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A5",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A6",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A7",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A8",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A9",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A10",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A11",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A12",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A13",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A14",
    "CB_PQS_PQS_TAS_Q6_S_DURATION_A15",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A0",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A1",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A2",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A3",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A4",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A5",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A6",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A7",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A8",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A9",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A10",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A11",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A12",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A13",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A14",
    "CB_PQS_PQS_TAS_Q7_G_DURATION_A15",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A0",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A1",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A2",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A3",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A4",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A5",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A6",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A7",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A8",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A9",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A10",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A11",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A12",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A13",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A14",
    "CB_PQS_PQS_TAS_Q7_L_DURATION_A15",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A0",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A1",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A2",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A3",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A4",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A5",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A6",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A7",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A8",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A9",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A10",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A11",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A12",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A13",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A14",
    "CB_PQS_PQS_TAS_Q7_P_DURATION_A15",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A0",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A1",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A2",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A3",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A4",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A5",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A6",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A7",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A8",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A9",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A10",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A11",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A12",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A13",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A14",
    "CB_PQS_PQS_TAS_Q7_S_DURATION_A15",
    "CB_PQS_PQS_TAS_STATUS0_A0",
    "CB_PQS_PQS_TAS_STATUS0_A1",
    "CB_PQS_PQS_TAS_STATUS0_A2",
    "CB_PQS_PQS_TAS_STATUS0_A3",
    "CB_PQS_PQS_TAS_STATUS0_A4",
    "CB_PQS_PQS_TAS_STATUS0_A5",
    "CB_PQS_PQS_TAS_STATUS0_A6",
    "CB_PQS_PQS_TAS_STATUS0_A7",
    "CB_PQS_PQS_TAS_STATUS0_A8",
    "CB_PQS_PQS_TAS_STATUS0_A9",
    "CB_PQS_PQS_TAS_STATUS0_A10",
    "CB_PQS_PQS_TAS_STATUS0_A11",
    "CB_PQS_PQS_TAS_STATUS0_A12",
    "CB_PQS_PQS_TAS_STATUS0_A13",
    "CB_PQS_PQS_TAS_STATUS0_A14",
    "CB_PQS_PQS_TAS_STATUS0_A15",
    "CB_PQS_PQS_TAS_STATUS1_A0",
    "CB_PQS_PQS_TAS_STATUS1_A1",
    "CB_PQS_PQS_TAS_STATUS1_A2",
    "CB_PQS_PQS_TAS_STATUS1_A3",
    "CB_PQS_PQS_TAS_STATUS1_A4",
    "CB_PQS_PQS_TAS_STATUS1_A5",
    "CB_PQS_PQS_TAS_STATUS1_A6",
    "CB_PQS_PQS_TAS_STATUS1_A7",
    "CB_PQS_PQS_TAS_STATUS1_A8",
    "CB_PQS_PQS_TAS_STATUS1_A9",
    "CB_PQS_PQS_TAS_STATUS1_A10",
    "CB_PQS_PQS_TAS_STATUS1_A11",
    "CB_PQS_PQS_TAS_STATUS1_A12",
    "CB_PQS_PQS_TAS_STATUS1_A13",
    "CB_PQS_PQS_TAS_STATUS1_A14",
    "CB_PQS_PQS_TAS_STATUS1_A15",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A0",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A1",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A2",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A3",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A4",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A5",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A6",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A7",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A8",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A9",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A10",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A11",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A12",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A13",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A14",
    "CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A15",
    "CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A8",
    "CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A0",
    "CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A1",
    "CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A2",
    "CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A3",
    "CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A4",
    "CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A5",
    "CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A6",
    "CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A7",
    "CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A8",
    "CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A0",
    "CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A1",
    "CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A2",
    "CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A3",
    "CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A4",
    "CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A5",
    "CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A6",
    "CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A7",
    "CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A8",
    "CB_PQS_SPARE_IN",
    "CB_PQS_SPARE_OUT",
    "CB_PQS_TAS_EV_ERR_A",
    "CB_PQS_TAS_NUM_TX_BYTES_THRESHOLD_A",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A0",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A1",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A2",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A3",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A4",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A5",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A6",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A7",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A8",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A9",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A10",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A11",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A12",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A13",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A14",
    "CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A15",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A0",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A1",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A2",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A3",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A4",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A5",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A6",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A7",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A8",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A9",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A10",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A11",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A12",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A13",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A14",
    "CB_PQS_WEIGHT_LOW_QUEUE_PORT_A15",
    "CB_SIA_BIMC_CMD0",
    "CB_SIA_BIMC_CMD1",
    "CB_SIA_BIMC_CMD2",
    "CB_SIA_BIMC_DBGCMD0",
    "CB_SIA_BIMC_DBGCMD1",
    "CB_SIA_BIMC_DBGCMD2",
    "CB_SIA_BIMC_ECCPAR_DEBUG",
    "CB_SIA_BIMC_ECC_CORRECTABLE_ERROR_CNT",
    "CB_SIA_BIMC_ECC_UNCORRECTABLE_ERROR_CNT",
    "CB_SIA_BIMC_GLOBAL_CONFIG",
    "CB_SIA_BIMC_MEMID",
    "CB_SIA_BIMC_MONITOR",
    "CB_SIA_BIMC_MONITOR_MASK",
    "CB_SIA_BIMC_PARITY_ERROR_CNT",
    "CB_SIA_BIMC_POLLRSP0",
    "CB_SIA_BIMC_POLLRSP1",
    "CB_SIA_BIMC_POLLRSP2",
    "CB_SIA_BIMC_RXCMD0",
    "CB_SIA_BIMC_RXCMD1",
    "CB_SIA_BIMC_RXCMD2",
    "CB_SIA_BIMC_RXRSP0",
    "CB_SIA_BIMC_RXRSP1",
    "CB_SIA_BIMC_RXRSP2",
    "CB_SIA_CB_SIA_INT_MASKED_STATUS",
    "CB_SIA_CB_SIA_INT_MASK_CONFIG",
    "CB_SIA_CB_SIA_INT_RAW_STATUS",
    "CB_SIA_CONFIG",
    "CB_SIA_HISI_DROP_COUNT_COUNT_A",
    "CB_SIA_HISI_OCTET_COUNT_COUNT_A",
    "CB_SIA_HISI_SI_CONFIG",
    "CB_SIA_HISI_SI_COUNT_DISABLED",
    "CB_SIA_HISI_SI_COUNT_ERROR",
    "CB_SIA_HISI_SI_COUNT_OK",
    "CB_SIA_HISI_SI_COUNT_OVERRUN",
    "CB_SIA_HISI_SI_STATUS",
    "CB_SIA_ID",
    "CB_SIA_IPP_CM_CONFIG",
    "CB_SIA_IPP_CM_STATUS",
    "CB_SIA_MIRR_DROP_COUNT_COUNT_A",
    "CB_SIA_MIRR_SI_CONFIG",
    "CB_SIA_MIRR_SI_COUNT_DISABLED",
    "CB_SIA_MIRR_SI_COUNT_ERROR",
    "CB_SIA_MIRR_SI_COUNT_OK",
    "CB_SIA_MIRR_SI_COUNT_OVERRUN",
    "CB_SIA_MIRR_SI_STATUS",
    "CB_SIA_NISI_DROP_COUNT_COUNT_A",
    "CB_SIA_NISI_SI_CONFIG",
    "CB_SIA_NISI_SI_COUNT_DISABLED",
    "CB_SIA_NISI_SI_COUNT_ERROR",
    "CB_SIA_NISI_SI_COUNT_OK",
    "CB_SIA_NISI_SI_COUNT_OVERRUN",
    "CB_SIA_NISI_SI_STATUS",
    "CB_SIA_PD",
    "CB_SIA_SPARE_IN",
    "CB_SIA_SPARE_OUT",
    "CB_SID_HESI_OCTET_CNT_COUNT_A",
    "CB_SID_ID",
    "CB_SID_MIRR_COUNT_A",
    "CB_SID_PD",
    "CB_SID_SID_INT_MASKED_STATUS",
    "CB_SID_SID_INT_MASK_CONFIG",
    "CB_SID_SID_INT_RAW_STATUS",
    "CB_SID_SPARE_IN",
    "CB_SID_SPARE_OUT",
    "CMIC_RATE_ADJUST",
    "CRU_AVS_AVS_HW_MNTR_ADC_SETTLING_TIME",
    "CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS",
    "CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEAR",
    "CRU_AVS_AVS_HW_MNTR_AVS_REGISTERS_LOCKS",
    "CRU_AVS_AVS_HW_MNTR_AVS_SPARE_0",
    "CRU_AVS_AVS_HW_MNTR_AVS_SPARE_1",
    "CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0",
    "CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1",
    "CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTR",
    "CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0",
    "CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1",
    "CRU_AVS_AVS_HW_MNTR_INTERRUPT_POW_WDOG_EN",
    "CRU_AVS_AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_EN",
    "CRU_AVS_AVS_HW_MNTR_LAST_MEASURED_SENSOR",
    "CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0",
    "CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1",
    "CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOG",
    "CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTR",
    "CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0",
    "CRU_AVS_AVS_HW_MNTR_REMOTE_SENSOR_TYPE",
    "CRU_AVS_AVS_HW_MNTR_ROSC_COUNTING_MODE",
    "CRU_AVS_AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROL",
    "CRU_AVS_AVS_HW_MNTR_SEQUENCER_INIT",
    "CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0",
    "CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1",
    "CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTR",
    "CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0",
    "CRU_AVS_AVS_HW_MNTR_SW_CONTROLS",
    "CRU_AVS_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSY",
    "CRU_AVS_AVS_HW_MNTR_TEMPERATURE_RESET_ENABLE",
    "CRU_AVS_AVS_HW_MNTR_TEMPERATURE_THRESHOLD",
    "CRU_AVS_AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUS",
    "CRU_AVS_AVS_PMB_REGISTERS_PMB_ERROR_STATUS",
    "CRU_AVS_AVS_PMB_REGISTERS_PMB_TIMEOUT",
    "CRU_AVS_AVS_PMB_S_000_AVS_PWD_ACC_CONTROL",
    "CRU_AVS_AVS_PMB_S_000_AVS_PWD_CONTROL",
    "CRU_AVS_AVS_PMB_S_000_AVS_ROSC_CONTROL",
    "CRU_AVS_AVS_PMB_S_000_AVS_ROSC_COUNT",
    "CRU_AVS_AVS_PMB_S_000_AVS_ROSC_H_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_000_AVS_ROSC_S_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_000_BPCM_CAPABILITY",
    "CRU_AVS_AVS_PMB_S_000_BPCM_CONTROL",
    "CRU_AVS_AVS_PMB_S_000_BPCM_ID",
    "CRU_AVS_AVS_PMB_S_000_BPCM_STATUS",
    "CRU_AVS_AVS_PMB_S_001_AVS_PWD_ACC_CONTROL",
    "CRU_AVS_AVS_PMB_S_001_AVS_PWD_CONTROL",
    "CRU_AVS_AVS_PMB_S_001_AVS_ROSC_CONTROL",
    "CRU_AVS_AVS_PMB_S_001_AVS_ROSC_COUNT",
    "CRU_AVS_AVS_PMB_S_001_AVS_ROSC_H_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_001_AVS_ROSC_S_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_001_BPCM_CAPABILITY",
    "CRU_AVS_AVS_PMB_S_001_BPCM_CONTROL",
    "CRU_AVS_AVS_PMB_S_001_BPCM_ID",
    "CRU_AVS_AVS_PMB_S_001_BPCM_STATUS",
    "CRU_AVS_AVS_PMB_S_002_AVS_PWD_ACC_CONTROL",
    "CRU_AVS_AVS_PMB_S_002_AVS_PWD_CONTROL",
    "CRU_AVS_AVS_PMB_S_002_AVS_ROSC_CONTROL",
    "CRU_AVS_AVS_PMB_S_002_AVS_ROSC_COUNT",
    "CRU_AVS_AVS_PMB_S_002_AVS_ROSC_H_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_002_AVS_ROSC_S_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_002_BPCM_CAPABILITY",
    "CRU_AVS_AVS_PMB_S_002_BPCM_CONTROL",
    "CRU_AVS_AVS_PMB_S_002_BPCM_ID",
    "CRU_AVS_AVS_PMB_S_002_BPCM_STATUS",
    "CRU_AVS_AVS_PMB_S_003_AVS_PWD_ACC_CONTROL",
    "CRU_AVS_AVS_PMB_S_003_AVS_PWD_CONTROL",
    "CRU_AVS_AVS_PMB_S_003_AVS_ROSC_CONTROL",
    "CRU_AVS_AVS_PMB_S_003_AVS_ROSC_COUNT",
    "CRU_AVS_AVS_PMB_S_003_AVS_ROSC_H_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_003_AVS_ROSC_S_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_003_BPCM_CAPABILITY",
    "CRU_AVS_AVS_PMB_S_003_BPCM_CONTROL",
    "CRU_AVS_AVS_PMB_S_003_BPCM_ID",
    "CRU_AVS_AVS_PMB_S_003_BPCM_STATUS",
    "CRU_AVS_AVS_PMB_S_004_AVS_PWD_ACC_CONTROL",
    "CRU_AVS_AVS_PMB_S_004_AVS_PWD_CONTROL",
    "CRU_AVS_AVS_PMB_S_004_AVS_ROSC_CONTROL",
    "CRU_AVS_AVS_PMB_S_004_AVS_ROSC_COUNT",
    "CRU_AVS_AVS_PMB_S_004_AVS_ROSC_H_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_004_AVS_ROSC_S_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_004_BPCM_CAPABILITY",
    "CRU_AVS_AVS_PMB_S_004_BPCM_CONTROL",
    "CRU_AVS_AVS_PMB_S_004_BPCM_ID",
    "CRU_AVS_AVS_PMB_S_004_BPCM_STATUS",
    "CRU_AVS_AVS_PMB_S_005_AVS_PWD_ACC_CONTROL",
    "CRU_AVS_AVS_PMB_S_005_AVS_PWD_CONTROL",
    "CRU_AVS_AVS_PMB_S_005_AVS_ROSC_CONTROL",
    "CRU_AVS_AVS_PMB_S_005_AVS_ROSC_COUNT",
    "CRU_AVS_AVS_PMB_S_005_AVS_ROSC_H_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_005_AVS_ROSC_S_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_005_BPCM_CAPABILITY",
    "CRU_AVS_AVS_PMB_S_005_BPCM_CONTROL",
    "CRU_AVS_AVS_PMB_S_005_BPCM_ID",
    "CRU_AVS_AVS_PMB_S_005_BPCM_STATUS",
    "CRU_AVS_AVS_PMB_S_006_AVS_PWD_ACC_CONTROL",
    "CRU_AVS_AVS_PMB_S_006_AVS_PWD_CONTROL",
    "CRU_AVS_AVS_PMB_S_006_AVS_ROSC_CONTROL",
    "CRU_AVS_AVS_PMB_S_006_AVS_ROSC_COUNT",
    "CRU_AVS_AVS_PMB_S_006_AVS_ROSC_H_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_006_AVS_ROSC_S_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_006_BPCM_CAPABILITY",
    "CRU_AVS_AVS_PMB_S_006_BPCM_CONTROL",
    "CRU_AVS_AVS_PMB_S_006_BPCM_ID",
    "CRU_AVS_AVS_PMB_S_006_BPCM_STATUS",
    "CRU_AVS_AVS_PMB_S_007_AVS_PWD_ACC_CONTROL",
    "CRU_AVS_AVS_PMB_S_007_AVS_PWD_CONTROL",
    "CRU_AVS_AVS_PMB_S_007_AVS_ROSC_CONTROL",
    "CRU_AVS_AVS_PMB_S_007_AVS_ROSC_COUNT",
    "CRU_AVS_AVS_PMB_S_007_AVS_ROSC_H_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_007_AVS_ROSC_S_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_007_BPCM_CAPABILITY",
    "CRU_AVS_AVS_PMB_S_007_BPCM_CONTROL",
    "CRU_AVS_AVS_PMB_S_007_BPCM_ID",
    "CRU_AVS_AVS_PMB_S_007_BPCM_STATUS",
    "CRU_AVS_AVS_PMB_S_008_AVS_PWD_ACC_CONTROL",
    "CRU_AVS_AVS_PMB_S_008_AVS_PWD_CONTROL",
    "CRU_AVS_AVS_PMB_S_008_AVS_ROSC_CONTROL",
    "CRU_AVS_AVS_PMB_S_008_AVS_ROSC_COUNT",
    "CRU_AVS_AVS_PMB_S_008_AVS_ROSC_H_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_008_AVS_ROSC_S_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_008_BPCM_CAPABILITY",
    "CRU_AVS_AVS_PMB_S_008_BPCM_CONTROL",
    "CRU_AVS_AVS_PMB_S_008_BPCM_ID",
    "CRU_AVS_AVS_PMB_S_008_BPCM_STATUS",
    "CRU_AVS_AVS_PMB_S_009_AVS_PWD_ACC_CONTROL",
    "CRU_AVS_AVS_PMB_S_009_AVS_PWD_CONTROL",
    "CRU_AVS_AVS_PMB_S_009_AVS_ROSC_CONTROL",
    "CRU_AVS_AVS_PMB_S_009_AVS_ROSC_COUNT",
    "CRU_AVS_AVS_PMB_S_009_AVS_ROSC_H_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_009_AVS_ROSC_S_THRESHOLD",
    "CRU_AVS_AVS_PMB_S_009_BPCM_CAPABILITY",
    "CRU_AVS_AVS_PMB_S_009_BPCM_CONTROL",
    "CRU_AVS_AVS_PMB_S_009_BPCM_ID",
    "CRU_AVS_AVS_PMB_S_009_BPCM_STATUS",
    "CRU_AVS_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR",
    "CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE",
    "CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE",
    "CRU_AVS_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE",
    "CRU_AVS_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE",
    "CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL",
    "CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB",
    "CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTION",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8H",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8S",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GH",
    "CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GS",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTION",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8H",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8S",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GH",
    "CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GS",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34",
    "CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35",
    "CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS",
    "CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS",
    "CRU_AVS_AVS_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUS",
    "CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS",
    "CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS",
    "CRU_AVS_AVS_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUS",
    "CRU_AVS_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS",
    "CRU_AVS_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS",
    "CRU_AVS_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG",
    "CRU_AVS_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUS",
    "CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0",
    "CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1",
    "CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2",
    "CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3",
    "CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4",
    "CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5",
    "CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6",
    "CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7",
    "CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8",
    "CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9",
    "CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_IN",
    "CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_OUT",
    "CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST",
    "CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS",
    "CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0",
    "CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1",
    "CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2",
    "CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3",
    "CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_BSP",
    "CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_HIF",
    "CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_LEAP",
    "CRU_AVS_AVS_TOP_CTRL_OTP_STATUS",
    "CRU_AVS_AVS_TOP_CTRL_RMON_HZ",
    "CRU_AVS_AVS_TOP_CTRL_RMON_VT",
    "CRU_AVS_AVS_TOP_CTRL_S2_STANDBY_STATUS",
    "CRU_AVS_AVS_TOP_CTRL_SPARE_HIGH",
    "CRU_AVS_AVS_TOP_CTRL_SPARE_LOW",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFX",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVND",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSK",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAP",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMAC",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHY",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D",
    "CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC",
    "CRU_AVS_AVS_TOP_CTRL_START_AVS_CPU",
    "CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN",
    "CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS",
    "CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS",
    "CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR",
    "CRU_CRU_CHIP_ID_REG",
    "CRU_CRU_CLKOUT_CONTROL_REGISTER",
    "CRU_CRU_CLK_MUX_SEL",
    "CRU_CRU_CRU_MEM_CTRL_0_REGISTER",
    "CRU_CRU_CRU_MEM_CTRL_1_REGISTER",
    "CRU_CRU_ECC_ERROR_ENABLE_REGISTER",
    "CRU_CRU_ECC_ERROR_REGISTER",
    "CRU_CRU_EEPROM_CONTROL_REGISTER",
    "CRU_CRU_EEPROM_STATUS_REGISTER",
    "CRU_CRU_ETH_INTERFACE_REGISTERS",
    "CRU_CRU_EXTCPU_TO_M7_INTR_REG",
    "CRU_CRU_EXTCPU_TO_M7_MAILBOX0_REG",
    "CRU_CRU_EXTCPU_TO_M7_MAILBOX1_REG",
    "CRU_CRU_EXTCPU_TO_R8051_INTR_REG",
    "CRU_CRU_EXTCPU_TO_R8051_MAILBOX0_REG",
    "CRU_CRU_EXTCPU_TO_R8051_MAILBOX1_REG",
    "CRU_CRU_GPHY_PLL_CONTROL_REGISTER",
    "CRU_CRU_I2C_MUX_SEL",
    "CRU_CRU_I2C_PAD_MODE_SEL",
    "CRU_CRU_IMP_VOL_SEL_CONTROL_REGISTER",
    "CRU_CRU_INTERRUPT_ENABLE_REG0_EXTCPU",
    "CRU_CRU_INTERRUPT_ENABLE_REG0_R8051",
    "CRU_CRU_INTERRUPT_ENABLE_REG1_EXTCPU",
    "CRU_CRU_INTERRUPT_ENABLE_REG1_R8051",
    "CRU_CRU_INTERRUPT_STATUS_REG0_EXTCPU",
    "CRU_CRU_INTERRUPT_STATUS_REG0_R8051",
    "CRU_CRU_INTERRUPT_STATUS_REG1_EXTCPU",
    "CRU_CRU_INTERRUPT_STATUS_REG1_R8051",
    "CRU_CRU_IP_RESET_REG_CRU",
    "CRU_CRU_IP_SYSTEM_RESET",
    "CRU_CRU_IP_SYSTEM_RESET2",
    "CRU_CRU_IP_SYSTEM_RESET3",
    "CRU_CRU_IP_SYSTEM_RESET4",
    "CRU_CRU_IP_SYSTEM_RESET5",
    "CRU_CRU_KEEPALIVE_ACROSS_WDOG_CONTROL_REGISTER",
    "CRU_CRU_LDO_CONTROL_OVERRIDE_ENA",
    "CRU_CRU_LDO_CTRL_REG",
    "CRU_CRU_LED_CONTROLLER_CFG0",
    "CRU_CRU_LED_CONTROLLER_CFG1",
    "CRU_CRU_LED_DELAY_CONTROL_REGISTER",
    "CRU_CRU_M7SC_CRSR_CPU_RESET_REGISTER",
    "CRU_CRU_M7_RESTART_REGISTER",
    "CRU_CRU_M7_TO_EXTCPU_INTR_REG",
    "CRU_CRU_M7_TO_EXTCPU_MAILBOX0_REG",
    "CRU_CRU_M7_TO_EXTCPU_MAILBOX1_REG",
    "CRU_CRU_M7_TO_R8051_INTR_REG",
    "CRU_CRU_M7_TO_R8051_MAILBOX0_REG",
    "CRU_CRU_M7_TO_R8051_MAILBOX1_REG",
    "CRU_CRU_MDIO_VOL_SEL_CONTROL_REGISTER",
    "CRU_CRU_MFIO_CONTROL_REGISTER",
    "CRU_CRU_MFIO_CONTROL_REGISTER_2",
    "CRU_CRU_MODEL_ID_REG",
    "CRU_CRU_OEB_ENABLE_REGISTER",
    "CRU_CRU_OTP_OVERRIDE_EN0_REGISTER",
    "CRU_CRU_OTP_OVERRIDE_EN1_REGISTER",
    "CRU_CRU_OTP_OVERRIDE_EN2_REGISTER",
    "CRU_CRU_OTP_OVERRIDE_EN3_REGISTER",
    "CRU_CRU_OTP_OVERRIDE_VALUE0_REGISTER",
    "CRU_CRU_OTP_OVERRIDE_VALUE1_REGISTER",
    "CRU_CRU_OTP_OVERRIDE_VALUE2_REGISTER",
    "CRU_CRU_OTP_OVERRIDE_VALUE3_REGISTER",
    "CRU_CRU_OTP_STATUS_REGISTER",
    "CRU_CRU_OTP_STATUS_VALUE_REGISTER0",
    "CRU_CRU_OTP_STATUS_VALUE_REGISTER1",
    "CRU_CRU_OTP_STATUS_VALUE_REGISTER2",
    "CRU_CRU_OTP_STATUS_VALUE_REGISTER3",
    "CRU_CRU_PAD_CONTROL_PDN_REGISTER",
    "CRU_CRU_PAD_CONTROL_PDN_REGISTER_2",
    "CRU_CRU_PAD_CONTROL_PDN_REGISTER_3",
    "CRU_CRU_PAD_CONTROL_PDN_REGISTER_4",
    "CRU_CRU_PAD_CONTROL_PDN_REGISTER_5",
    "CRU_CRU_PAD_CONTROL_PUP_REGISTER",
    "CRU_CRU_PAD_CONTROL_PUP_REGISTER_2",
    "CRU_CRU_PAD_CONTROL_PUP_REGISTER_3",
    "CRU_CRU_PAD_CONTROL_PUP_REGISTER_4",
    "CRU_CRU_PAD_CONTROL_PUP_REGISTER_5",
    "CRU_CRU_PAD_CONTROL_REGISTER",
    "CRU_CRU_PAD_CONTROL_REGISTER_2",
    "CRU_CRU_PHY_SERDES_PLL_STATUS_REGISTER",
    "CRU_CRU_PLL1_LOOP_CTRL1",
    "CRU_CRU_PLL1_LOOP_CTRL2",
    "CRU_CRU_PLL1_LOOP_CTRL3",
    "CRU_CRU_PLL1_LOOP_CTRL4",
    "CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL1",
    "CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL2",
    "CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL3",
    "CRU_CRU_PLL1_RESET_CTRL",
    "CRU_CRU_PLL1_SPECTRUM_CONTROL",
    "CRU_CRU_PLL1_SPECTRUM_CONTROL2",
    "CRU_CRU_PLL1_STATUS",
    "CRU_CRU_PVT_ADC_DATA",
    "CRU_CRU_PVT_CTRL1",
    "CRU_CRU_PVT_CTRL2",
    "CRU_CRU_PVT_DAC_DATA",
    "CRU_CRU_PVT_STATUS",
    "CRU_CRU_QSGMII_PM_CONTROL_REGISTER",
    "CRU_CRU_R8051_RESTART_REGISTER",
    "CRU_CRU_R8051_TO_EXTCPU_INTR_REG",
    "CRU_CRU_R8051_TO_EXTCPU_MAILBOX0_REG",
    "CRU_CRU_R8051_TO_EXTCPU_MAILBOX1_REG",
    "CRU_CRU_R8051_TO_M7_INTR_REG",
    "CRU_CRU_R8051_TO_M7_MAILBOX0_REG",
    "CRU_CRU_R8051_TO_M7_MAILBOX1_REG",
    "CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER0",
    "CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER1",
    "CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER2",
    "CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER3",
    "CRU_CRU_RAW_STRAP_STATUS_REGISTER",
    "CRU_CRU_RESET_SEQUENCE_REGISTER",
    "CRU_CRU_REVISION_ID_REG",
    "CRU_CRU_SEMAPHORE_REG0",
    "CRU_CRU_SEMAPHORE_REG1",
    "CRU_CRU_SEMAPHORE_REG2",
    "CRU_CRU_SEMAPHORE_REG3",
    "CRU_CRU_SFP_CONTROL_REGISTER",
    "CRU_CRU_SFP_TX_FAULT_STATUS_REGISTER",
    "CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0",
    "CRU_CRU_SPARE_ECO_CONTROL_REGISTER_1",
    "CRU_CRU_SPARE_REGISTER0",
    "CRU_CRU_SPARE_REGISTER1",
    "CRU_CRU_SPARE_REGISTER2",
    "CRU_CRU_SPARE_REGISTER3",
    "CRU_CRU_SPARE_REGISTER4",
    "CRU_CRU_SPARE_REGISTER5",
    "CRU_CRU_SPARE_REGISTER6",
    "CRU_CRU_SPARE_REGISTER7",
    "CRU_CRU_STRAP_LATCH_ENABLE_CONTROL",
    "CRU_CRU_STRAP_OVERRIDE_CONTROL_REG",
    "CRU_CRU_STRAP_OVERRIDE_VALUE_REG",
    "CRU_CRU_STRAP_STATUS_REG",
    "CRU_CRU_SW_TOP_CONTROL_REGISTER",
    "CRU_CRU_TESTMODE_STATUS_REGISTER",
    "CRU_CRU_WDOG_RESET_CONTROL_REGISTER",
    "CRU_CRU_XFP0_STATUS_REGISTER",
    "CRU_CRU_XFP1_STATUS_REGISTER",
    "CRU_CRU_XFP_CONTROL_REGISTER",
    "CRU_CRU_XTAL_CONTROL_REG",
    "CRU_OTPC_BISR_DEBUG_DATA",
    "CRU_OTPC_BISR_LOAD_DONE_STATUS",
    "CRU_OTPC_BISR_LOAD_STATUS",
    "CRU_OTPC_CHIP_CONFIG_ECC_STATUS",
    "CRU_OTPC_MOTP_CHECKSUM_STATUS",
    "CRU_OTPC_OTPC_CMD_START",
    "CRU_OTPC_OTPC_COMMAND",
    "CRU_OTPC_OTPC_CPUADDR_REG",
    "CRU_OTPC_OTPC_CPU_DATA",
    "CRU_OTPC_OTPC_CPU_STATUS",
    "CRU_OTPC_OTPC_CPU_WRITE_REG",
    "CRU_OTPC_OTPC_MODE_REG",
    "CRU_OTPC_OTPC_SOFT_RESET_CNTRL",
    "CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS",
    "CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS_1",
    "CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS",
    "CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS_1",
    "CRU_OTPC_PDG_BISR_LOAD_GO_STATUS",
    "CRU_OTPC_PDG_BISR_LOAD_GO_STATUS_1",
    "CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS",
    "CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1",
    "CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS",
    "CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1",
    "CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS",
    "CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS_CLR",
    "CRU_TS_CORE_TIMESYNC_COUNTER_CONFIG_SELECT",
    "CRU_TS_CORE_TIMESYNC_DPLL_CONTROL",
    "CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_COEFFICIENTS",
    "CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_LOWER",
    "CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_UPPER",
    "CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_LOWER",
    "CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_UPPER",
    "CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_LOWER",
    "CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_UPPER",
    "CRU_TS_CORE_TIMESYNC_DPLL_SYNC_SOURCE_SEL",
    "CRU_TS_CORE_TIMESYNC_FIFO_STATUS",
    "CRU_TS_CORE_TIMESYNC_GPIO_0_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_GPIO_1_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_GPIO_2_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_GPIO_3_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_GPIO_4_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_GPIO_5_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_GPIO_6_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_GPIO_7_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER",
    "CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER",
    "CRU_TS_CORE_TIMESYNC_INTERRUPT_CLR",
    "CRU_TS_CORE_TIMESYNC_INTERRUPT_ENABLE",
    "CRU_TS_CORE_TIMESYNC_INTERRUPT_STATUS",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_DOWN_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_OUTPUT_ENABLE",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_LOWER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_UPPER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_UP_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_DOWN_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_OUTPUT_ENABLE",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_LOWER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_UPPER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_UP_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_DOWN_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_OUTPUT_ENABLE",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_LOWER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_UPPER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_UP_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_DOWN_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_OUTPUT_ENABLE",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_LOWER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_UPPER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_UP_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_DOWN_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_OUTPUT_ENABLE",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_LOWER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_UPPER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_UP_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_DOWN_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_OUTPUT_ENABLE",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_LOWER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_UPPER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_UP_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_DOWN_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_OUTPUT_ENABLE",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_LOWER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_UPPER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_UP_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_DOWN_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_OUTPUT_ENABLE",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_LOWER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_UPPER",
    "CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_UP_EVENT_CTRL",
    "CRU_TS_CORE_TIMESYNC_NCO_CONTROL_SOURCE_SEL",
    "CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_A_COUNT_CTRL",
    "CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_B_COUNT_CTRL",
    "CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_C_COUNT_CTRL",
    "CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_D_COUNT_CTRL",
    "CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_E_COUNT_CTRL",
    "CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_F_COUNT_CTRL",
    "CRU_TS_CORE_TIMESYNC_SYNC_IN_0_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_SYNC_IN_1_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_SYNC_IN_2_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_SYNC_IN_3_INPUT_DIVISOR",
    "CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_CONTROL",
    "CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_MODE",
    "CRU_TS_CORE_TIMESYNC_TM",
    "CRU_TS_CORE_TIMESYNC_TS0_COUNTER_ENABLE",
    "CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_FRAC",
    "CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_LOWER",
    "CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_UPPER",
    "CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_LOWER",
    "CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_UPPER",
    "CRU_TS_CORE_TIMESYNC_TS1_COUNTER_ENABLE",
    "CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_FRAC",
    "CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_LOWER",
    "CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_UPPER",
    "CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_LOWER",
    "CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_UPPER",
    "CRU_TS_TOP_TIMESYNC_FRAME_SYNC_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_GPHY_SET_0_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_GPHY_SET_1_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_GPIO_0_3_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_GPIO_12_15_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_GPIO_16_19_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_GPIO_20_23_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_GPIO_24_27_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_GPIO_28_31_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_GPIO_4_7_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_GPIO_8_11_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_BYPASS",
    "CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_LOWER",
    "CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_UPPER",
    "CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_SAMPLING_CLK_DIV",
    "CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_A_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_B_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_C_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_D_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_E_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_F_MUX_SEL",
    "CRU_TS_TOP_TIMESYNC_SYNC_MUX_SEL",
    "CRU_TS_TOP_TS_LCPLL_CONTROL0",
    "CRU_TS_TOP_TS_LCPLL_CONTROL1",
    "CRU_TS_TOP_TS_LCPLL_CONTROL3",
    "CRU_TS_TOP_TS_LCPLL_CONTROL4",
    "CRU_TS_TOP_TS_LCPLL_CONTROL5",
    "CRU_TS_TOP_TS_LCPLL_CONTROL6",
    "CRU_TS_TOP_TS_LCPLL_CONTROL7",
    "CRU_TS_TOP_TS_LCPLL_CONTROL8",
    "CRU_TS_TOP_TS_LCPLL_CONTROL9",
    "CRU_TS_TOP_TS_LCPLL_CONTROL10",
    "CRU_TS_TOP_TS_LCPLL_FUNC_PATTERN_CLK_CONTROL",
    "CRU_TS_TOP_TS_LCPLL_STATUS",
    "GPHY_DIG1_DLL_STAT",
    "GPHY_DIG1_EEE_DEF",
    "GPHY_DIG1_ENERGY",
    "GPHY_DIG1_GPHY_INTE",
    "GPHY_DIG1_GPHY_INTS",
    "GPHY_DIG1_PHY1_STAT",
    "GPHY_DIG1_PHY2_STAT",
    "GPHY_DIG1_PHY3_STAT",
    "GPHY_DIG1_PHY4_STAT",
    "LED_LEDUP0_CLK_DIV",
    "LED_LEDUP0_CLK_PARAMS",
    "LED_LEDUP0_CTRL",
    "LED_LEDUP0_DATA_RAM",
    "LED_LEDUP0_PORT_ORDER_REMAP_0_3",
    "LED_LEDUP0_PORT_ORDER_REMAP_12_15",
    "LED_LEDUP0_PORT_ORDER_REMAP_16_19",
    "LED_LEDUP0_PORT_ORDER_REMAP_20_23",
    "LED_LEDUP0_PORT_ORDER_REMAP_24_27",
    "LED_LEDUP0_PORT_ORDER_REMAP_28_31",
    "LED_LEDUP0_PORT_ORDER_REMAP_32_35",
    "LED_LEDUP0_PORT_ORDER_REMAP_36_39",
    "LED_LEDUP0_PORT_ORDER_REMAP_40_43",
    "LED_LEDUP0_PORT_ORDER_REMAP_44_47",
    "LED_LEDUP0_PORT_ORDER_REMAP_48_51",
    "LED_LEDUP0_PORT_ORDER_REMAP_4_7",
    "LED_LEDUP0_PORT_ORDER_REMAP_52_55",
    "LED_LEDUP0_PORT_ORDER_REMAP_56_59",
    "LED_LEDUP0_PORT_ORDER_REMAP_60_63",
    "LED_LEDUP0_PORT_ORDER_REMAP_8_11",
    "LED_LEDUP0_PROGRAM_RAM",
    "LED_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR",
    "LED_LEDUP0_SCANOUT_COUNT_UPPER",
    "LED_LEDUP0_STATUS",
    "LED_LEDUP0_TM_CONTROL",
    "M7SS_GPIO_GP_AUX_SEL",
    "M7SS_GPIO_GP_DATA_IN",
    "M7SS_GPIO_GP_DATA_OUT",
    "M7SS_GPIO_GP_INIT_VAL",
    "M7SS_GPIO_GP_INT_CLR",
    "M7SS_GPIO_GP_INT_DE",
    "M7SS_GPIO_GP_INT_EDGE",
    "M7SS_GPIO_GP_INT_MSK",
    "M7SS_GPIO_GP_INT_MSTAT",
    "M7SS_GPIO_GP_INT_STAT",
    "M7SS_GPIO_GP_INT_TYPE",
    "M7SS_GPIO_GP_OUT_EN",
    "M7SS_GPIO_GP_PAD_RES",
    "M7SS_GPIO_GP_PRB_ENABLE",
    "M7SS_GPIO_GP_PRB_OE",
    "M7SS_GPIO_GP_RES_EN",
    "M7SS_GPIO_GP_TEST_ENABLE",
    "M7SS_GPIO_GP_TEST_INPUT",
    "M7SS_GPIO_GP_TEST_OUTPUT",
    "M7SS_IDM_CB_IDM_ERROR_LOG_ADDR_LSB",
    "M7SS_IDM_CB_IDM_ERROR_LOG_COMPLETE",
    "M7SS_IDM_CB_IDM_ERROR_LOG_CONTROL",
    "M7SS_IDM_CB_IDM_ERROR_LOG_FLAGS",
    "M7SS_IDM_CB_IDM_ERROR_LOG_ID",
    "M7SS_IDM_CB_IDM_ERROR_LOG_STATUS",
    "M7SS_IDM_CB_IDM_INTERRUPT_STATUS",
    "M7SS_IDM_CB_IDM_RESET_CONTROL",
    "M7SS_IDM_CB_IDM_RESET_READ_ID",
    "M7SS_IDM_CB_IDM_RESET_STATUS",
    "M7SS_IDM_CB_IDM_RESET_WRITE_ID",
    "M7SS_IDM_DS0_IDM_ERROR_LOG_ADDR_LSB",
    "M7SS_IDM_DS0_IDM_ERROR_LOG_COMPLETE",
    "M7SS_IDM_DS0_IDM_ERROR_LOG_CONTROL",
    "M7SS_IDM_DS0_IDM_ERROR_LOG_FLAGS",
    "M7SS_IDM_DS0_IDM_ERROR_LOG_ID",
    "M7SS_IDM_DS0_IDM_ERROR_LOG_STATUS",
    "M7SS_IDM_DS0_IDM_INTERRUPT_STATUS",
    "M7SS_IDM_DS0_IDM_RESET_READ_ID",
    "M7SS_IDM_DS0_IDM_RESET_STATUS",
    "M7SS_IDM_DS0_IDM_RESET_WRITE_ID",
    "M7SS_IDM_SPIM_IDM_ERROR_LOG_ADDR_LSB",
    "M7SS_IDM_SPIM_IDM_ERROR_LOG_COMPLETE",
    "M7SS_IDM_SPIM_IDM_ERROR_LOG_CONTROL",
    "M7SS_IDM_SPIM_IDM_ERROR_LOG_FLAGS",
    "M7SS_IDM_SPIM_IDM_ERROR_LOG_ID",
    "M7SS_IDM_SPIM_IDM_ERROR_LOG_STATUS",
    "M7SS_IDM_SPIM_IDM_INTERRUPT_STATUS",
    "M7SS_IDM_SPIM_IDM_RESET_CONTROL",
    "M7SS_IDM_SPIM_IDM_RESET_READ_ID",
    "M7SS_IDM_SPIM_IDM_RESET_STATUS",
    "M7SS_IDM_SPIM_IDM_RESET_WRITE_ID",
    "M7SS_M7SC_CCCR",
    "M7SS_M7SC_CDSR",
    "M7SS_M7SC_CRSR",
    "M7SS_M7SC_CWCR",
    "M7SS_M7SC_ECO_CTRL0",
    "M7SS_M7SC_ECO_CTRL1",
    "M7SS_M7SC_M7_CONFIG_CTRL",
    "M7SS_M7SC_MDD_MEMCTRL",
    "M7SS_M7SC_MDT_MEMCTRL",
    "M7SS_M7SC_MID_MEMCTRL",
    "M7SS_M7SC_MIT_MEMCTRL",
    "M7SS_M7SC_MTD_MEMCTRL",
    "M7SS_M7SC_MTI_MEMCTRL",
    "M7SS_M7SC_QSPI_MEMCTRL",
    "M7SS_M7SC_QSPI_SIDEBUS_CTRL",
    "M7SS_M7SC_QSPI_SIDEBUS_STATUS",
    "M7SS_M7SC_RACR",
    "M7SS_M7SC_SPI_MASTER_CTRL",
    "M7SS_M7SC_UCCR",
    "M7SS_M7SC_VTOR",
    "M7SS_M7SC_VTVR",
    "M7SS_MDIO_CMIC_MIIM_ADDRESS",
    "M7SS_MDIO_CMIC_MIIM_AUTO_SCAN_ADDRESS",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_109_100",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_119_110",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_129_120",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_139_130",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_149_140",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_159_150",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_169_160",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_179_170",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_189_180",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_191_190",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_19_10",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_29_20",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_39_30",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_49_40",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_59_50",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_69_60",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_79_70",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_89_80",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_99_90",
    "M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_9_0",
    "M7SS_MDIO_CMIC_MIIM_CLR_SCAN_STATUS",
    "M7SS_MDIO_CMIC_MIIM_CONFIG",
    "M7SS_MDIO_CMIC_MIIM_CTRL",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92",
    "M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96",
    "M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_0",
    "M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_1",
    "M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_2",
    "M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_3",
    "M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_4",
    "M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_5",
    "M7SS_MDIO_CMIC_MIIM_LINK_STATUS_0",
    "M7SS_MDIO_CMIC_MIIM_LINK_STATUS_1",
    "M7SS_MDIO_CMIC_MIIM_LINK_STATUS_2",
    "M7SS_MDIO_CMIC_MIIM_LINK_STATUS_3",
    "M7SS_MDIO_CMIC_MIIM_LINK_STATUS_4",
    "M7SS_MDIO_CMIC_MIIM_LINK_STATUS_5",
    "M7SS_MDIO_CMIC_MIIM_PARAM",
    "M7SS_MDIO_CMIC_MIIM_PAUSE_MIIM_ADDRESS",
    "M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_0",
    "M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_1",
    "M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_2",
    "M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_3",
    "M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_4",
    "M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_5",
    "M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_0",
    "M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_1",
    "M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_2",
    "M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_3",
    "M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_4",
    "M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_5",
    "M7SS_MDIO_CMIC_MIIM_READ_DATA",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_0",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_1",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_2",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_3",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_4",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_5",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_0",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_1",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_2",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_3",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_4",
    "M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_5",
    "M7SS_MDIO_CMIC_MIIM_SCAN_CTRL",
    "M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_0",
    "M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_1",
    "M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_2",
    "M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_3",
    "M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_4",
    "M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_5",
    "M7SS_MDIO_CMIC_MIIM_SCAN_STATUS",
    "M7SS_MDIO_CMIC_MIIM_STAT",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_0",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_1",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_2",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_3",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_4",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_5",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_0",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_1",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_2",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_3",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_4",
    "M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_5",
    "M7SS_MDIO_CMIC_RATE_ADJUST_INT_MDIO",
    "M7SS_PWM_PWMCTL",
    "M7SS_PWM_PWM_DUTYHI_COUNT0",
    "M7SS_PWM_PWM_DUTYHI_COUNT1",
    "M7SS_PWM_PWM_DUTYHI_COUNT2",
    "M7SS_PWM_PWM_DUTYHI_COUNT3",
    "M7SS_PWM_PWM_PERIOD_COUNT0",
    "M7SS_PWM_PWM_PERIOD_COUNT1",
    "M7SS_PWM_PWM_PERIOD_COUNT2",
    "M7SS_PWM_PWM_PERIOD_COUNT3",
    "M7SS_PWM_PWM_PRESCALE",
    "M7SS_QSPI_BSPI_REGISTERS_B0_CTRL",
    "M7SS_QSPI_BSPI_REGISTERS_B0_STATUS",
    "M7SS_QSPI_BSPI_REGISTERS_B1_CTRL",
    "M7SS_QSPI_BSPI_REGISTERS_B1_STATUS",
    "M7SS_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE",
    "M7SS_QSPI_BSPI_REGISTERS_BITS_PER_PHASE",
    "M7SS_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE",
    "M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA",
    "M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR",
    "M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE",
    "M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE",
    "M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE",
    "M7SS_QSPI_BSPI_REGISTERS_BUSY_STATUS",
    "M7SS_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE",
    "M7SS_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE",
    "M7SS_QSPI_BSPI_REGISTERS_INTR_STATUS",
    "M7SS_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL",
    "M7SS_QSPI_BSPI_REGISTERS_REVISION_ID",
    "M7SS_QSPI_BSPI_REGISTERS_SCRATCH",
    "M7SS_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL",
    "M7SS_QSPI_MSPI_CDRAM00",
    "M7SS_QSPI_MSPI_CDRAM01",
    "M7SS_QSPI_MSPI_CDRAM02",
    "M7SS_QSPI_MSPI_CDRAM03",
    "M7SS_QSPI_MSPI_CDRAM04",
    "M7SS_QSPI_MSPI_CDRAM05",
    "M7SS_QSPI_MSPI_CDRAM06",
    "M7SS_QSPI_MSPI_CDRAM07",
    "M7SS_QSPI_MSPI_CDRAM08",
    "M7SS_QSPI_MSPI_CDRAM09",
    "M7SS_QSPI_MSPI_CDRAM10",
    "M7SS_QSPI_MSPI_CDRAM11",
    "M7SS_QSPI_MSPI_CDRAM12",
    "M7SS_QSPI_MSPI_CDRAM13",
    "M7SS_QSPI_MSPI_CDRAM14",
    "M7SS_QSPI_MSPI_CDRAM15",
    "M7SS_QSPI_MSPI_CPTQP",
    "M7SS_QSPI_MSPI_DISABLE_FLUSH_GEN",
    "M7SS_QSPI_MSPI_ENDQP",
    "M7SS_QSPI_MSPI_INTERRUPT_MSPI_DONE",
    "M7SS_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE",
    "M7SS_QSPI_MSPI_MSPI_STATUS",
    "M7SS_QSPI_MSPI_NEWQP",
    "M7SS_QSPI_MSPI_RXRAM00",
    "M7SS_QSPI_MSPI_RXRAM01",
    "M7SS_QSPI_MSPI_RXRAM02",
    "M7SS_QSPI_MSPI_RXRAM03",
    "M7SS_QSPI_MSPI_RXRAM04",
    "M7SS_QSPI_MSPI_RXRAM05",
    "M7SS_QSPI_MSPI_RXRAM06",
    "M7SS_QSPI_MSPI_RXRAM07",
    "M7SS_QSPI_MSPI_RXRAM08",
    "M7SS_QSPI_MSPI_RXRAM09",
    "M7SS_QSPI_MSPI_RXRAM10",
    "M7SS_QSPI_MSPI_RXRAM11",
    "M7SS_QSPI_MSPI_RXRAM12",
    "M7SS_QSPI_MSPI_RXRAM13",
    "M7SS_QSPI_MSPI_RXRAM14",
    "M7SS_QSPI_MSPI_RXRAM15",
    "M7SS_QSPI_MSPI_RXRAM16",
    "M7SS_QSPI_MSPI_RXRAM17",
    "M7SS_QSPI_MSPI_RXRAM18",
    "M7SS_QSPI_MSPI_RXRAM19",
    "M7SS_QSPI_MSPI_RXRAM20",
    "M7SS_QSPI_MSPI_RXRAM21",
    "M7SS_QSPI_MSPI_RXRAM22",
    "M7SS_QSPI_MSPI_RXRAM23",
    "M7SS_QSPI_MSPI_RXRAM24",
    "M7SS_QSPI_MSPI_RXRAM25",
    "M7SS_QSPI_MSPI_RXRAM26",
    "M7SS_QSPI_MSPI_RXRAM27",
    "M7SS_QSPI_MSPI_RXRAM28",
    "M7SS_QSPI_MSPI_RXRAM29",
    "M7SS_QSPI_MSPI_RXRAM30",
    "M7SS_QSPI_MSPI_RXRAM31",
    "M7SS_QSPI_MSPI_SPCR2",
    "M7SS_QSPI_MSPI_SPCR0_LSB",
    "M7SS_QSPI_MSPI_SPCR0_MSB",
    "M7SS_QSPI_MSPI_SPCR1_LSB",
    "M7SS_QSPI_MSPI_SPCR1_MSB",
    "M7SS_QSPI_MSPI_TXRAM00",
    "M7SS_QSPI_MSPI_TXRAM01",
    "M7SS_QSPI_MSPI_TXRAM02",
    "M7SS_QSPI_MSPI_TXRAM03",
    "M7SS_QSPI_MSPI_TXRAM04",
    "M7SS_QSPI_MSPI_TXRAM05",
    "M7SS_QSPI_MSPI_TXRAM06",
    "M7SS_QSPI_MSPI_TXRAM07",
    "M7SS_QSPI_MSPI_TXRAM08",
    "M7SS_QSPI_MSPI_TXRAM09",
    "M7SS_QSPI_MSPI_TXRAM10",
    "M7SS_QSPI_MSPI_TXRAM11",
    "M7SS_QSPI_MSPI_TXRAM12",
    "M7SS_QSPI_MSPI_TXRAM13",
    "M7SS_QSPI_MSPI_TXRAM14",
    "M7SS_QSPI_MSPI_TXRAM15",
    "M7SS_QSPI_MSPI_TXRAM16",
    "M7SS_QSPI_MSPI_TXRAM17",
    "M7SS_QSPI_MSPI_TXRAM18",
    "M7SS_QSPI_MSPI_TXRAM19",
    "M7SS_QSPI_MSPI_TXRAM20",
    "M7SS_QSPI_MSPI_TXRAM21",
    "M7SS_QSPI_MSPI_TXRAM22",
    "M7SS_QSPI_MSPI_TXRAM23",
    "M7SS_QSPI_MSPI_TXRAM24",
    "M7SS_QSPI_MSPI_TXRAM25",
    "M7SS_QSPI_MSPI_TXRAM26",
    "M7SS_QSPI_MSPI_TXRAM27",
    "M7SS_QSPI_MSPI_TXRAM28",
    "M7SS_QSPI_MSPI_TXRAM29",
    "M7SS_QSPI_MSPI_TXRAM30",
    "M7SS_QSPI_MSPI_TXRAM31",
    "M7SS_QSPI_MSPI_WRITE_LOCK",
    "M7SS_QSPI_RAF_CTRL",
    "M7SS_QSPI_RAF_CURR_ADDR",
    "M7SS_QSPI_RAF_FULLNESS",
    "M7SS_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED",
    "M7SS_QSPI_RAF_INTERRUPT_LR_IMPATIENT",
    "M7SS_QSPI_RAF_INTERRUPT_LR_OVERREAD",
    "M7SS_QSPI_RAF_INTERRUPT_LR_SESSION_DONE",
    "M7SS_QSPI_RAF_INTERRUPT_LR_TRUNCATED",
    "M7SS_QSPI_RAF_NUM_WORDS",
    "M7SS_QSPI_RAF_READ_DATA",
    "M7SS_QSPI_RAF_START_ADDR",
    "M7SS_QSPI_RAF_STATUS",
    "M7SS_QSPI_RAF_WATERMARK",
    "M7SS_QSPI_RAF_WORD_CNT",
    "M7SS_RNG_RBG_SOFT_RESET",
    "M7SS_RNG_RNG_CTRL",
    "M7SS_RNG_RNG_FIFO_COUNT",
    "M7SS_RNG_RNG_FIFO_DATA",
    "M7SS_RNG_RNG_INT_ENABLE",
    "M7SS_RNG_RNG_INT_STATUS",
    "M7SS_RNG_RNG_REV_ID",
    "M7SS_RNG_RNG_SOFT_RESET",
    "M7SS_RNG_RNG_TOTAL_BIT_COUNT",
    "M7SS_RNG_TYPE_TOTAL_BIT_COUNT_THRESHOLD",
    "M7SS_SMBUS_SMBUS_ADDRESS",
    "M7SS_SMBUS_SMBUS_BIT_BANG_CONTROL",
    "M7SS_SMBUS_SMBUS_CONFIG",
    "M7SS_SMBUS_SMBUS_EVENT_ENABLE",
    "M7SS_SMBUS_SMBUS_EVENT_STATUS",
    "M7SS_SMBUS_SMBUS_MASTER_COMMAND",
    "M7SS_SMBUS_SMBUS_MASTER_DATA_READ",
    "M7SS_SMBUS_SMBUS_MASTER_DATA_WRITE",
    "M7SS_SMBUS_SMBUS_MASTER_FIFO_CONTROL",
    "M7SS_SMBUS_SMBUS_SLAVE_COMMAND",
    "M7SS_SMBUS_SMBUS_SLAVE_DATA_READ",
    "M7SS_SMBUS_SMBUS_SLAVE_DATA_WRITE",
    "M7SS_SMBUS_SMBUS_SLAVE_FIFO_CONTROL",
    "M7SS_SMBUS_SMBUS_TIMING_CONFIG",
    "M7SS_SMBUS_SMBUS_TIMING_CONFIG_2",
    "M7SS_SPI0_SSPCPSR",
    "M7SS_SPI0_SSPCR0",
    "M7SS_SPI0_SSPCR1",
    "M7SS_SPI0_SSPDMACR",
    "M7SS_SPI0_SSPDR",
    "M7SS_SPI0_SSPICR",
    "M7SS_SPI0_SSPIMSC",
    "M7SS_SPI0_SSPITIP",
    "M7SS_SPI0_SSPITOP",
    "M7SS_SPI0_SSPMIS",
    "M7SS_SPI0_SSPPCELLID0",
    "M7SS_SPI0_SSPPCELLID1",
    "M7SS_SPI0_SSPPCELLID2",
    "M7SS_SPI0_SSPPCELLID3",
    "M7SS_SPI0_SSPPERIPHID0",
    "M7SS_SPI0_SSPPERIPHID1",
    "M7SS_SPI0_SSPPERIPHID2",
    "M7SS_SPI0_SSPPERIPHID3",
    "M7SS_SPI0_SSPRIS",
    "M7SS_SPI0_SSPSR",
    "M7SS_SPI0_SSPTCR",
    "M7SS_SPI0_SSPTDR",
    "M7SS_TIM_TIM_TIMER1BGLOAD",
    "M7SS_TIM_TIM_TIMER1CONTROL",
    "M7SS_TIM_TIM_TIMER1INTCLR",
    "M7SS_TIM_TIM_TIMER1LOAD",
    "M7SS_TIM_TIM_TIMER1MIS",
    "M7SS_TIM_TIM_TIMER1RIS",
    "M7SS_TIM_TIM_TIMER1VALUE",
    "M7SS_TIM_TIM_TIMER2BGLOAD",
    "M7SS_TIM_TIM_TIMER2CONTROL",
    "M7SS_TIM_TIM_TIMER2INTCLR",
    "M7SS_TIM_TIM_TIMER2LOAD",
    "M7SS_TIM_TIM_TIMER2MIS",
    "M7SS_TIM_TIM_TIMER2RIS",
    "M7SS_TIM_TIM_TIMER2VALUE",
    "M7SS_TIM_TIM_TIMERITCR",
    "M7SS_TIM_TIM_TIMERITOP",
    "M7SS_TIM_TIM_TIMERPCELLID0",
    "M7SS_TIM_TIM_TIMERPCELLID1",
    "M7SS_TIM_TIM_TIMERPCELLID2",
    "M7SS_TIM_TIM_TIMERPCELLID3",
    "M7SS_TIM_TIM_TIMERPERIPHID0",
    "M7SS_TIM_TIM_TIMERPERIPHID1",
    "M7SS_TIM_TIM_TIMERPERIPHID2",
    "M7SS_TIM_TIM_TIMERPERIPHID3",
    "M7SS_UART_UART_CPR",
    "M7SS_UART_UART_CTR",
    "M7SS_UART_UART_DLH_IER",
    "M7SS_UART_UART_DMASA",
    "M7SS_UART_UART_FAR",
    "M7SS_UART_UART_HTX",
    "M7SS_UART_UART_IIR_FCR",
    "M7SS_UART_UART_LCR",
    "M7SS_UART_UART_LSR",
    "M7SS_UART_UART_MCR",
    "M7SS_UART_UART_MSR",
    "M7SS_UART_UART_RBR_THR_DLL",
    "M7SS_UART_UART_RFL",
    "M7SS_UART_UART_RFW",
    "M7SS_UART_UART_SBCR",
    "M7SS_UART_UART_SCR",
    "M7SS_UART_UART_SDMAM",
    "M7SS_UART_UART_SFE",
    "M7SS_UART_UART_SRBR_STHR",
    "M7SS_UART_UART_SRR",
    "M7SS_UART_UART_SRT",
    "M7SS_UART_UART_SRTS",
    "M7SS_UART_UART_STET",
    "M7SS_UART_UART_TFL",
    "M7SS_UART_UART_TFR",
    "M7SS_UART_UART_UCV",
    "M7SS_UART_UART_USR",
    "M7SS_WDT_WDT_WDOGCONTROL",
    "M7SS_WDT_WDT_WDOGINTCLR",
    "M7SS_WDT_WDT_WDOGITCR",
    "M7SS_WDT_WDT_WDOGITOP",
    "M7SS_WDT_WDT_WDOGLOAD",
    "M7SS_WDT_WDT_WDOGLOCK",
    "M7SS_WDT_WDT_WDOGMIS",
    "M7SS_WDT_WDT_WDOGPCELLID0",
    "M7SS_WDT_WDT_WDOGPCELLID1",
    "M7SS_WDT_WDT_WDOGPCELLID2",
    "M7SS_WDT_WDT_WDOGPCELLID3",
    "M7SS_WDT_WDT_WDOGPERIPHID0",
    "M7SS_WDT_WDT_WDOGPERIPHID1",
    "M7SS_WDT_WDT_WDOGPERIPHID2",
    "M7SS_WDT_WDT_WDOGPERIPHID3",
    "M7SS_WDT_WDT_WDOGRIS",
    "M7SS_WDT_WDT_WDOGVALUE",
    "MIB_RXSACHANGES",
    "MIB_RXUNICASTPKTS",
    "MIB_RX_64",
    "MIB_RX_1024_1522",
    "MIB_RX_128_255",
    "MIB_RX_1523_2047",
    "MIB_RX_2048_4095",
    "MIB_RX_256_511",
    "MIB_RX_4096_8191",
    "MIB_RX_512_1023",
    "MIB_RX_65_127",
    "MIB_RX_8192_MAX",
    "MIB_RX_ALIGN",
    "MIB_RX_ALL_OCTETS_HI",
    "MIB_RX_ALL_OCTETS_LO",
    "MIB_RX_ALL_PKTS",
    "MIB_RX_BRDCAST",
    "MIB_RX_CNTRL",
    "MIB_RX_CRC",
    "MIB_RX_CRC_ALIGN",
    "MIB_RX_DROP",
    "MIB_RX_FRAG",
    "MIB_RX_GD_OCTETS_HI",
    "MIB_RX_GD_OCTETS_LO",
    "MIB_RX_GD_PKTS",
    "MIB_RX_JAB",
    "MIB_RX_MULT",
    "MIB_RX_OVR",
    "MIB_RX_PAUS",
    "MIB_RX_SYM",
    "MIB_RX_UND",
    "MIB_TXQOSQ0OCTET_HI",
    "MIB_TXQOSQ0OCTET_LO",
    "MIB_TXQOSQ0PKT",
    "MIB_TXQOSQ1OCTET_HI",
    "MIB_TXQOSQ1OCTET_LO",
    "MIB_TXQOSQ1PKT",
    "MIB_TXQOSQ2OCTET_HI",
    "MIB_TXQOSQ2OCTET_LO",
    "MIB_TXQOSQ2PKT",
    "MIB_TXQOSQ3OCTET_HI",
    "MIB_TXQOSQ3OCTET_LO",
    "MIB_TXQOSQ3PKT",
    "MIB_TXUNICASTPKT",
    "MIB_TX_64",
    "MIB_TX_1024_1522",
    "MIB_TX_128_255",
    "MIB_TX_1523_2047",
    "MIB_TX_1_COL",
    "MIB_TX_2048_4095",
    "MIB_TX_256_511",
    "MIB_TX_4096_8191",
    "MIB_TX_512_1023",
    "MIB_TX_65_127",
    "MIB_TX_8192_MAX",
    "MIB_TX_ALL_OCTETS_HI",
    "MIB_TX_ALL_OCTETS_LO",
    "MIB_TX_ALL_PKTS",
    "MIB_TX_BRDCAST",
    "MIB_TX_COL",
    "MIB_TX_CRS",
    "MIB_TX_DEF",
    "MIB_TX_EX_COL",
    "MIB_TX_FRAG",
    "MIB_TX_GD_OCTETS_HI",
    "MIB_TX_GD_OCTETS_LO",
    "MIB_TX_GD_PKTS",
    "MIB_TX_JAB",
    "MIB_TX_LATE",
    "MIB_TX_MULT",
    "MIB_TX_M_COL",
    "MIB_TX_OVER",
    "MIB_TX_PAUS",
    "MIB_TX_UNDERRUN",
    "NPA_ID",
    "NPA_NPA_CREDIT_CONTROL",
    "NPA_NPA_DEF_TX_CRCERR_CONTROL",
    "NPA_NPA_DEF_TX_CRC_MODE_CONTROL",
    "NPA_NPA_EEE_CONTROL",
    "NPA_NPA_ENABLE_UNIMAC_CREDIT_LOAD",
    "NPA_NPA_ENG_EEE_CONTROL",
    "NPA_NPA_ENG_EEE_STATUS",
    "NPA_NPA_ENG_PFC_COS_CONTROL",
    "NPA_NPA_ING_EEE_STATUS",
    "NPA_NPA_ING_FIFO_OVF_INT_EN",
    "NPA_NPA_ING_FIFO_OVF_INT_STS",
    "NPA_NPA_ING_PFC_COS_CONTROL",
    "NPA_NPA_ING_TLV_LAST_CONTROL",
    "NPA_NPA_LNK_CHG_INT_EN",
    "NPA_NPA_LNK_CHG_INT_STS",
    "NPA_NPA_LOOPBACK_CONTROL",
    "NPA_NPA_MAC_RX_ERROR_INT_EN",
    "NPA_NPA_MAC_RX_ERROR_INT_STS",
    "NPA_NPA_MAC_RX_RSV_STATUS_P0",
    "NPA_NPA_MAC_RX_RSV_STATUS_P1",
    "NPA_NPA_MAC_RX_RSV_STATUS_P2",
    "NPA_NPA_MAC_RX_RSV_STATUS_P3",
    "NPA_NPA_MAC_RX_RSV_STATUS_P4",
    "NPA_NPA_MAC_RX_RSV_STATUS_P5",
    "NPA_NPA_MAC_RX_RSV_STATUS_P6",
    "NPA_NPA_MAC_RX_RSV_STATUS_P7",
    "NPA_NPA_MAC_RX_RSV_STATUS_P8",
    "NPA_NPA_MAC_RX_RSV_STATUS_P9",
    "NPA_NPA_MAC_RX_RSV_STATUS_P10",
    "NPA_NPA_MAC_RX_RSV_STATUS_P11",
    "NPA_NPA_MAC_RX_RSV_STATUS_P12",
    "NPA_NPA_MAC_RX_RSV_STATUS_P13",
    "NPA_NPA_MAC_RX_RSV_STATUS_P14",
    "NPA_NPA_PFC_CONTROL",
    "NPA_NPA_PORT_CONTROL",
    "NPA_NPA_PORT_PRIORITY_CONTORL0",
    "NPA_NPA_PORT_PRIORITY_CONTORL1",
    "NPA_NPA_RUNT_CONTROL",
    "NPA_NPA_RX_EEE_INT_EN",
    "NPA_NPA_RX_EEE_INT_STS",
    "NPA_NPA_RX_LINK_STATUS",
    "NPA_NPA_TLV_CONTROL",
    "NPA_NPA_TS_MACC_TLV_CONTROL",
    "NPA_NPA_TX_THRESHOLD_CONTROL",
    "NPA_PD",
    "PBUSBRIDGE_APB2PBUS_CTRL",
    "PBUSBRIDGE_APB2PBUS_RADDR",
    "PBUSBRIDGE_APB2PBUS_RCTRL",
    "PBUSBRIDGE_APB2PBUS_RDATA",
    "PBUSBRIDGE_APB2PBUS_RD_GO",
    "PBUSBRIDGE_APB2PBUS_RD_WR_STATUS",
    "PBUSBRIDGE_APB2PBUS_RD_WR_STATUS_MASK",
    "PBUSBRIDGE_APB2PBUS_WADDR",
    "PBUSBRIDGE_APB2PBUS_WCTRL",
    "PBUSBRIDGE_APB2PBUS_WDATA",
    "PBUSBRIDGE_APB2PBUS_WR_GO",
    "R64",
    "R127",
    "R255",
    "R511",
    "R1023",
    "R1518",
    "R2047",
    "R4095",
    "R9216",
    "R16383",
    "RALN",
    "RBCA",
    "RBYT",
    "RDVLN",
    "RERPKT",
    "RFCR",
    "RFCS",
    "RFLR",
    "RFRG",
    "RJBR",
    "RMCA",
    "RMCRC",
    "RMGV",
    "RMTUE",
    "ROVR",
    "RPFC0",
    "RPFC1",
    "RPFC2",
    "RPFC3",
    "RPFC4",
    "RPFC5",
    "RPFC6",
    "RPFC7",
    "RPFCOFF0",
    "RPFCOFF1",
    "RPFCOFF2",
    "RPFCOFF3",
    "RPFCOFF4",
    "RPFCOFF5",
    "RPFCOFF6",
    "RPFCOFF7",
    "RPKT",
    "RPOK",
    "RPRM",
    "RRBYT",
    "RRPKT",
    "RSCHCRC",
    "RTRFU",
    "RUCA",
    "RUND",
    "RVLN",
    "RXCF",
    "RXPF",
    "RXPP",
    "RXUDA",
    "RXUO",
    "RXWSA",
    "RX_EEE_LPI_DURATION_COUNTER",
    "RX_EEE_LPI_EVENT_COUNTER",
    "RX_HCFC_COUNTER",
    "RX_HCFC_CRC_COUNTER",
    "RX_LLFC_CRC_COUNTER",
    "RX_LLFC_LOG_COUNTER",
    "RX_LLFC_PHY_COUNTER",
    "STAT_DEBUG",
    "STAT_MAC_CONTROL",
    "STAT_MAC_STATUS",
    "STAT_MIB_EN",
    "STAT_MIB_INTE",
    "STAT_MIB_INTS",
    "STAT_MIB_RESET",
    "STAT_R_GPORT_RSV",
    "STAT_R_GPORT_STAT_UPDATE",
    "T64",
    "T127",
    "T255",
    "T511",
    "T1023",
    "T1518",
    "T2047",
    "T4095",
    "T9216",
    "T16383",
    "TBCA",
    "TBYT",
    "TDFR",
    "TDVLN",
    "TEDF",
    "TERR",
    "TFCS",
    "TFRG",
    "TJBR",
    "TLCL",
    "TMCA",
    "TMCL",
    "TMGV",
    "TNCL",
    "TOVR",
    "TPFC0",
    "TPFC1",
    "TPFC2",
    "TPFC3",
    "TPFC4",
    "TPFC5",
    "TPFC6",
    "TPFC7",
    "TPKT",
    "TPOK",
    "TRPKT",
    "TSCL",
    "TUCA",
    "TUFL",
    "TVLN",
    "TXCF",
    "TXCL",
    "TXPF",
    "TXPP",
    "TX_EEE_LPI_DURATION_COUNTER",
    "TX_EEE_LPI_EVENT_COUNTER",
    "TX_HCFC_COUNTER",
    "TX_LLFC_LOG_COUNTER",
    "UMAC_COMMAND_CONFIG",
    "UMAC_FLUSH_CONTROL",
    "UMAC_FRM_LENGTH",
    "UMAC_GMII_EEE_DELAY_ENTRY_TIMER",
    "UMAC_GMII_EEE_WAKE_TIMER",
    "UMAC_IPG_HD_BKP_CNTL",
    "UMAC_MACSEC_CNTRL",
    "UMAC_MACSEC_PROG_TX_CRC",
    "UMAC_MAC_0",
    "UMAC_MAC_1",
    "UMAC_MAC_MODE",
    "UMAC_MAC_PFC_CTRL",
    "UMAC_MAC_PFC_DA_0",
    "UMAC_MAC_PFC_DA_1",
    "UMAC_MAC_PFC_OPCODE",
    "UMAC_MAC_PFC_REFRESH_CTRL",
    "UMAC_MAC_PFC_TYPE",
    "UMAC_MII_EEE_DELAY_ENTRY_TIMER",
    "UMAC_MII_EEE_WAKE_TIMER",
    "UMAC_PAUSE_CONTROL",
    "UMAC_PAUSE_QUANT",
    "UMAC_PFC_XOFF_TIMER",
    "UMAC_RXFIFO_STAT",
    "UMAC_RX_PAUSE_QUANTA_SCALE",
    "UMAC_SFD_OFFSET",
    "UMAC_TAG_0",
    "UMAC_TAG_1",
    "UMAC_TS_STATUS_CNTRL",
    "UMAC_TXFIFO_STAT",
    "UMAC_TX_IPG_LENGTH",
    "UMAC_TX_PREAMBLE",
    "UMAC_TX_TS_DATA",
    "UMAC_TX_TS_SEQ_ID",
    "UMAC_UMAC_EEE_CTRL",
    "UMAC_UMAC_EEE_REF_COUNT",
    "UMAC_UMAC_REV_ID",
    "UMAC_UMAC_RX_PKT_DROP_STATUS",
    "UMAC_UMAC_SYMMETRIC_IDLE_THRESHOLD",
    "UMAC_UMAC_TIMESTAMP_ADJUST",
    "XLMAC_CLEAR_ECC_STATUS",
    "XLMAC_CLEAR_FIFO_STATUS",
    "XLMAC_CLEAR_RX_LSS_STATUS",
    "XLMAC_CTRL",
    "XLMAC_E2ECC_DATA_HDR_0",
    "XLMAC_E2ECC_DATA_HDR_1",
    "XLMAC_E2ECC_MODULE_HDR_0",
    "XLMAC_E2ECC_MODULE_HDR_1",
    "XLMAC_E2EFC_DATA_HDR_0",
    "XLMAC_E2EFC_DATA_HDR_1",
    "XLMAC_E2EFC_MODULE_HDR_0",
    "XLMAC_E2EFC_MODULE_HDR_1",
    "XLMAC_E2E_CTRL",
    "XLMAC_ECC_CTRL",
    "XLMAC_ECC_FORCE_DOUBLE_BIT_ERR",
    "XLMAC_ECC_FORCE_SINGLE_BIT_ERR",
    "XLMAC_EEE_1_SEC_LINK_STATUS_TIMER",
    "XLMAC_EEE_CTRL",
    "XLMAC_EEE_TIMERS",
    "XLMAC_FIFO_STATUS",
    "XLMAC_GMII_EEE_CTRL",
    "XLMAC_HIGIG_HDR_0",
    "XLMAC_HIGIG_HDR_1",
    "XLMAC_INTR_ENABLE",
    "XLMAC_INTR_STATUS",
    "XLMAC_LAG_FAILOVER_STATUS",
    "XLMAC_LLFC_CTRL",
    "XLMAC_MEM_CTRL",
    "XLMAC_MODE",
    "XLMAC_PAUSE_CTRL",
    "XLMAC_PFC_CTRL",
    "XLMAC_PFC_DA",
    "XLMAC_PFC_OPCODE",
    "XLMAC_PFC_TYPE",
    "XLMAC_RX_CDC_ECC_STATUS",
    "XLMAC_RX_CTRL",
    "XLMAC_RX_LLFC_MSG_FIELDS",
    "XLMAC_RX_LSS_CTRL",
    "XLMAC_RX_LSS_STATUS",
    "XLMAC_RX_MAC_SA",
    "XLMAC_RX_MAX_SIZE",
    "XLMAC_RX_VLAN_TAG",
    "XLMAC_SPARE0",
    "XLMAC_SPARE1",
    "XLMAC_TIMESTAMP_ADJUST",
    "XLMAC_TIMESTAMP_BYTE_ADJUST",
    "XLMAC_TXFIFO_CELL_CNT",
    "XLMAC_TXFIFO_CELL_REQ_CNT",
    "XLMAC_TX_CDC_ECC_STATUS",
    "XLMAC_TX_CRC_CORRUPT_CTRL",
    "XLMAC_TX_CTRL",
    "XLMAC_TX_LLFC_MSG_FIELDS",
    "XLMAC_TX_MAC_SA",
    "XLMAC_TX_TIMESTAMP_FIFO_DATA",
    "XLMAC_TX_TIMESTAMP_FIFO_STATUS",
    "XLMAC_VERSION_ID",
    "XLPORT_CNTMAXSIZE",
    "XLPORT_CONFIG",
    "XLPORT_ECC_CONTROL",
    "XLPORT_EEE_CLOCK_GATE",
    "XLPORT_EEE_CORE0_CLOCK_GATE_COUNTER",
    "XLPORT_EEE_COUNTER_MODE",
    "XLPORT_EEE_DURATION_TIMER_PULSE",
    "XLPORT_ENABLE_REG",
    "XLPORT_FAULT_LINK_STATUS",
    "XLPORT_FLOW_CONTROL_CONFIG",
    "XLPORT_FORCE_DOUBLE_BIT_ERROR",
    "XLPORT_FORCE_SINGLE_BIT_ERROR",
    "XLPORT_INTR_ENABLE",
    "XLPORT_INTR_STATUS",
    "XLPORT_LAG_FAILOVER_CONFIG",
    "XLPORT_LED_CHAIN_CONFIG",
    "XLPORT_LINKSTATUS_DOWN",
    "XLPORT_LINKSTATUS_DOWN_CLEAR",
    "XLPORT_MAC_CONTROL",
    "XLPORT_MAC_RSV_MASK",
    "XLPORT_MIB_RESET",
    "XLPORT_MIB_RSC0_ECC_STATUS",
    "XLPORT_MIB_RSC1_ECC_STATUS",
    "XLPORT_MIB_RSC_RAM_CONTROL",
    "XLPORT_MIB_TSC0_ECC_STATUS",
    "XLPORT_MIB_TSC1_ECC_STATUS",
    "XLPORT_MIB_TSC_RAM_CONTROL",
    "XLPORT_MODE_REG",
    "XLPORT_POWER_SAVE",
    "XLPORT_SBUS_CONTROL",
    "XLPORT_SGNDET_EARLYCRS",
    "XLPORT_SOFT_RESET",
    "XLPORT_SPARE0_REG",
    "XLPORT_SW_FLOW_CONTROL",
    "XLPORT_TSC_PLL_LOCK_STATUS",
    "XLPORT_TS_TIMER_31_0_REG",
    "XLPORT_TS_TIMER_47_32_REG",
    "XLPORT_WC_UCMEM_CTRL",
    "XLPORT_XGXS0_CTRL_REG",
    "XLPORT_XGXS0_LN0_STATUS0_REG",
    "XLPORT_XGXS0_LN1_STATUS0_REG",
    "XLPORT_XGXS0_LN2_STATUS0_REG",
    "XLPORT_XGXS0_LN3_STATUS0_REG",
    "XLPORT_XGXS_COUNTER_MODE",
    "XTHOL",
    "" /* Extra null entry for compiler */
}; /* soc_robo2_reg_name array */
#endif /* !defined(SOC_NO_NAMES) */

#if !defined(SOC_NO_ALIAS)
__attribute__((section("rdb.regalias")))
char *soc_robo2_reg_alias[] = {
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_AXI_CONTROL */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_CONTROL */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_STS */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_HESI_CREDIT_LIMIT */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_INT_EN */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_INT_STS */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_MAX_BURST_LEN */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_RX_CPU_CUR_DESC_PTR */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_RX_DESC_SIZE */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_RX_HPA_CUR_DESC_PTR */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_TX_CPU_CUR_DESC_PTR */ "",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_TX_HPA_CUR_DESC_PTR */ "",
    /* AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_63_32 */ "",
    /* AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_127_96 */ "",
    /* AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_31_0 */ "",
    /* AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_63_32 */ "",
    /* AVR_PORTMACRO_PMI_LP_RADDR */ "",
    /* AVR_PORTMACRO_PMI_LP_RDATA */ "",
    /* AVR_PORTMACRO_PMI_LP_RDGO */ "",
    /* AVR_PORTMACRO_PMI_LP_RDWR_STATUS */ "",
    /* AVR_PORTMACRO_PMI_LP_WADDR */ "",
    /* AVR_PORTMACRO_PMI_LP_WDATA */ "",
    /* AVR_PORTMACRO_PMI_LP_WRGO */ "",
    /* AVR_PORTMACRO_PORT_MACRO_OTP_MEM_OVR */ "",
    /* AVR_PORTMACRO_PORT_MACRO_SPEED_CONFIG */ "",
    /* AVR_PORTMACRO_PORT_MACRO_STATUS1 */ "",
    /* AVR_PORTMACRO_PORT_MACRO_TEMP_CONFIG */ "",
    /* AVR_PORTMACRO_PSS_INTERRUPT_MASK */ "",
    /* AVR_PORTMACRO_PSS_INTERRUPT_STATUS */ "",
    /* AVR_PORTMACRO_PVTMON_CONFIG1 */ "",
    /* AVR_PORTMACRO_PVTMON_CONFIG2 */ "",
    /* AVR_PORTMACRO_PVTMON_STATUS */ "",
    /* AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HI */ "",
    /* AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LO */ "",
    /* AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HI */ "",
    /* AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LO */ "",
    /* AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HI */ "",
    /* AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LO */ "",
    /* AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HI */ "",
    /* AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LO */ "",
    /* AVR_PORTMACRO_RESCAL_CONFIG */ "",
    /* AVR_PORTMACRO_RESCAL_STATUS1 */ "",
    /* AVR_PORTMACRO_RESCAL_STATUS2 */ "",
    /* AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_HI */ "",
    /* AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_LO */ "",
    /* AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_HI */ "",
    /* AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_LO */ "",
    /* AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_HI */ "",
    /* AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_LO */ "",
    /* AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_HI */ "",
    /* AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_LO */ "",
    /* CB_BMU_BIMC_CMD0          */ "",
    /* CB_BMU_BIMC_CMD1          */ "",
    /* CB_BMU_BIMC_CMD2          */ "",
    /* CB_BMU_BIMC_DBGCMD0       */ "",
    /* CB_BMU_BIMC_DBGCMD1       */ "",
    /* CB_BMU_BIMC_DBGCMD2       */ "",
    /* CB_BMU_BIMC_ECCPAR_DEBUG  */ "",
    /* CB_BMU_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "",
    /* CB_BMU_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "",
    /* CB_BMU_BIMC_GLOBAL_CONFIG */ "",
    /* CB_BMU_BIMC_MEMID         */ "",
    /* CB_BMU_BIMC_MONITOR       */ "",
    /* CB_BMU_BIMC_MONITOR_MASK  */ "",
    /* CB_BMU_BIMC_PARITY_ERROR_CNT */ "",
    /* CB_BMU_BIMC_POLLRSP0      */ "",
    /* CB_BMU_BIMC_POLLRSP1      */ "",
    /* CB_BMU_BIMC_POLLRSP2      */ "",
    /* CB_BMU_BIMC_RXCMD0        */ "",
    /* CB_BMU_BIMC_RXCMD1        */ "",
    /* CB_BMU_BIMC_RXCMD2        */ "",
    /* CB_BMU_BIMC_RXRSP0        */ "",
    /* CB_BMU_BIMC_RXRSP1        */ "",
    /* CB_BMU_BIMC_RXRSP2        */ "",
    /* CB_BMU_BMU_BID_CM_CONFIG  */ "",
    /* CB_BMU_BMU_BID_CM_STATUS  */ "",
    /* CB_BMU_BMU_CH_PKT_DROP_COUNT_A */ "",
    /* CB_BMU_BMU_DROP_CM_CONFIG */ "",
    /* CB_BMU_BMU_DROP_CM_STATUS */ "",
    /* CB_BMU_BMU_FC_CM_CONFIG   */ "",
    /* CB_BMU_BMU_FC_CM_STATUS   */ "",
    /* CB_BMU_BMU_FEATURE_CONTROL_CONFIG */ "",
    /* CB_BMU_BMU_LLC_BID_CM_CONFIG */ "",
    /* CB_BMU_BMU_LLC_BID_CM_STATUS */ "",
    /* CB_BMU_BMU_LLC_RTN_CM_CONFIG */ "",
    /* CB_BMU_BMU_LLC_RTN_CM_STATUS */ "",
    /* CB_BMU_BMU_MTR_CM_CONFIG  */ "",
    /* CB_BMU_BMU_MTR_CM_STATUS  */ "",
    /* CB_BMU_BMU_MTR_COM_CM_CONFIG */ "",
    /* CB_BMU_BMU_MTR_COM_CM_STATUS */ "",
    /* CB_BMU_BMU_QUAL_DROP_COUNT_A */ "",
    /* CB_BMU_BMU_RXDWR_CM_CONFIG */ "",
    /* CB_BMU_BMU_RXDWR_CM_STATUS */ "",
    /* CB_BMU_BMU_RXQUAL_CM_CONFIG */ "",
    /* CB_BMU_BMU_RXQUAL_CM_STATUS */ "",
    /* CB_BMU_BMU_STM_PKT_DROP_COUNT_A */ "",
    /* CB_BMU_BUCKET_IA_CAPABILITY */ "",
    /* CB_BMU_BUCKET_IA_CONFIG   */ "",
    /* CB_BMU_BUCKET_IA_RDATA_PART0 */ "",
    /* CB_BMU_BUCKET_IA_RDATA_PART1 */ "",
    /* CB_BMU_BUCKET_IA_STATUS   */ "",
    /* CB_BMU_BUCKET_IA_WDATA_PART0 */ "",
    /* CB_BMU_BUCKET_IA_WDATA_PART1 */ "",
    /* CB_BMU_CB_BMU_INT_MASKED_STATUS */ "",
    /* CB_BMU_CB_BMU_INT_MASK_CONFIG */ "",
    /* CB_BMU_CB_BMU_INT_RAW_STATUS */ "",
    /* CB_BMU_CNTXT_RESOURCE_DROP_COUNT_A */ "",
    /* CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_A */ "",
    /* CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_A */ "",
    /* CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_A */ "",
    /* CB_BMU_EPP_INTF_STATUS    */ "",
    /* CB_BMU_EPP_LLC_BID_CM_CONFIG */ "",
    /* CB_BMU_EPP_LLC_BID_CM_STATUS */ "",
    /* CB_BMU_EPP_LLC_RTN_CM_CONFIG */ "",
    /* CB_BMU_EPP_LLC_RTN_CM_STATUS */ "",
    /* CB_BMU_FCD_CNTR_IA_CAPABILITY */ "",
    /* CB_BMU_FCD_CNTR_IA_CONFIG */ "",
    /* CB_BMU_FCD_CNTR_IA_RDATA_PART0 */ "",
    /* CB_BMU_FCD_CNTR_IA_STATUS */ "",
    /* CB_BMU_FCD_CNTR_IA_WDATA_PART0 */ "",
    /* CB_BMU_FCD_CONFIG_IA_CAPABILITY */ "",
    /* CB_BMU_FCD_CONFIG_IA_CONFIG */ "",
    /* CB_BMU_FCD_CONFIG_IA_RDATA_PART0 */ "",
    /* CB_BMU_FCD_CONFIG_IA_RDATA_PART1 */ "",
    /* CB_BMU_FCD_CONFIG_IA_RDATA_PART2 */ "",
    /* CB_BMU_FCD_CONFIG_IA_STATUS */ "",
    /* CB_BMU_FCD_CONFIG_IA_WDATA_PART0 */ "",
    /* CB_BMU_FCD_CONFIG_IA_WDATA_PART1 */ "",
    /* CB_BMU_FCD_CONFIG_IA_WDATA_PART2 */ "",
    /* CB_BMU_FC_STATUS          */ "",
    /* CB_BMU_GFCD_CNTR_IA_CAPABILITY */ "",
    /* CB_BMU_GFCD_CNTR_IA_CONFIG */ "",
    /* CB_BMU_GFCD_CNTR_IA_RDATA_PART0 */ "",
    /* CB_BMU_GFCD_CNTR_IA_STATUS */ "",
    /* CB_BMU_GFCD_CNTR_IA_WDATA_PART0 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_CAPABILITY */ "",
    /* CB_BMU_GFCD_CONFIG_IA_CONFIG */ "",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART0 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART1 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART2 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART3 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART4 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART5 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART6 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_STATUS */ "",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART0 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART1 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART2 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART3 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART4 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART5 */ "",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART6 */ "",
    /* CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_A */ "",
    /* CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_A */ "",
    /* CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_A */ "",
    /* CB_BMU_ID                 */ "",
    /* CB_BMU_IPP_DROP_COUNT_A   */ "",
    /* CB_BMU_IPP_INTF_CH_DISCARD_STAT */ "",
    /* CB_BMU_IPP_INTF_ERROR_STAT */ "",
    /* CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSET */ "",
    /* CB_BMU_LLC_CONTROL        */ "",
    /* CB_BMU_LLC_FC_CM_CONFIG   */ "",
    /* CB_BMU_LLC_FC_CM_STATUS   */ "",
    /* CB_BMU_LLC_FREE_HEAD_PTR  */ "",
    /* CB_BMU_LLC_FREE_PAGE_CNT  */ "",
    /* CB_BMU_LLC_FREE_PAGE_WMK_CNT */ "",
    /* CB_BMU_LLC_FREE_TAIL_PTR  */ "",
    /* CB_BMU_LLC_LINK_MEM       */ "",
    /* CB_BMU_LLC_PAGE_ACCESS_CTL */ "",
    /* CB_BMU_LLC_PAGE_ACCESS_STAT */ "",
    /* CB_BMU_LLC_SELF_INIT      */ "",
    /* CB_BMU_LLC_STATUS         */ "",
    /* CB_BMU_LLC_TAG1_DATA      */ "",
    /* CB_BMU_LLC_TAG_MEM        */ "",
    /* CB_BMU_METER_DROP_COUNT_A */ "",
    /* CB_BMU_MTR2TCB_IA_CAPABILITY */ "",
    /* CB_BMU_MTR2TCB_IA_CONFIG  */ "",
    /* CB_BMU_MTR2TCB_IA_RDATA_PART0 */ "",
    /* CB_BMU_MTR2TCB_IA_STATUS  */ "",
    /* CB_BMU_MTR2TCB_IA_WDATA_PART0 */ "",
    /* CB_BMU_MTR_CONFIG         */ "",
    /* CB_BMU_MTR_CONTROL        */ "",
    /* CB_BMU_MTR_PARAMS         */ "",
    /* CB_BMU_MTR_REF_TIMER      */ "",
    /* CB_BMU_MTR_STATUS         */ "",
    /* CB_BMU_PD                 */ "",
    /* CB_BMU_PMON_IA_CAPABILITY */ "",
    /* CB_BMU_PMON_IA_CONFIG     */ "",
    /* CB_BMU_PMON_IA_RDATA_PART0 */ "",
    /* CB_BMU_PMON_IA_RDATA_PART1 */ "",
    /* CB_BMU_PMON_IA_STATUS     */ "",
    /* CB_BMU_PMON_IA_WDATA_PART0 */ "",
    /* CB_BMU_PMON_IA_WDATA_PART1 */ "",
    /* CB_BMU_PPTR_IA_CAPABILITY */ "",
    /* CB_BMU_PPTR_IA_CONFIG     */ "",
    /* CB_BMU_PPTR_IA_RDATA_PART0 */ "",
    /* CB_BMU_PPTR_IA_STATUS     */ "",
    /* CB_BMU_PPTR_IA_WDATA_PART0 */ "",
    /* CB_BMU_PROFILE_IA_CAPABILITY */ "",
    /* CB_BMU_PROFILE_IA_CONFIG  */ "",
    /* CB_BMU_PROFILE_IA_RDATA_PART0 */ "",
    /* CB_BMU_PROFILE_IA_RDATA_PART1 */ "",
    /* CB_BMU_PROFILE_IA_RDATA_PART2 */ "",
    /* CB_BMU_PROFILE_IA_STATUS  */ "",
    /* CB_BMU_PROFILE_IA_WDATA_PART0 */ "",
    /* CB_BMU_PROFILE_IA_WDATA_PART1 */ "",
    /* CB_BMU_PROFILE_IA_WDATA_PART2 */ "",
    /* CB_BMU_RSCALE_IA_CAPABILITY */ "",
    /* CB_BMU_RSCALE_IA_CONFIG   */ "",
    /* CB_BMU_RSCALE_IA_RDATA_PART0 */ "",
    /* CB_BMU_RSCALE_IA_STATUS   */ "",
    /* CB_BMU_RSCALE_IA_WDATA_PART0 */ "",
    /* CB_BMU_SPARE_IN           */ "",
    /* CB_BMU_SPARE_OUT          */ "",
    /* CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITY */ "",
    /* CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIG */ "",
    /* CB_BMU_SPG_PP_BMP_CONFIG_IA_RDATA_PART0 */ "",
    /* CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUS */ "",
    /* CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0 */ "",
    /* CB_CB_CLK_FREQ            */ "",
    /* CB_CB_INT_MASKED_STATUS   */ "",
    /* CB_CB_INT_MASK_CONFIG     */ "",
    /* CB_CB_INT_RAW_STATUS      */ "",
    /* CB_CFP_ACTION_IA_CAPABILITY */ "",
    /* CB_CFP_ACTION_IA_CONFIG   */ "",
    /* CB_CFP_ACTION_IA_RDATA_PART0 */ "",
    /* CB_CFP_ACTION_IA_RDATA_PART1 */ "",
    /* CB_CFP_ACTION_IA_RDATA_PART2 */ "",
    /* CB_CFP_ACTION_IA_RDATA_PART3 */ "",
    /* CB_CFP_ACTION_IA_RDATA_PART4 */ "",
    /* CB_CFP_ACTION_IA_STATUS   */ "",
    /* CB_CFP_ACTION_IA_WDATA_PART0 */ "",
    /* CB_CFP_ACTION_IA_WDATA_PART1 */ "",
    /* CB_CFP_ACTION_IA_WDATA_PART2 */ "",
    /* CB_CFP_ACTION_IA_WDATA_PART3 */ "",
    /* CB_CFP_ACTION_IA_WDATA_PART4 */ "",
    /* CB_CFP_ART_IA_CAPABILITY  */ "",
    /* CB_CFP_ART_IA_CONFIG      */ "",
    /* CB_CFP_ART_IA_RDATA_PART0 */ "",
    /* CB_CFP_ART_IA_STATUS      */ "",
    /* CB_CFP_ART_IA_WDATA_PART0 */ "",
    /* CB_CFP_BIMC_CMD0          */ "",
    /* CB_CFP_BIMC_CMD1          */ "",
    /* CB_CFP_BIMC_CMD2          */ "",
    /* CB_CFP_BIMC_DBGCMD0       */ "",
    /* CB_CFP_BIMC_DBGCMD1       */ "",
    /* CB_CFP_BIMC_DBGCMD2       */ "",
    /* CB_CFP_BIMC_ECCPAR_DEBUG  */ "",
    /* CB_CFP_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "",
    /* CB_CFP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "",
    /* CB_CFP_BIMC_GLOBAL_CONFIG */ "",
    /* CB_CFP_BIMC_MEMID         */ "",
    /* CB_CFP_BIMC_MONITOR       */ "",
    /* CB_CFP_BIMC_MONITOR_MASK  */ "",
    /* CB_CFP_BIMC_PARITY_ERROR_CNT */ "",
    /* CB_CFP_BIMC_POLLRSP0      */ "",
    /* CB_CFP_BIMC_POLLRSP1      */ "",
    /* CB_CFP_BIMC_POLLRSP2      */ "",
    /* CB_CFP_BIMC_RXCMD0        */ "",
    /* CB_CFP_BIMC_RXCMD1        */ "",
    /* CB_CFP_BIMC_RXCMD2        */ "",
    /* CB_CFP_BIMC_RXRSP0        */ "",
    /* CB_CFP_BIMC_RXRSP1        */ "",
    /* CB_CFP_BIMC_RXRSP2        */ "",
    /* CB_CFP_BUCKET_IA_CAPABILITY */ "",
    /* CB_CFP_BUCKET_IA_CONFIG   */ "",
    /* CB_CFP_BUCKET_IA_RDATA_PART0 */ "",
    /* CB_CFP_BUCKET_IA_RDATA_PART1 */ "",
    /* CB_CFP_BUCKET_IA_STATUS   */ "",
    /* CB_CFP_BUCKET_IA_WDATA_PART0 */ "",
    /* CB_CFP_BUCKET_IA_WDATA_PART1 */ "",
    /* CB_CFP_CB_CFP_INT_MASKED_STATUS */ "",
    /* CB_CFP_CB_CFP_INT_MASK_CONFIG */ "",
    /* CB_CFP_CB_CFP_INT_RAW_STATUS */ "",
    /* CB_CFP_CFPCAM_CAMBIST_0_CONTROL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_0_DATA_SLICE_OR_STATUS_SEL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_0_DBG_CONTROL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_0_DBG_DATA */ "",
    /* CB_CFP_CFPCAM_CAMBIST_0_RST */ "",
    /* CB_CFP_CFPCAM_CAMBIST_0_SKIP_ERROR_CNT */ "",
    /* CB_CFP_CFPCAM_CAMBIST_0_STATUS */ "",
    /* CB_CFP_CFPCAM_CAMBIST_1_CONTROL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_1_DATA_SLICE_OR_STATUS_SEL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_1_DBG_CONTROL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_1_DBG_DATA */ "",
    /* CB_CFP_CFPCAM_CAMBIST_1_RST */ "",
    /* CB_CFP_CFPCAM_CAMBIST_1_SKIP_ERROR_CNT */ "",
    /* CB_CFP_CFPCAM_CAMBIST_1_STATUS */ "",
    /* CB_CFP_CFPCAM_CAMBIST_2_CONTROL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_2_DATA_SLICE_OR_STATUS_SEL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_2_DBG_CONTROL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_2_DBG_DATA */ "",
    /* CB_CFP_CFPCAM_CAMBIST_2_RST */ "",
    /* CB_CFP_CFPCAM_CAMBIST_2_SKIP_ERROR_CNT */ "",
    /* CB_CFP_CFPCAM_CAMBIST_2_STATUS */ "",
    /* CB_CFP_CFPCAM_CAMBIST_3_CONTROL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_3_DATA_SLICE_OR_STATUS_SEL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_3_DBG_CONTROL */ "",
    /* CB_CFP_CFPCAM_CAMBIST_3_DBG_DATA */ "",
    /* CB_CFP_CFPCAM_CAMBIST_3_RST */ "",
    /* CB_CFP_CFPCAM_CAMBIST_3_SKIP_ERROR_CNT */ "",
    /* CB_CFP_CFPCAM_CAMBIST_3_STATUS */ "",
    /* CB_CFP_CFPCAM_IA_CAPABILITY */ "",
    /* CB_CFP_CFPCAM_IA_CONFIG   */ "",
    /* CB_CFP_CFPCAM_IA_RDATA_PART0 */ "",
    /* CB_CFP_CFPCAM_IA_RDATA_PART1 */ "",
    /* CB_CFP_CFPCAM_IA_RDATA_PART2 */ "",
    /* CB_CFP_CFPCAM_IA_RDATA_PART3 */ "",
    /* CB_CFP_CFPCAM_IA_RDATA_PART4 */ "",
    /* CB_CFP_CFPCAM_IA_RDATA_PART5 */ "",
    /* CB_CFP_CFPCAM_IA_RDATA_PART6 */ "",
    /* CB_CFP_CFPCAM_IA_STATUS   */ "",
    /* CB_CFP_CFPCAM_IA_WDATA_PART0 */ "",
    /* CB_CFP_CFPCAM_IA_WDATA_PART1 */ "",
    /* CB_CFP_CFPCAM_IA_WDATA_PART2 */ "",
    /* CB_CFP_CFPCAM_IA_WDATA_PART3 */ "",
    /* CB_CFP_CFPCAM_IA_WDATA_PART4 */ "",
    /* CB_CFP_CFPCAM_IA_WDATA_PART5 */ "",
    /* CB_CFP_CFPCAM_IA_WDATA_PART6 */ "",
    /* CB_CFP_CFPCAM_SCRUBBER_CONFIG */ "",
    /* CB_CFP_CFPCAM_SCRUBBER_INTERVAL_CONFIG */ "",
    /* CB_CFP_CFPCAM_SCRUBBER_MBE_ADDRESS */ "",
    /* CB_CFP_CFPCAM_SCRUBBER_SBE_ADDRESS */ "",
    /* CB_CFP_GLOBAL_CONFIG      */ "",
    /* CB_CFP_ID                 */ "",
    /* CB_CFP_MBE_COUNT_A        */ "",
    /* CB_CFP_MTR_CONTROL        */ "",
    /* CB_CFP_MTR_PARAMS         */ "",
    /* CB_CFP_MTR_REF_TIMER      */ "",
    /* CB_CFP_MTR_STATUS         */ "",
    /* CB_CFP_PD                 */ "",
    /* CB_CFP_PMON_IA_CAPABILITY */ "",
    /* CB_CFP_PMON_IA_CONFIG     */ "",
    /* CB_CFP_PMON_IA_RDATA_PART0 */ "",
    /* CB_CFP_PMON_IA_RDATA_PART1 */ "",
    /* CB_CFP_PMON_IA_STATUS     */ "",
    /* CB_CFP_PMON_IA_WDATA_PART0 */ "",
    /* CB_CFP_PMON_IA_WDATA_PART1 */ "",
    /* CB_CFP_PPTR_IA_CAPABILITY */ "",
    /* CB_CFP_PPTR_IA_CONFIG     */ "",
    /* CB_CFP_PPTR_IA_RDATA_PART0 */ "",
    /* CB_CFP_PPTR_IA_STATUS     */ "",
    /* CB_CFP_PPTR_IA_WDATA_PART0 */ "",
    /* CB_CFP_PROFILE_IA_CAPABILITY */ "",
    /* CB_CFP_PROFILE_IA_CONFIG  */ "",
    /* CB_CFP_PROFILE_IA_RDATA_PART0 */ "",
    /* CB_CFP_PROFILE_IA_RDATA_PART1 */ "",
    /* CB_CFP_PROFILE_IA_RDATA_PART2 */ "",
    /* CB_CFP_PROFILE_IA_STATUS  */ "",
    /* CB_CFP_PROFILE_IA_WDATA_PART0 */ "",
    /* CB_CFP_PROFILE_IA_WDATA_PART1 */ "",
    /* CB_CFP_PROFILE_IA_WDATA_PART2 */ "",
    /* CB_CFP_RSCALE_IA_CAPABILITY */ "",
    /* CB_CFP_RSCALE_IA_CONFIG   */ "",
    /* CB_CFP_RSCALE_IA_RDATA_PART0 */ "",
    /* CB_CFP_RSCALE_IA_STATUS   */ "",
    /* CB_CFP_RSCALE_IA_WDATA_PART0 */ "",
    /* CB_CFP_SBE_COUNT_A        */ "",
    /* CB_CFP_SPARE_IN           */ "",
    /* CB_CFP_SPARE_OUT          */ "",
    /* CB_CFP_STAT_IA_CAPABILITY */ "",
    /* CB_CFP_STAT_IA_CONFIG     */ "",
    /* CB_CFP_STAT_IA_RDATA_PART0 */ "",
    /* CB_CFP_STAT_IA_RDATA_PART1 */ "",
    /* CB_CFP_STAT_IA_RDATA_PART2 */ "",
    /* CB_CFP_STAT_IA_RDATA_PART3 */ "",
    /* CB_CFP_STAT_IA_STATUS     */ "",
    /* CB_CFP_STAT_IA_WDATA_PART0 */ "",
    /* CB_CFP_STAT_IA_WDATA_PART1 */ "",
    /* CB_CFP_STAT_IA_WDATA_PART2 */ "",
    /* CB_CFP_STAT_IA_WDATA_PART3 */ "",
    /* CB_CFP_TCAM_CONFIG        */ "",
    /* CB_CFP_TECC_IA_CAPABILITY */ "",
    /* CB_CFP_TECC_IA_CONFIG     */ "",
    /* CB_CFP_TECC_IA_RDATA_PART0 */ "",
    /* CB_CFP_TECC_IA_STATUS     */ "",
    /* CB_CFP_TECC_IA_WDATA_PART0 */ "",
    /* CB_CFP_WRT_IA_CAPABILITY  */ "",
    /* CB_CFP_WRT_IA_CONFIG      */ "",
    /* CB_CFP_WRT_IA_RDATA_PART0 */ "",
    /* CB_CFP_WRT_IA_STATUS      */ "",
    /* CB_CFP_WRT_IA_WDATA_PART0 */ "",
    /* CB_CMM_BIMC_CMD0          */ "",
    /* CB_CMM_BIMC_CMD1          */ "",
    /* CB_CMM_BIMC_CMD2          */ "",
    /* CB_CMM_BIMC_DBGCMD0       */ "",
    /* CB_CMM_BIMC_DBGCMD1       */ "",
    /* CB_CMM_BIMC_DBGCMD2       */ "",
    /* CB_CMM_BIMC_ECCPAR_DEBUG  */ "",
    /* CB_CMM_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "",
    /* CB_CMM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "",
    /* CB_CMM_BIMC_GLOBAL_CONFIG */ "",
    /* CB_CMM_BIMC_MEMID         */ "",
    /* CB_CMM_BIMC_MONITOR       */ "",
    /* CB_CMM_BIMC_MONITOR_MASK  */ "",
    /* CB_CMM_BIMC_PARITY_ERROR_CNT */ "",
    /* CB_CMM_BIMC_POLLRSP0      */ "",
    /* CB_CMM_BIMC_POLLRSP1      */ "",
    /* CB_CMM_BIMC_POLLRSP2      */ "",
    /* CB_CMM_BIMC_RXCMD0        */ "",
    /* CB_CMM_BIMC_RXCMD1        */ "",
    /* CB_CMM_BIMC_RXCMD2        */ "",
    /* CB_CMM_BIMC_RXRSP0        */ "",
    /* CB_CMM_BIMC_RXRSP1        */ "",
    /* CB_CMM_BIMC_RXRSP2        */ "",
    /* CB_CMM_CB_CMM_INT_MASKED_STATUS */ "",
    /* CB_CMM_CB_CMM_INT_MASK_CONFIG */ "",
    /* CB_CMM_CB_CMM_INT_RAW_STATUS */ "",
    /* CB_CMM_DBG_CTRL_0         */ "",
    /* CB_CMM_DBG_CTRL_1         */ "",
    /* CB_CMM_ID                 */ "",
    /* CB_CMM_INIT_CTRL          */ "",
    /* CB_CMM_INIT_STAT          */ "",
    /* CB_CMM_PD                 */ "",
    /* CB_CMM_PM_CTRL_0          */ "",
    /* CB_CMM_PM_CTRL_1          */ "",
    /* CB_CMM_PM_STAT_HI         */ "",
    /* CB_CMM_PM_STAT_LO         */ "",
    /* CB_CMM_PM_TOT_TRANS_HI    */ "",
    /* CB_CMM_PM_TOT_TRANS_LO    */ "",
    /* CB_CMM_SPARE_IN           */ "",
    /* CB_CMM_SPARE_OUT          */ "",
    /* CB_EPP_BIMC_CMD0          */ "",
    /* CB_EPP_BIMC_CMD1          */ "",
    /* CB_EPP_BIMC_CMD2          */ "",
    /* CB_EPP_BIMC_DBGCMD0       */ "",
    /* CB_EPP_BIMC_DBGCMD1       */ "",
    /* CB_EPP_BIMC_DBGCMD2       */ "",
    /* CB_EPP_BIMC_ECCPAR_DEBUG  */ "",
    /* CB_EPP_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "",
    /* CB_EPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "",
    /* CB_EPP_BIMC_GLOBAL_CONFIG */ "",
    /* CB_EPP_BIMC_MEMID         */ "",
    /* CB_EPP_BIMC_MONITOR       */ "",
    /* CB_EPP_BIMC_MONITOR_MASK  */ "",
    /* CB_EPP_BIMC_PARITY_ERROR_CNT */ "",
    /* CB_EPP_BIMC_POLLRSP0      */ "",
    /* CB_EPP_BIMC_POLLRSP1      */ "",
    /* CB_EPP_BIMC_POLLRSP2      */ "",
    /* CB_EPP_BIMC_RXCMD0        */ "",
    /* CB_EPP_BIMC_RXCMD1        */ "",
    /* CB_EPP_BIMC_RXCMD2        */ "",
    /* CB_EPP_BIMC_RXRSP0        */ "",
    /* CB_EPP_BIMC_RXRSP1        */ "",
    /* CB_EPP_BIMC_RXRSP2        */ "",
    /* CB_EPP_CAL_SLOTS          */ "",
    /* CB_EPP_CB_EPP_INT_MASKED_STATUS */ "",
    /* CB_EPP_CB_EPP_INT_MASK_CONFIG */ "",
    /* CB_EPP_CB_EPP_INT_RAW_STATUS */ "",
    /* CB_EPP_COUNT_EPP_DROP_COUNT_A */ "",
    /* CB_EPP_COUNT_EPP_ERR_COUNT_A */ "",
    /* CB_EPP_COUNT_EPP_OK_COUNT_A */ "",
    /* CB_EPP_DEBUG_REG          */ "",
    /* CB_EPP_DISABLE_PTP_MSG_TYPE */ "",
    /* CB_EPP_EGRESS_PORT_MAP_BASE */ "",
    /* CB_EPP_EGRESS_SOURCE_PORT_GROUP_TABLE */ "",
    /* CB_EPP_EP0_CVLAN          */ "",
    /* CB_EPP_EP0_DSCP           */ "",
    /* CB_EPP_EP0_PTP            */ "",
    /* CB_EPP_EP0_SVLAN          */ "",
    /* CB_EPP_EP0_TTL            */ "",
    /* CB_EPP_EP1_CVLAN          */ "",
    /* CB_EPP_EP1_DSCP           */ "",
    /* CB_EPP_EP1_PTP            */ "",
    /* CB_EPP_EP1_SVLAN          */ "",
    /* CB_EPP_EP1_TTL            */ "",
    /* CB_EPP_EP2_CVLAN          */ "",
    /* CB_EPP_EP2_DSCP           */ "",
    /* CB_EPP_EP2_PTP            */ "",
    /* CB_EPP_EP2_SVLAN          */ "",
    /* CB_EPP_EP2_TTL            */ "",
    /* CB_EPP_EP3_CVLAN          */ "",
    /* CB_EPP_EP3_DSCP           */ "",
    /* CB_EPP_EP3_PTP            */ "",
    /* CB_EPP_EP3_SVLAN          */ "",
    /* CB_EPP_EP3_TTL            */ "",
    /* CB_EPP_EPGT_IA_CAPABILITY */ "",
    /* CB_EPP_EPGT_IA_CONFIG     */ "",
    /* CB_EPP_EPGT_IA_RDATA_PART0 */ "",
    /* CB_EPP_EPGT_IA_RDATA_PART1 */ "",
    /* CB_EPP_EPGT_IA_STATUS     */ "",
    /* CB_EPP_EPGT_IA_WDATA_PART0 */ "",
    /* CB_EPP_EPGT_IA_WDATA_PART1 */ "",
    /* CB_EPP_EPMT_IA_CAPABILITY */ "",
    /* CB_EPP_EPMT_IA_CONFIG     */ "",
    /* CB_EPP_EPMT_IA_RDATA_PART0 */ "",
    /* CB_EPP_EPMT_IA_STATUS     */ "",
    /* CB_EPP_EPMT_IA_WDATA_PART0 */ "",
    /* CB_EPP_EPPSID0_CM_CONFIG  */ "",
    /* CB_EPP_EPPSID0_CM_STATUS  */ "",
    /* CB_EPP_EPPSID10_CM_CONFIG */ "",
    /* CB_EPP_EPPSID10_CM_STATUS */ "",
    /* CB_EPP_EPPSID11_CM_CONFIG */ "",
    /* CB_EPP_EPPSID11_CM_STATUS */ "",
    /* CB_EPP_EPPSID12_CM_CONFIG */ "",
    /* CB_EPP_EPPSID12_CM_STATUS */ "",
    /* CB_EPP_EPPSID13_CM_CONFIG */ "",
    /* CB_EPP_EPPSID13_CM_STATUS */ "",
    /* CB_EPP_EPPSID14_CM_CONFIG */ "",
    /* CB_EPP_EPPSID14_CM_STATUS */ "",
    /* CB_EPP_EPPSID15_CM_CONFIG */ "",
    /* CB_EPP_EPPSID15_CM_STATUS */ "",
    /* CB_EPP_EPPSID1_CM_CONFIG  */ "",
    /* CB_EPP_EPPSID1_CM_STATUS  */ "",
    /* CB_EPP_EPPSID2_CM_CONFIG  */ "",
    /* CB_EPP_EPPSID2_CM_STATUS  */ "",
    /* CB_EPP_EPPSID3_CM_CONFIG  */ "",
    /* CB_EPP_EPPSID3_CM_STATUS  */ "",
    /* CB_EPP_EPPSID4_CM_CONFIG  */ "",
    /* CB_EPP_EPPSID4_CM_STATUS  */ "",
    /* CB_EPP_EPPSID5_CM_CONFIG  */ "",
    /* CB_EPP_EPPSID5_CM_STATUS  */ "",
    /* CB_EPP_EPPSID6_CM_CONFIG  */ "",
    /* CB_EPP_EPPSID6_CM_STATUS  */ "",
    /* CB_EPP_EPPSID7_CM_CONFIG  */ "",
    /* CB_EPP_EPPSID7_CM_STATUS  */ "",
    /* CB_EPP_EPPSID8_CM_CONFIG  */ "",
    /* CB_EPP_EPPSID8_CM_STATUS  */ "",
    /* CB_EPP_EPPSID9_CM_CONFIG  */ "",
    /* CB_EPP_EPPSID9_CM_STATUS  */ "",
    /* CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITY */ "",
    /* CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIG */ "",
    /* CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0 */ "",
    /* CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUS */ "",
    /* CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0 */ "",
    /* CB_EPP_EPP_CALENDAR_IA_CAPABILITY */ "",
    /* CB_EPP_EPP_CALENDAR_IA_CONFIG */ "",
    /* CB_EPP_EPP_CALENDAR_IA_RDATA_PART0 */ "",
    /* CB_EPP_EPP_CALENDAR_IA_STATUS */ "",
    /* CB_EPP_EPP_CALENDAR_IA_WDATA_PART0 */ "",
    /* CB_EPP_EPP_SID_PORT_EN_CONFIG */ "",
    /* CB_EPP_EP_CONFIG0         */ "",
    /* CB_EPP_EP_SOFT_TAG_0      */ "",
    /* CB_EPP_EP_SOFT_TAG_1      */ "",
    /* CB_EPP_EP_SOFT_TAG_2      */ "",
    /* CB_EPP_EP_SOFT_TAG_3      */ "",
    /* CB_EPP_EP_SOFT_TAG_4      */ "",
    /* CB_EPP_EP_SOFT_TAG_5      */ "",
    /* CB_EPP_EP_SOFT_TAG_6      */ "",
    /* CB_EPP_EP_SOFT_TAG_7      */ "",
    /* CB_EPP_EP_SOFT_TAG_8      */ "",
    /* CB_EPP_EP_SOFT_TAG_9      */ "",
    /* CB_EPP_EP_SOFT_TAG_10     */ "",
    /* CB_EPP_EP_SOFT_TAG_11     */ "",
    /* CB_EPP_EP_SOFT_TAG_12     */ "",
    /* CB_EPP_EP_SOFT_TAG_13     */ "",
    /* CB_EPP_EP_SOFT_TAG_14     */ "",
    /* CB_EPP_EP_SOFT_TAG_15     */ "",
    /* CB_EPP_ETHERTYPE_CONFIG   */ "",
    /* CB_EPP_ETHERTYPE_CONFIG_TS */ "",
    /* CB_EPP_EVMT_VSI0          */ "",
    /* CB_EPP_EVMT_VSI1          */ "",
    /* CB_EPP_EVMT_VSI2          */ "",
    /* CB_EPP_EVMT_VSI3          */ "",
    /* CB_EPP_EVMT_VSI0_DATA     */ "",
    /* CB_EPP_EVMT_VSI1_DATA     */ "",
    /* CB_EPP_EVMT_VSI2_DATA     */ "",
    /* CB_EPP_EVMT_VSI3_DATA     */ "",
    /* CB_EPP_ID                 */ "",
    /* CB_EPP_PD                 */ "",
    /* CB_EPP_PPREQ_CM_CONFIG    */ "",
    /* CB_EPP_PPREQ_CM_STATUS    */ "",
    /* CB_EPP_SET_IA_CAPABILITY  */ "",
    /* CB_EPP_SET_IA_CONFIG      */ "",
    /* CB_EPP_SET_IA_RDATA_PART0 */ "",
    /* CB_EPP_SET_IA_RDATA_PART1 */ "",
    /* CB_EPP_SET_IA_STATUS      */ "",
    /* CB_EPP_SET_IA_WDATA_PART0 */ "",
    /* CB_EPP_SET_IA_WDATA_PART1 */ "",
    /* CB_EPP_SPARE_IN           */ "",
    /* CB_EPP_SPARE_OUT          */ "",
    /* CB_EPP_SPLDT_IA_CAPABILITY */ "",
    /* CB_EPP_SPLDT_IA_CONFIG    */ "",
    /* CB_EPP_SPLDT_IA_RDATA_PART0 */ "",
    /* CB_EPP_SPLDT_IA_STATUS    */ "",
    /* CB_EPP_SPLDT_IA_WDATA_PART0 */ "",
    /* CB_EPP_TET_IA_CAPABILITY  */ "",
    /* CB_EPP_TET_IA_CONFIG      */ "",
    /* CB_EPP_TET_IA_RDATA_PART0 */ "",
    /* CB_EPP_TET_IA_STATUS      */ "",
    /* CB_EPP_TET_IA_WDATA_PART0 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_0 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_1 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_2 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_3 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_4 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_5 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_6 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_7 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_8 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_9 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_10 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_11 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_12 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_13 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_14 */ "",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_15 */ "",
    /* CB_EPP_TXREQ_CM_CONFIG    */ "",
    /* CB_EPP_TXREQ_CM_STATUS    */ "",
    /* CB_ETM_BIMC_CMD0          */ "",
    /* CB_ETM_BIMC_CMD1          */ "",
    /* CB_ETM_BIMC_CMD2          */ "",
    /* CB_ETM_BIMC_DBGCMD0       */ "",
    /* CB_ETM_BIMC_DBGCMD1       */ "",
    /* CB_ETM_BIMC_DBGCMD2       */ "",
    /* CB_ETM_BIMC_ECCPAR_DEBUG  */ "",
    /* CB_ETM_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "",
    /* CB_ETM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "",
    /* CB_ETM_BIMC_GLOBAL_CONFIG */ "",
    /* CB_ETM_BIMC_MEMID         */ "",
    /* CB_ETM_BIMC_MONITOR       */ "",
    /* CB_ETM_BIMC_MONITOR_MASK  */ "",
    /* CB_ETM_BIMC_PARITY_ERROR_CNT */ "",
    /* CB_ETM_BIMC_POLLRSP0      */ "",
    /* CB_ETM_BIMC_POLLRSP1      */ "",
    /* CB_ETM_BIMC_POLLRSP2      */ "",
    /* CB_ETM_BIMC_RXCMD0        */ "",
    /* CB_ETM_BIMC_RXCMD1        */ "",
    /* CB_ETM_BIMC_RXCMD2        */ "",
    /* CB_ETM_BIMC_RXRSP0        */ "",
    /* CB_ETM_BIMC_RXRSP1        */ "",
    /* CB_ETM_BIMC_RXRSP2        */ "",
    /* CB_ETM_CASCADE_PORT_ENABLE */ "",
    /* CB_ETM_CB_ETM_INT_MASKED_STATUS */ "",
    /* CB_ETM_CB_ETM_INT_MASK_CONFIG */ "",
    /* CB_ETM_CB_ETM_INT_RAW_STATUS */ "",
    /* CB_ETM_DLIET_IA_CAPABILITY */ "",
    /* CB_ETM_DLIET_IA_CONFIG    */ "",
    /* CB_ETM_DLIET_IA_RDATA_PART0 */ "",
    /* CB_ETM_DLIET_IA_RDATA_PART1 */ "",
    /* CB_ETM_DLIET_IA_RDATA_PART2 */ "",
    /* CB_ETM_DLIET_IA_STATUS    */ "",
    /* CB_ETM_DLIET_IA_WDATA_PART0 */ "",
    /* CB_ETM_DLIET_IA_WDATA_PART1 */ "",
    /* CB_ETM_DLIET_IA_WDATA_PART2 */ "",
    /* CB_ETM_ERT_IA_CAPABILITY  */ "",
    /* CB_ETM_ERT_IA_CONFIG      */ "",
    /* CB_ETM_ERT_IA_RDATA_PART0 */ "",
    /* CB_ETM_ERT_IA_RDATA_PART1 */ "",
    /* CB_ETM_ERT_IA_RDATA_PART2 */ "",
    /* CB_ETM_ERT_IA_RDATA_PART3 */ "",
    /* CB_ETM_ERT_IA_STATUS      */ "",
    /* CB_ETM_ERT_IA_WDATA_PART0 */ "",
    /* CB_ETM_ERT_IA_WDATA_PART1 */ "",
    /* CB_ETM_ERT_IA_WDATA_PART2 */ "",
    /* CB_ETM_ERT_IA_WDATA_PART3 */ "",
    /* CB_ETM_ETCT_IA_CAPABILITY */ "",
    /* CB_ETM_ETCT_IA_CONFIG     */ "",
    /* CB_ETM_ETCT_IA_RDATA_PART0 */ "",
    /* CB_ETM_ETCT_IA_STATUS     */ "",
    /* CB_ETM_ETCT_IA_WDATA_PART0 */ "",
    /* CB_ETM_ID                 */ "",
    /* CB_ETM_PD                 */ "",
    /* CB_ETM_PET_IA_CAPABILITY  */ "",
    /* CB_ETM_PET_IA_CONFIG      */ "",
    /* CB_ETM_PET_IA_RDATA_PART0 */ "",
    /* CB_ETM_PET_IA_RDATA_PART1 */ "",
    /* CB_ETM_PET_IA_RDATA_PART2 */ "",
    /* CB_ETM_PET_IA_STATUS      */ "",
    /* CB_ETM_PET_IA_WDATA_PART0 */ "",
    /* CB_ETM_PET_IA_WDATA_PART1 */ "",
    /* CB_ETM_PET_IA_WDATA_PART2 */ "",
    /* CB_ETM_SPARE_IN           */ "",
    /* CB_ETM_SPARE_OUT          */ "",
    /* CB_ETM_VTCT_IA_CAPABILITY */ "",
    /* CB_ETM_VTCT_IA_CONFIG     */ "",
    /* CB_ETM_VTCT_IA_RDATA_PART0 */ "",
    /* CB_ETM_VTCT_IA_RDATA_PART1 */ "",
    /* CB_ETM_VTCT_IA_STATUS     */ "",
    /* CB_ETM_VTCT_IA_WDATA_PART0 */ "",
    /* CB_ETM_VTCT_IA_WDATA_PART1 */ "",
    /* CB_ID                     */ "",
    /* CB_IPP_BA_QUEUE_CONFIG    */ "",
    /* CB_IPP_BIMC_CMD0          */ "",
    /* CB_IPP_BIMC_CMD1          */ "",
    /* CB_IPP_BIMC_CMD2          */ "",
    /* CB_IPP_BIMC_DBGCMD0       */ "",
    /* CB_IPP_BIMC_DBGCMD1       */ "",
    /* CB_IPP_BIMC_DBGCMD2       */ "",
    /* CB_IPP_BIMC_ECCPAR_DEBUG  */ "",
    /* CB_IPP_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "",
    /* CB_IPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "",
    /* CB_IPP_BIMC_GLOBAL_CONFIG */ "",
    /* CB_IPP_BIMC_MEMID         */ "",
    /* CB_IPP_BIMC_MONITOR       */ "",
    /* CB_IPP_BIMC_MONITOR_MASK  */ "",
    /* CB_IPP_BIMC_PARITY_ERROR_CNT */ "",
    /* CB_IPP_BIMC_POLLRSP0      */ "",
    /* CB_IPP_BIMC_POLLRSP1      */ "",
    /* CB_IPP_BIMC_POLLRSP2      */ "",
    /* CB_IPP_BIMC_RXCMD0        */ "",
    /* CB_IPP_BIMC_RXCMD1        */ "",
    /* CB_IPP_BIMC_RXCMD2        */ "",
    /* CB_IPP_BIMC_RXRSP0        */ "",
    /* CB_IPP_BIMC_RXRSP1        */ "",
    /* CB_IPP_BIMC_RXRSP2        */ "",
    /* CB_IPP_BMU_PPREQ_CM_CONFIG */ "",
    /* CB_IPP_BMU_PPREQ_CM_STATUS */ "",
    /* CB_IPP_BMU_PPWR_CM_CONFIG */ "",
    /* CB_IPP_BMU_PPWR_CM_STATUS */ "",
    /* CB_IPP_BMU_QUAL_CM_CONFIG */ "",
    /* CB_IPP_BMU_QUAL_CM_STATUS */ "",
    /* CB_IPP_BMU_RXMETA_CM_CONFIG */ "",
    /* CB_IPP_BMU_RXMETA_CM_STATUS */ "",
    /* CB_IPP_BMU_RX_CM_CONFIG   */ "",
    /* CB_IPP_BMU_RX_CM_STATUS   */ "",
    /* CB_IPP_BUCKET_IA_CAPABILITY */ "",
    /* CB_IPP_BUCKET_IA_CONFIG   */ "",
    /* CB_IPP_BUCKET_IA_RDATA_PART0 */ "",
    /* CB_IPP_BUCKET_IA_RDATA_PART1 */ "",
    /* CB_IPP_BUCKET_IA_STATUS   */ "",
    /* CB_IPP_BUCKET_IA_WDATA_PART0 */ "",
    /* CB_IPP_BUCKET_IA_WDATA_PART1 */ "",
    /* CB_IPP_CB_IPP_INT_MASKED_STATUS */ "",
    /* CB_IPP_CB_IPP_INT_MASK_CONFIG */ "",
    /* CB_IPP_CB_IPP_INT_RAW_STATUS */ "",
    /* CB_IPP_CFP_CM_CONFIG      */ "",
    /* CB_IPP_CFP_CM_STATUS      */ "",
    /* CB_IPP_CFP_TAG_CM_CONFIG  */ "",
    /* CB_IPP_CFP_TAG_CM_STATUS  */ "",
    /* CB_IPP_CPMT_IA_CAPABILITY */ "",
    /* CB_IPP_CPMT_IA_CONFIG     */ "",
    /* CB_IPP_CPMT_IA_RDATA_PART0 */ "",
    /* CB_IPP_CPMT_IA_STATUS     */ "",
    /* CB_IPP_CPMT_IA_WDATA_PART0 */ "",
    /* CB_IPP_DFP_PACKET_CM_CONFIG */ "",
    /* CB_IPP_DFP_PACKET_CM_STATUS */ "",
    /* CB_IPP_ETHERKEY_CONFIG    */ "",
    /* CB_IPP_FM_CM_CONFIG       */ "",
    /* CB_IPP_FM_CM_STATUS       */ "",
    /* CB_IPP_FORWARD_COUNT_A    */ "",
    /* CB_IPP_FPSLICT_IA_CAPABILITY */ "",
    /* CB_IPP_FPSLICT_IA_CONFIG  */ "",
    /* CB_IPP_FPSLICT_IA_RDATA_PART0 */ "",
    /* CB_IPP_FPSLICT_IA_RDATA_PART1 */ "",
    /* CB_IPP_FPSLICT_IA_RDATA_PART2 */ "",
    /* CB_IPP_FPSLICT_IA_RDATA_PART3 */ "",
    /* CB_IPP_FPSLICT_IA_STATUS  */ "",
    /* CB_IPP_FPSLICT_IA_WDATA_PART0 */ "",
    /* CB_IPP_FPSLICT_IA_WDATA_PART1 */ "",
    /* CB_IPP_FPSLICT_IA_WDATA_PART2 */ "",
    /* CB_IPP_FPSLICT_IA_WDATA_PART3 */ "",
    /* CB_IPP_GSPG2IG_IA_CAPABILITY */ "",
    /* CB_IPP_GSPG2IG_IA_CONFIG  */ "",
    /* CB_IPP_GSPG2IG_IA_RDATA_PART0 */ "",
    /* CB_IPP_GSPG2IG_IA_STATUS  */ "",
    /* CB_IPP_GSPG2IG_IA_WDATA_PART0 */ "",
    /* CB_IPP_HDT_IA_CAPABILITY  */ "",
    /* CB_IPP_HDT_IA_CONFIG      */ "",
    /* CB_IPP_HDT_IA_RDATA_PART0 */ "",
    /* CB_IPP_HDT_IA_RDATA_PART1 */ "",
    /* CB_IPP_HDT_IA_STATUS      */ "",
    /* CB_IPP_HDT_IA_WDATA_PART0 */ "",
    /* CB_IPP_HDT_IA_WDATA_PART1 */ "",
    /* CB_IPP_ID                 */ "",
    /* CB_IPP_IKFT_IA_CAPABILITY */ "",
    /* CB_IPP_IKFT_IA_CONFIG     */ "",
    /* CB_IPP_IKFT_IA_RDATA_PART0 */ "",
    /* CB_IPP_IKFT_IA_RDATA_PART1 */ "",
    /* CB_IPP_IKFT_IA_RDATA_PART2 */ "",
    /* CB_IPP_IKFT_IA_STATUS     */ "",
    /* CB_IPP_IKFT_IA_WDATA_PART0 */ "",
    /* CB_IPP_IKFT_IA_WDATA_PART1 */ "",
    /* CB_IPP_IKFT_IA_WDATA_PART2 */ "",
    /* CB_IPP_IPP_CONFIG         */ "",
    /* CB_IPP_ISTGET_IA_CAPABILITY */ "",
    /* CB_IPP_ISTGET_IA_CONFIG   */ "",
    /* CB_IPP_ISTGET_IA_RDATA_PART0 */ "",
    /* CB_IPP_ISTGET_IA_STATUS   */ "",
    /* CB_IPP_ISTGET_IA_WDATA_PART0 */ "",
    /* CB_IPP_ITAG_CONFIG        */ "",
    /* CB_IPP_ITM_LIM_TAG_CM_CONFIG */ "",
    /* CB_IPP_ITM_LIM_TAG_CM_STATUS */ "",
    /* CB_IPP_IVMT_A             */ "",
    /* CB_IPP_KBU_CONFIG         */ "",
    /* CB_IPP_KST_IA_CAPABILITY  */ "",
    /* CB_IPP_KST_IA_CONFIG      */ "",
    /* CB_IPP_KST_IA_RDATA_PART0 */ "",
    /* CB_IPP_KST_IA_RDATA_PART1 */ "",
    /* CB_IPP_KST_IA_STATUS      */ "",
    /* CB_IPP_KST_IA_WDATA_PART0 */ "",
    /* CB_IPP_KST_IA_WDATA_PART1 */ "",
    /* CB_IPP_LIM_CM_CONFIG      */ "",
    /* CB_IPP_LIM_CM_STATUS      */ "",
    /* CB_IPP_LIN2VSI_IA_CAPABILITY */ "",
    /* CB_IPP_LIN2VSI_IA_CONFIG  */ "",
    /* CB_IPP_LIN2VSI_IA_RDATA_PART0 */ "",
    /* CB_IPP_LIN2VSI_IA_STATUS  */ "",
    /* CB_IPP_LIN2VSI_IA_WDATA_PART0 */ "",
    /* CB_IPP_LLC_CONFIG         */ "",
    /* CB_IPP_M2TK_IA_CAPABILITY */ "",
    /* CB_IPP_M2TK_IA_CONFIG     */ "",
    /* CB_IPP_M2TK_IA_RDATA_PART0 */ "",
    /* CB_IPP_M2TK_IA_STATUS     */ "",
    /* CB_IPP_M2TK_IA_WDATA_PART0 */ "",
    /* CB_IPP_MAX_ICMP_CONFIG    */ "",
    /* CB_IPP_MBE_COUNT_A        */ "",
    /* CB_IPP_MDF_TAG_CM_CONFIG  */ "",
    /* CB_IPP_MDF_TAG_CM_STATUS  */ "",
    /* CB_IPP_MTR_CONTROL        */ "",
    /* CB_IPP_MTR_PARAMS         */ "",
    /* CB_IPP_MTR_REF_TIMER      */ "",
    /* CB_IPP_MTR_STATUS         */ "",
    /* CB_IPP_PD                 */ "",
    /* CB_IPP_PGT_IA_CAPABILITY  */ "",
    /* CB_IPP_PGT_IA_CONFIG      */ "",
    /* CB_IPP_PGT_IA_RDATA_PART0 */ "",
    /* CB_IPP_PGT_IA_RDATA_PART1 */ "",
    /* CB_IPP_PGT_IA_RDATA_PART2 */ "",
    /* CB_IPP_PGT_IA_RDATA_PART3 */ "",
    /* CB_IPP_PGT_IA_RDATA_PART4 */ "",
    /* CB_IPP_PGT_IA_RDATA_PART5 */ "",
    /* CB_IPP_PGT_IA_RDATA_PART6 */ "",
    /* CB_IPP_PGT_IA_RDATA_PART7 */ "",
    /* CB_IPP_PGT_IA_RDATA_PART8 */ "",
    /* CB_IPP_PGT_IA_RDATA_PART9 */ "",
    /* CB_IPP_PGT_IA_STATUS      */ "",
    /* CB_IPP_PGT_IA_WDATA_PART0 */ "",
    /* CB_IPP_PGT_IA_WDATA_PART1 */ "",
    /* CB_IPP_PGT_IA_WDATA_PART2 */ "",
    /* CB_IPP_PGT_IA_WDATA_PART3 */ "",
    /* CB_IPP_PGT_IA_WDATA_PART4 */ "",
    /* CB_IPP_PGT_IA_WDATA_PART5 */ "",
    /* CB_IPP_PGT_IA_WDATA_PART6 */ "",
    /* CB_IPP_PGT_IA_WDATA_PART7 */ "",
    /* CB_IPP_PGT_IA_WDATA_PART8 */ "",
    /* CB_IPP_PGT_IA_WDATA_PART9 */ "",
    /* CB_IPP_PMON_IA_CAPABILITY */ "",
    /* CB_IPP_PMON_IA_CONFIG     */ "",
    /* CB_IPP_PMON_IA_RDATA_PART0 */ "",
    /* CB_IPP_PMON_IA_RDATA_PART1 */ "",
    /* CB_IPP_PMON_IA_STATUS     */ "",
    /* CB_IPP_PMON_IA_WDATA_PART0 */ "",
    /* CB_IPP_PMON_IA_WDATA_PART1 */ "",
    /* CB_IPP_PP2LPG_IA_CAPABILITY */ "",
    /* CB_IPP_PP2LPG_IA_CONFIG   */ "",
    /* CB_IPP_PP2LPG_IA_RDATA_PART0 */ "",
    /* CB_IPP_PP2LPG_IA_STATUS   */ "",
    /* CB_IPP_PP2LPG_IA_WDATA_PART0 */ "",
    /* CB_IPP_PPTR_IA_CAPABILITY */ "",
    /* CB_IPP_PPTR_IA_CONFIG     */ "",
    /* CB_IPP_PPTR_IA_RDATA_PART0 */ "",
    /* CB_IPP_PPTR_IA_STATUS     */ "",
    /* CB_IPP_PPTR_IA_WDATA_PART0 */ "",
    /* CB_IPP_PQM_CM_CONFIG      */ "",
    /* CB_IPP_PQM_CM_STATUS      */ "",
    /* CB_IPP_PROFILE_IA_CAPABILITY */ "",
    /* CB_IPP_PROFILE_IA_CONFIG  */ "",
    /* CB_IPP_PROFILE_IA_RDATA_PART0 */ "",
    /* CB_IPP_PROFILE_IA_RDATA_PART1 */ "",
    /* CB_IPP_PROFILE_IA_RDATA_PART2 */ "",
    /* CB_IPP_PROFILE_IA_STATUS  */ "",
    /* CB_IPP_PROFILE_IA_WDATA_PART0 */ "",
    /* CB_IPP_PROFILE_IA_WDATA_PART1 */ "",
    /* CB_IPP_PROFILE_IA_WDATA_PART2 */ "",
    /* CB_IPP_PV2LI_IA_CAPABILITY */ "",
    /* CB_IPP_PV2LI_IA_CONFIG    */ "",
    /* CB_IPP_PV2LI_IA_RDATA_PART0 */ "",
    /* CB_IPP_PV2LI_IA_RDATA_PART1 */ "",
    /* CB_IPP_PV2LI_IA_STATUS    */ "",
    /* CB_IPP_PV2LI_IA_WDATA_PART0 */ "",
    /* CB_IPP_PV2LI_IA_WDATA_PART1 */ "",
    /* CB_IPP_QUAL_FIFO_CM_CONFIG */ "",
    /* CB_IPP_QUAL_FIFO_CM_STATUS */ "",
    /* CB_IPP_RPSLICT_IA_CAPABILITY */ "",
    /* CB_IPP_RPSLICT_IA_CONFIG  */ "",
    /* CB_IPP_RPSLICT_IA_RDATA_PART0 */ "",
    /* CB_IPP_RPSLICT_IA_STATUS  */ "",
    /* CB_IPP_RPSLICT_IA_WDATA_PART0 */ "",
    /* CB_IPP_RPT_IA_CAPABILITY  */ "",
    /* CB_IPP_RPT_IA_CONFIG      */ "",
    /* CB_IPP_RPT_IA_RDATA_PART0 */ "",
    /* CB_IPP_RPT_IA_RDATA_PART1 */ "",
    /* CB_IPP_RPT_IA_STATUS      */ "",
    /* CB_IPP_RPT_IA_WDATA_PART0 */ "",
    /* CB_IPP_RPT_IA_WDATA_PART1 */ "",
    /* CB_IPP_RSCALE_IA_CAPABILITY */ "",
    /* CB_IPP_RSCALE_IA_CONFIG   */ "",
    /* CB_IPP_RSCALE_IA_RDATA_PART0 */ "",
    /* CB_IPP_RSCALE_IA_STATUS   */ "",
    /* CB_IPP_RSCALE_IA_WDATA_PART0 */ "",
    /* CB_IPP_SBE_COUNT_A        */ "",
    /* CB_IPP_SDM_PACKET_CM_CONFIG */ "",
    /* CB_IPP_SDM_PACKET_CM_STATUS */ "",
    /* CB_IPP_SDM_PPWR_FIFO_CM_CONFIG */ "",
    /* CB_IPP_SDM_PPWR_FIFO_CM_STATUS */ "",
    /* CB_IPP_SDM_PPWR_TAG_CM_CONFIG */ "",
    /* CB_IPP_SDM_PPWR_TAG_CM_STATUS */ "",
    /* CB_IPP_SDM_PQM_FIFO_CM_CONFIG */ "",
    /* CB_IPP_SDM_PQM_FIFO_CM_STATUS */ "",
    /* CB_IPP_SHORT_FRAG_CONFIG  */ "",
    /* CB_IPP_SIA_COUNT_A        */ "",
    /* CB_IPP_SLICMAP_CAMBIST_0_CONTROL */ "",
    /* CB_IPP_SLICMAP_CAMBIST_0_DATA_SLICE_OR_STATUS_SEL */ "",
    /* CB_IPP_SLICMAP_CAMBIST_0_DBG_CONTROL */ "",
    /* CB_IPP_SLICMAP_CAMBIST_0_DBG_DATA */ "",
    /* CB_IPP_SLICMAP_CAMBIST_0_RST */ "",
    /* CB_IPP_SLICMAP_CAMBIST_0_SKIP_ERROR_CNT */ "",
    /* CB_IPP_SLICMAP_CAMBIST_0_STATUS */ "",
    /* CB_IPP_SLICMAP_IA_CAPABILITY */ "",
    /* CB_IPP_SLICMAP_IA_CONFIG  */ "",
    /* CB_IPP_SLICMAP_IA_RDATA_PART0 */ "",
    /* CB_IPP_SLICMAP_IA_RDATA_PART1 */ "",
    /* CB_IPP_SLICMAP_IA_RDATA_PART2 */ "",
    /* CB_IPP_SLICMAP_IA_RDATA_PART3 */ "",
    /* CB_IPP_SLICMAP_IA_RDATA_PART4 */ "",
    /* CB_IPP_SLICMAP_IA_RDATA_PART5 */ "",
    /* CB_IPP_SLICMAP_IA_RDATA_PART6 */ "",
    /* CB_IPP_SLICMAP_IA_RDATA_PART7 */ "",
    /* CB_IPP_SLICMAP_IA_RDATA_PART8 */ "",
    /* CB_IPP_SLICMAP_IA_STATUS  */ "",
    /* CB_IPP_SLICMAP_IA_WDATA_PART0 */ "",
    /* CB_IPP_SLICMAP_IA_WDATA_PART1 */ "",
    /* CB_IPP_SLICMAP_IA_WDATA_PART2 */ "",
    /* CB_IPP_SLICMAP_IA_WDATA_PART3 */ "",
    /* CB_IPP_SLICMAP_IA_WDATA_PART4 */ "",
    /* CB_IPP_SLICMAP_IA_WDATA_PART5 */ "",
    /* CB_IPP_SLICMAP_IA_WDATA_PART6 */ "",
    /* CB_IPP_SLICMAP_IA_WDATA_PART7 */ "",
    /* CB_IPP_SLICMAP_IA_WDATA_PART8 */ "",
    /* CB_IPP_SLICMAP_SCRUBBER_CONFIG */ "",
    /* CB_IPP_SLICMAP_SCRUBBER_INTERVAL_CONFIG */ "",
    /* CB_IPP_SLICMAP_SCRUBBER_MBE_ADDRESS */ "",
    /* CB_IPP_SLICMAP_SCRUBBER_SBE_ADDRESS */ "",
    /* CB_IPP_SLICTCAM_CONFIG    */ "",
    /* CB_IPP_SLICTECC_IA_CAPABILITY */ "",
    /* CB_IPP_SLICTECC_IA_CONFIG */ "",
    /* CB_IPP_SLICTECC_IA_RDATA_PART0 */ "",
    /* CB_IPP_SLICTECC_IA_STATUS */ "",
    /* CB_IPP_SLICTECC_IA_WDATA_PART0 */ "",
    /* CB_IPP_SPARE_IN           */ "",
    /* CB_IPP_SPARE_OUT          */ "",
    /* CB_IPP_SRT_IA_CAPABILITY  */ "",
    /* CB_IPP_SRT_IA_CONFIG      */ "",
    /* CB_IPP_SRT_IA_RDATA_PART0 */ "",
    /* CB_IPP_SRT_IA_STATUS      */ "",
    /* CB_IPP_SRT_IA_WDATA_PART0 */ "",
    /* CB_IPP_STT_IA_CAPABILITY  */ "",
    /* CB_IPP_STT_IA_CONFIG      */ "",
    /* CB_IPP_STT_IA_RDATA_PART0 */ "",
    /* CB_IPP_STT_IA_RDATA_PART1 */ "",
    /* CB_IPP_STT_IA_STATUS      */ "",
    /* CB_IPP_STT_IA_WDATA_PART0 */ "",
    /* CB_IPP_STT_IA_WDATA_PART1 */ "",
    /* CB_IPP_TCT_IA_CAPABILITY  */ "",
    /* CB_IPP_TCT_IA_CONFIG      */ "",
    /* CB_IPP_TCT_IA_RDATA_PART0 */ "",
    /* CB_IPP_TCT_IA_STATUS      */ "",
    /* CB_IPP_TCT_IA_WDATA_PART0 */ "",
    /* CB_IPP_TLV_CONFIG         */ "",
    /* CB_IPP_TST_A              */ "",
    /* CB_IPP_VMU_PACKET_CM_CONFIG */ "",
    /* CB_IPP_VMU_PACKET_CM_STATUS */ "",
    /* CB_IPP_VSIT_IA_CAPABILITY */ "",
    /* CB_IPP_VSIT_IA_CONFIG     */ "",
    /* CB_IPP_VSIT_IA_RDATA_PART0 */ "",
    /* CB_IPP_VSIT_IA_RDATA_PART1 */ "",
    /* CB_IPP_VSIT_IA_RDATA_PART2 */ "",
    /* CB_IPP_VSIT_IA_RDATA_PART3 */ "",
    /* CB_IPP_VSIT_IA_STATUS     */ "",
    /* CB_IPP_VSIT_IA_WDATA_PART0 */ "",
    /* CB_IPP_VSIT_IA_WDATA_PART1 */ "",
    /* CB_IPP_VSIT_IA_WDATA_PART2 */ "",
    /* CB_IPP_VSIT_IA_WDATA_PART3 */ "",
    /* CB_ITM_ARLFM0_IA_CAPABILITY */ "",
    /* CB_ITM_ARLFM0_IA_CONFIG   */ "",
    /* CB_ITM_ARLFM0_IA_RDATA_PART0 */ "",
    /* CB_ITM_ARLFM0_IA_STATUS   */ "",
    /* CB_ITM_ARLFM0_IA_WDATA_PART0 */ "",
    /* CB_ITM_ARLFM0_SCAN_DATA_PART0 */ "",
    /* CB_ITM_ARLFM0_SCAN_MASK_PART0 */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_CAPABILITY */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_CONFIG */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART0 */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART1 */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART2 */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART3 */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_STATUS */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART0 */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART1 */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART2 */ "",
    /* CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART3 */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_CAPABILITY */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_CONFIG */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART0 */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART1 */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART2 */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART3 */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_STATUS */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART0 */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART1 */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART2 */ "",
    /* CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART3 */ "",
    /* CB_ITM_ARLFM1_SCAN_DATA_PART0 */ "",
    /* CB_ITM_ARLFM1_SCAN_DATA_PART1 */ "",
    /* CB_ITM_ARLFM1_SCAN_MASK_PART0 */ "",
    /* CB_ITM_ARLFM1_SCAN_MASK_PART1 */ "",
    /* CB_ITM_ARLFM_IA_CAPABILITY */ "",
    /* CB_ITM_ARLFM_IA_CONFIG    */ "",
    /* CB_ITM_ARLFM_IA_RDATA_PART0 */ "",
    /* CB_ITM_ARLFM_IA_RDATA_PART1 */ "",
    /* CB_ITM_ARLFM_IA_RDATA_PART2 */ "",
    /* CB_ITM_ARLFM_IA_STATUS    */ "",
    /* CB_ITM_ARLFM_IA_WDATA_PART0 */ "",
    /* CB_ITM_ARLFM_IA_WDATA_PART1 */ "",
    /* CB_ITM_ARLFM_IA_WDATA_PART2 */ "",
    /* CB_ITM_ARLFM_SCAN_DATA_PART0 */ "",
    /* CB_ITM_ARLFM_SCAN_DATA_PART1 */ "",
    /* CB_ITM_ARLFM_SCAN_DATA_PART2 */ "",
    /* CB_ITM_ARLFM_SCAN_MASK_PART0 */ "",
    /* CB_ITM_ARLFM_SCAN_MASK_PART1 */ "",
    /* CB_ITM_ARLFM_SCAN_MASK_PART2 */ "",
    /* CB_ITM_ARL_AGING_CONFIG   */ "",
    /* CB_ITM_ARL_AGING_STATUS   */ "",
    /* CB_ITM_ARL_CONFIG         */ "",
    /* CB_ITM_ARL_ENTRY_COUNT_A  */ "",
    /* CB_ITM_ARL_LEARN_COUNT_A  */ "",
    /* CB_ITM_ARL_LOCK           */ "",
    /* CB_ITM_ARL_PFE_RSPA_CM_CONFIG */ "",
    /* CB_ITM_ARL_PFE_RSPA_CM_STATUS */ "",
    /* CB_ITM_ARL_PFE_RSPB_CM_CONFIG */ "",
    /* CB_ITM_ARL_PFE_RSPB_CM_STATUS */ "",
    /* CB_ITM_ARL_PFE_WR_CM_CONFIG */ "",
    /* CB_ITM_ARL_PFE_WR_CM_STATUS */ "",
    /* CB_ITM_ARL_SCAN_CONFIG    */ "",
    /* CB_ITM_ARL_SCAN_STATUS    */ "",
    /* CB_ITM_ARL_SUBMIT_COUNT_A */ "",
    /* CB_ITM_ARL_UPDATE_COUNT_A */ "",
    /* CB_ITM_BIMC_CMD0          */ "",
    /* CB_ITM_BIMC_CMD1          */ "",
    /* CB_ITM_BIMC_CMD2          */ "",
    /* CB_ITM_BIMC_DBGCMD0       */ "",
    /* CB_ITM_BIMC_DBGCMD1       */ "",
    /* CB_ITM_BIMC_DBGCMD2       */ "",
    /* CB_ITM_BIMC_ECCPAR_DEBUG  */ "",
    /* CB_ITM_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "",
    /* CB_ITM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "",
    /* CB_ITM_BIMC_GLOBAL_CONFIG */ "",
    /* CB_ITM_BIMC_MEMID         */ "",
    /* CB_ITM_BIMC_MONITOR       */ "",
    /* CB_ITM_BIMC_MONITOR_MASK  */ "",
    /* CB_ITM_BIMC_PARITY_ERROR_CNT */ "",
    /* CB_ITM_BIMC_POLLRSP0      */ "",
    /* CB_ITM_BIMC_POLLRSP1      */ "",
    /* CB_ITM_BIMC_POLLRSP2      */ "",
    /* CB_ITM_BIMC_RXCMD0        */ "",
    /* CB_ITM_BIMC_RXCMD1        */ "",
    /* CB_ITM_BIMC_RXCMD2        */ "",
    /* CB_ITM_BIMC_RXRSP0        */ "",
    /* CB_ITM_BIMC_RXRSP1        */ "",
    /* CB_ITM_BIMC_RXRSP2        */ "",
    /* CB_ITM_CB_ITM_INT_MASKED_STATUS */ "",
    /* CB_ITM_CB_ITM_INT_MASK_CONFIG */ "",
    /* CB_ITM_CB_ITM_INT_RAW_STATUS */ "",
    /* CB_ITM_GHST_IA_CAPABILITY */ "",
    /* CB_ITM_GHST_IA_CONFIG     */ "",
    /* CB_ITM_GHST_IA_RDATA_PART0 */ "",
    /* CB_ITM_GHST_IA_RDATA_PART1 */ "",
    /* CB_ITM_GHST_IA_RDATA_PART2 */ "",
    /* CB_ITM_GHST_IA_RDATA_PART3 */ "",
    /* CB_ITM_GHST_IA_STATUS     */ "",
    /* CB_ITM_GHST_IA_WDATA_PART0 */ "",
    /* CB_ITM_GHST_IA_WDATA_PART1 */ "",
    /* CB_ITM_GHST_IA_WDATA_PART2 */ "",
    /* CB_ITM_GHST_IA_WDATA_PART3 */ "",
    /* CB_ITM_GHTDT_IA_CAPABILITY */ "",
    /* CB_ITM_GHTDT_IA_CONFIG    */ "",
    /* CB_ITM_GHTDT_IA_RDATA_PART0 */ "",
    /* CB_ITM_GHTDT_IA_STATUS    */ "",
    /* CB_ITM_GHTDT_IA_WDATA_PART0 */ "",
    /* CB_ITM_GHT_IA_CAPABILITY  */ "",
    /* CB_ITM_GHT_IA_CONFIG      */ "",
    /* CB_ITM_GHT_IA_RDATA_PART0 */ "",
    /* CB_ITM_GHT_IA_RDATA_PART1 */ "",
    /* CB_ITM_GHT_IA_RDATA_PART2 */ "",
    /* CB_ITM_GHT_IA_RDATA_PART3 */ "",
    /* CB_ITM_GHT_IA_STATUS      */ "",
    /* CB_ITM_GHT_IA_WDATA_PART0 */ "",
    /* CB_ITM_GHT_IA_WDATA_PART1 */ "",
    /* CB_ITM_GHT_IA_WDATA_PART2 */ "",
    /* CB_ITM_GHT_IA_WDATA_PART3 */ "",
    /* CB_ITM_GHT_PFE_RSPA_CM_CONFIG */ "",
    /* CB_ITM_GHT_PFE_RSPA_CM_STATUS */ "",
    /* CB_ITM_GHT_PFE_RSPB_CM_CONFIG */ "",
    /* CB_ITM_GHT_PFE_RSPB_CM_STATUS */ "",
    /* CB_ITM_GHT_PFE_WR_CM_CONFIG */ "",
    /* CB_ITM_GHT_PFE_WR_CM_STATUS */ "",
    /* CB_ITM_HASH0_PART0        */ "",
    /* CB_ITM_HASH0_PART1        */ "",
    /* CB_ITM_HASH1_PART0        */ "",
    /* CB_ITM_HASH1_PART1        */ "",
    /* CB_ITM_ID                 */ "",
    /* CB_ITM_INT_MASKED_STATUS  */ "",
    /* CB_ITM_INT_MASK_CONFIG    */ "",
    /* CB_ITM_INT_RAW_STATUS     */ "",
    /* CB_ITM_ITM_CONFIG         */ "",
    /* CB_ITM_N_TYPE_LEARN_CONFIG */ "",
    /* CB_ITM_OFARLFM_IA_CAPABILITY */ "",
    /* CB_ITM_OFARLFM_IA_CONFIG  */ "",
    /* CB_ITM_OFARLFM_IA_RDATA_PART0 */ "",
    /* CB_ITM_OFARLFM_IA_RDATA_PART1 */ "",
    /* CB_ITM_OFARLFM_IA_RDATA_PART2 */ "",
    /* CB_ITM_OFARLFM_IA_STATUS  */ "",
    /* CB_ITM_OFARLFM_IA_WDATA_PART0 */ "",
    /* CB_ITM_OFARLFM_IA_WDATA_PART1 */ "",
    /* CB_ITM_OFARLFM_IA_WDATA_PART2 */ "",
    /* CB_ITM_PD                 */ "",
    /* CB_ITM_PGLCT_IA_CAPABILITY */ "",
    /* CB_ITM_PGLCT_IA_CONFIG    */ "",
    /* CB_ITM_PGLCT_IA_RDATA_PART0 */ "",
    /* CB_ITM_PGLCT_IA_STATUS    */ "",
    /* CB_ITM_PGLCT_IA_WDATA_PART0 */ "",
    /* CB_ITM_SPARE_IN           */ "",
    /* CB_ITM_SPARE_OUT          */ "",
    /* CB_PD                     */ "",
    /* CB_PMI_BIMC_CMD0          */ "",
    /* CB_PMI_BIMC_CMD1          */ "",
    /* CB_PMI_BIMC_CMD2          */ "",
    /* CB_PMI_BIMC_DBGCMD0       */ "",
    /* CB_PMI_BIMC_DBGCMD1       */ "",
    /* CB_PMI_BIMC_DBGCMD2       */ "",
    /* CB_PMI_BIMC_ECCPAR_DEBUG  */ "",
    /* CB_PMI_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "",
    /* CB_PMI_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "",
    /* CB_PMI_BIMC_GLOBAL_CONFIG */ "",
    /* CB_PMI_BIMC_MEMID         */ "",
    /* CB_PMI_BIMC_MONITOR       */ "",
    /* CB_PMI_BIMC_MONITOR_MASK  */ "",
    /* CB_PMI_BIMC_PARITY_ERROR_CNT */ "",
    /* CB_PMI_BIMC_POLLRSP0      */ "",
    /* CB_PMI_BIMC_POLLRSP1      */ "",
    /* CB_PMI_BIMC_POLLRSP2      */ "",
    /* CB_PMI_BIMC_RXCMD0        */ "",
    /* CB_PMI_BIMC_RXCMD1        */ "",
    /* CB_PMI_BIMC_RXCMD2        */ "",
    /* CB_PMI_BIMC_RXRSP0        */ "",
    /* CB_PMI_BIMC_RXRSP1        */ "",
    /* CB_PMI_BIMC_RXRSP2        */ "",
    /* CB_PMI_CB_PMI_INT_MASKED_STATUS */ "",
    /* CB_PMI_CB_PMI_INT_MASK_CONFIG */ "",
    /* CB_PMI_CB_PMI_INT_RAW_STATUS */ "",
    /* CB_PMI_CMMRD_CM_CONFIG    */ "",
    /* CB_PMI_CMMRD_CM_STATUS    */ "",
    /* CB_PMI_CMMWR_CM_CONFIG    */ "",
    /* CB_PMI_CMMWR_CM_STATUS    */ "",
    /* CB_PMI_EARLY_WRITE_RESP   */ "",
    /* CB_PMI_ID                 */ "",
    /* CB_PMI_PD                 */ "",
    /* CB_PMI_PMIPAGE_CONTROL    */ "",
    /* CB_PMI_PMIPAGE_HW_INIT_END_ADDR */ "",
    /* CB_PMI_PMIPAGE_HW_INIT_START_ADDR */ "",
    /* CB_PMI_PMIPAGE_HW_INIT_START_PAGE */ "",
    /* CB_PMI_PMIPAGE_IA_CAPABILITY */ "",
    /* CB_PMI_PMIPAGE_IA_CONFIG  */ "",
    /* CB_PMI_PMIPAGE_IA_RDATA_PART0 */ "",
    /* CB_PMI_PMIPAGE_IA_STATUS  */ "",
    /* CB_PMI_PMIPAGE_IA_WDATA_PART0 */ "",
    /* CB_PMI_PMIPAGE_STATUS     */ "",
    /* CB_PMI_SPARE_IN           */ "",
    /* CB_PMI_SPARE_OUT          */ "",
    /* CB_PQM_ADMCTRLCFG         */ "",
    /* CB_PQM_ADMDEFQ_CM_CONFIG  */ "",
    /* CB_PQM_ADMDEFQ_CM_STATUS  */ "",
    /* CB_PQM_ADMDISTR_CM_CONFIG */ "",
    /* CB_PQM_ADMDISTR_CM_STATUS */ "",
    /* CB_PQM_ADM_DEQ_COUNT_A    */ "",
    /* CB_PQM_ADM_ENQ_COUNT_A    */ "",
    /* CB_PQM_ADM_THRSH_DROP_COUNT_A */ "",
    /* CB_PQM_ADM_WRED_DROP_COUNT_A */ "",
    /* CB_PQM_APT_IA_CAPABILITY  */ "",
    /* CB_PQM_APT_IA_CONFIG      */ "",
    /* CB_PQM_APT_IA_RDATA_PART0 */ "",
    /* CB_PQM_APT_IA_RDATA_PART1 */ "",
    /* CB_PQM_APT_IA_RDATA_PART2 */ "",
    /* CB_PQM_APT_IA_STATUS      */ "",
    /* CB_PQM_APT_IA_WDATA_PART0 */ "",
    /* CB_PQM_APT_IA_WDATA_PART1 */ "",
    /* CB_PQM_APT_IA_WDATA_PART2 */ "",
    /* CB_PQM_BIMC_CMD0          */ "",
    /* CB_PQM_BIMC_CMD1          */ "",
    /* CB_PQM_BIMC_CMD2          */ "",
    /* CB_PQM_BIMC_DBGCMD0       */ "",
    /* CB_PQM_BIMC_DBGCMD1       */ "",
    /* CB_PQM_BIMC_DBGCMD2       */ "",
    /* CB_PQM_BIMC_ECCPAR_DEBUG  */ "",
    /* CB_PQM_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "",
    /* CB_PQM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "",
    /* CB_PQM_BIMC_GLOBAL_CONFIG */ "",
    /* CB_PQM_BIMC_MEMID         */ "",
    /* CB_PQM_BIMC_MONITOR       */ "",
    /* CB_PQM_BIMC_MONITOR_MASK  */ "",
    /* CB_PQM_BIMC_PARITY_ERROR_CNT */ "",
    /* CB_PQM_BIMC_POLLRSP0      */ "",
    /* CB_PQM_BIMC_POLLRSP1      */ "",
    /* CB_PQM_BIMC_POLLRSP2      */ "",
    /* CB_PQM_BIMC_RXCMD0        */ "",
    /* CB_PQM_BIMC_RXCMD1        */ "",
    /* CB_PQM_BIMC_RXCMD2        */ "",
    /* CB_PQM_BIMC_RXRSP0        */ "",
    /* CB_PQM_BIMC_RXRSP1        */ "",
    /* CB_PQM_BIMC_RXRSP2        */ "",
    /* CB_PQM_BMURCNT_CM_CONFIG  */ "",
    /* CB_PQM_BMURCNT_CM_STATUS  */ "",
    /* CB_PQM_BUCKET_IA_CAPABILITY */ "",
    /* CB_PQM_BUCKET_IA_CONFIG   */ "",
    /* CB_PQM_BUCKET_IA_RDATA_PART0 */ "",
    /* CB_PQM_BUCKET_IA_RDATA_PART1 */ "",
    /* CB_PQM_BUCKET_IA_STATUS   */ "",
    /* CB_PQM_BUCKET_IA_WDATA_PART0 */ "",
    /* CB_PQM_BUCKET_IA_WDATA_PART1 */ "",
    /* CB_PQM_CASCADE            */ "",
    /* CB_PQM_CB_PQM_INT_MASKED_STATUS */ "",
    /* CB_PQM_CB_PQM_INT_MASK_CONFIG */ "",
    /* CB_PQM_CB_PQM_INT_RAW_STATUS */ "",
    /* CB_PQM_CUTTHRULEN         */ "",
    /* CB_PQM_DEFQDISTR_CM_CONFIG */ "",
    /* CB_PQM_DEFQDISTR_CM_STATUS */ "",
    /* CB_PQM_DGT_IA_CAPABILITY  */ "",
    /* CB_PQM_DGT_IA_CONFIG      */ "",
    /* CB_PQM_DGT_IA_RDATA_PART0 */ "",
    /* CB_PQM_DGT_IA_RDATA_PART1 */ "",
    /* CB_PQM_DGT_IA_STATUS      */ "",
    /* CB_PQM_DGT_IA_WDATA_PART0 */ "",
    /* CB_PQM_DGT_IA_WDATA_PART1 */ "",
    /* CB_PQM_DISTR_CM_CONFIG    */ "",
    /* CB_PQM_DISTR_CM_STATUS    */ "",
    /* CB_PQM_DLAGEN             */ "",
    /* CB_PQM_DLI2LDPG_IA_CAPABILITY */ "",
    /* CB_PQM_DLI2LDPG_IA_CONFIG */ "",
    /* CB_PQM_DLI2LDPG_IA_RDATA_PART0 */ "",
    /* CB_PQM_DLI2LDPG_IA_STATUS */ "",
    /* CB_PQM_DLI2LDPG_IA_WDATA_PART0 */ "",
    /* CB_PQM_DLIDROP_COUNT_A    */ "",
    /* CB_PQM_DPDROP_COUNT_A     */ "",
    /* CB_PQM_DQM_WM01_STAT      */ "",
    /* CB_PQM_DQM_WM23_STAT      */ "",
    /* CB_PQM_EEECFG_IA_CAPABILITY */ "",
    /* CB_PQM_EEECFG_IA_CONFIG   */ "",
    /* CB_PQM_EEECFG_IA_RDATA_PART0 */ "",
    /* CB_PQM_EEECFG_IA_STATUS   */ "",
    /* CB_PQM_EEECFG_IA_WDATA_PART0 */ "",
    /* CB_PQM_ESTGET_IA_CAPABILITY */ "",
    /* CB_PQM_ESTGET_IA_CONFIG   */ "",
    /* CB_PQM_ESTGET_IA_RDATA_PART0 */ "",
    /* CB_PQM_ESTGET_IA_STATUS   */ "",
    /* CB_PQM_ESTGET_IA_WDATA_PART0 */ "",
    /* CB_PQM_ID                 */ "",
    /* CB_PQM_LILT_IA_CAPABILITY */ "",
    /* CB_PQM_LILT_IA_CONFIG     */ "",
    /* CB_PQM_LILT_IA_RDATA_PART0 */ "",
    /* CB_PQM_LILT_IA_STATUS     */ "",
    /* CB_PQM_LILT_IA_WDATA_PART0 */ "",
    /* CB_PQM_LITET_IA_CAPABILITY */ "",
    /* CB_PQM_LITET_IA_CONFIG    */ "",
    /* CB_PQM_LITET_IA_RDATA_PART0 */ "",
    /* CB_PQM_LITET_IA_STATUS    */ "",
    /* CB_PQM_LITET_IA_WDATA_PART0 */ "",
    /* CB_PQM_LPG2AP_IA_CAPABILITY */ "",
    /* CB_PQM_LPG2AP_IA_CONFIG   */ "",
    /* CB_PQM_LPG2AP_IA_RDATA_PART0 */ "",
    /* CB_PQM_LPG2AP_IA_STATUS   */ "",
    /* CB_PQM_LPG2AP_IA_WDATA_PART0 */ "",
    /* CB_PQM_LPG2IG_IA_CAPABILITY */ "",
    /* CB_PQM_LPG2IG_IA_CONFIG   */ "",
    /* CB_PQM_LPG2IG_IA_RDATA_PART0 */ "",
    /* CB_PQM_LPG2IG_IA_STATUS   */ "",
    /* CB_PQM_LPG2IG_IA_WDATA_PART0 */ "",
    /* CB_PQM_LPG2PG_IA_CAPABILITY */ "",
    /* CB_PQM_LPG2PG_IA_CONFIG   */ "",
    /* CB_PQM_LPG2PG_IA_RDATA_PART0 */ "",
    /* CB_PQM_LPG2PG_IA_STATUS   */ "",
    /* CB_PQM_LPG2PG_IA_WDATA_PART0 */ "",
    /* CB_PQM_LPG2PPFOV_IA_CAPABILITY */ "",
    /* CB_PQM_LPG2PPFOV_IA_CONFIG */ "",
    /* CB_PQM_LPG2PPFOV_IA_RDATA_PART0 */ "",
    /* CB_PQM_LPG2PPFOV_IA_STATUS */ "",
    /* CB_PQM_LPG2PPFOV_IA_WDATA_PART0 */ "",
    /* CB_PQM_MCENQ_COUNT_A      */ "",
    /* CB_PQM_MCQADDENQ_COUNT_A  */ "",
    /* CB_PQM_MCQDROP_COUNT_A    */ "",
    /* CB_PQM_MCQENQ_COUNT_A     */ "",
    /* CB_PQM_MCREP_DEQ_COUNT_A  */ "",
    /* CB_PQM_MC_DEQ_COUNT_A     */ "",
    /* CB_PQM_MRRENQ_COUNT_A     */ "",
    /* CB_PQM_MRRQDROP_COUNT_A   */ "",
    /* CB_PQM_MRRQENQ_COUNT_A    */ "",
    /* CB_PQM_MRR_DEQ_COUNT_A    */ "",
    /* CB_PQM_MTGT_IA_CAPABILITY */ "",
    /* CB_PQM_MTGT_IA_CONFIG     */ "",
    /* CB_PQM_MTGT_IA_RDATA_PART0 */ "",
    /* CB_PQM_MTGT_IA_RDATA_PART1 */ "",
    /* CB_PQM_MTGT_IA_STATUS     */ "",
    /* CB_PQM_MTGT_IA_WDATA_PART0 */ "",
    /* CB_PQM_MTGT_IA_WDATA_PART1 */ "",
    /* CB_PQM_MTR_CONTROL        */ "",
    /* CB_PQM_MTR_PARAMS         */ "",
    /* CB_PQM_MTR_REF_TIMER      */ "",
    /* CB_PQM_MTR_STATUS         */ "",
    /* CB_PQM_PD                 */ "",
    /* CB_PQM_PG2LPG_IA_CAPABILITY */ "",
    /* CB_PQM_PG2LPG_IA_CONFIG   */ "",
    /* CB_PQM_PG2LPG_IA_RDATA_PART0 */ "",
    /* CB_PQM_PG2LPG_IA_STATUS   */ "",
    /* CB_PQM_PG2LPG_IA_WDATA_PART0 */ "",
    /* CB_PQM_PMAPDROP_COUNT_A   */ "",
    /* CB_PQM_PMON_IA_CAPABILITY */ "",
    /* CB_PQM_PMON_IA_CONFIG     */ "",
    /* CB_PQM_PMON_IA_RDATA_PART0 */ "",
    /* CB_PQM_PMON_IA_RDATA_PART1 */ "",
    /* CB_PQM_PMON_IA_STATUS     */ "",
    /* CB_PQM_PMON_IA_WDATA_PART0 */ "",
    /* CB_PQM_PMON_IA_WDATA_PART1 */ "",
    /* CB_PQM_PP2LPG_IA_CAPABILITY */ "",
    /* CB_PQM_PP2LPG_IA_CONFIG   */ "",
    /* CB_PQM_PP2LPG_IA_RDATA_PART0 */ "",
    /* CB_PQM_PP2LPG_IA_STATUS   */ "",
    /* CB_PQM_PP2LPG_IA_WDATA_PART0 */ "",
    /* CB_PQM_PPTR_IA_CAPABILITY */ "",
    /* CB_PQM_PPTR_IA_CONFIG     */ "",
    /* CB_PQM_PPTR_IA_RDATA_PART0 */ "",
    /* CB_PQM_PPTR_IA_STATUS     */ "",
    /* CB_PQM_PPTR_IA_WDATA_PART0 */ "",
    /* CB_PQM_PROFILE_IA_CAPABILITY */ "",
    /* CB_PQM_PROFILE_IA_CONFIG  */ "",
    /* CB_PQM_PROFILE_IA_RDATA_PART0 */ "",
    /* CB_PQM_PROFILE_IA_RDATA_PART1 */ "",
    /* CB_PQM_PROFILE_IA_RDATA_PART2 */ "",
    /* CB_PQM_PROFILE_IA_STATUS  */ "",
    /* CB_PQM_PROFILE_IA_WDATA_PART0 */ "",
    /* CB_PQM_PROFILE_IA_WDATA_PART1 */ "",
    /* CB_PQM_PROFILE_IA_WDATA_PART2 */ "",
    /* CB_PQM_QDSCHCFG_IA_CAPABILITY */ "",
    /* CB_PQM_QDSCHCFG_IA_CONFIG */ "",
    /* CB_PQM_QDSCHCFG_IA_RDATA_PART0 */ "",
    /* CB_PQM_QDSCHCFG_IA_STATUS */ "",
    /* CB_PQM_QDSCHCFG_IA_WDATA_PART0 */ "",
    /* CB_PQM_QFCCREDIT_IA_CAPABILITY */ "",
    /* CB_PQM_QFCCREDIT_IA_CONFIG */ "",
    /* CB_PQM_QFCCREDIT_IA_RDATA_PART0 */ "",
    /* CB_PQM_QFCCREDIT_IA_STATUS */ "",
    /* CB_PQM_QFCCREDIT_IA_WDATA_PART0 */ "",
    /* CB_PQM_QFCQDADDR_IA_CAPABILITY */ "",
    /* CB_PQM_QFCQDADDR_IA_CONFIG */ "",
    /* CB_PQM_QFCQDADDR_IA_RDATA_PART0 */ "",
    /* CB_PQM_QFCQDADDR_IA_STATUS */ "",
    /* CB_PQM_QFCQDADDR_IA_WDATA_PART0 */ "",
    /* CB_PQM_QFC_MEM_CFG        */ "",
    /* CB_PQM_QFC_MEM_STAT       */ "",
    /* CB_PQM_RSCALE_IA_CAPABILITY */ "",
    /* CB_PQM_RSCALE_IA_CONFIG   */ "",
    /* CB_PQM_RSCALE_IA_RDATA_PART0 */ "",
    /* CB_PQM_RSCALE_IA_STATUS   */ "",
    /* CB_PQM_RSCALE_IA_WDATA_PART0 */ "",
    /* CB_PQM_SPARE_IN           */ "",
    /* CB_PQM_SPARE_OUT          */ "",
    /* CB_PQM_SVT_IA_CAPABILITY  */ "",
    /* CB_PQM_SVT_IA_CONFIG      */ "",
    /* CB_PQM_SVT_IA_RDATA_PART0 */ "",
    /* CB_PQM_SVT_IA_STATUS      */ "",
    /* CB_PQM_SVT_IA_WDATA_PART0 */ "",
    /* CB_PQM_TC2QD_IA_CAPABILITY */ "",
    /* CB_PQM_TC2QD_IA_CONFIG    */ "",
    /* CB_PQM_TC2QD_IA_RDATA_PART0 */ "",
    /* CB_PQM_TC2QD_IA_STATUS    */ "",
    /* CB_PQM_TC2QD_IA_WDATA_PART0 */ "",
    /* CB_PQM_TGENQ_COUNT_A      */ "",
    /* CB_PQM_TGQDROP_COUNT_A    */ "",
    /* CB_PQM_TGQENQ_COUNT_A     */ "",
    /* CB_PQM_TG_DEQ_COUNT_A     */ "",
    /* CB_PQM_TRUNCATELEN        */ "",
    /* CB_PQM_UCCASDROP_COUNT_A  */ "",
    /* CB_PQM_UCENQ_COUNT_A      */ "",
    /* CB_PQM_UCPGMAPDROP_COUNT_A */ "",
    /* CB_PQM_UCQDROP_COUNT_A    */ "",
    /* CB_PQM_UCQENQ_COUNT_A     */ "",
    /* CB_PQM_UCSLIDROP_COUNT_A  */ "",
    /* CB_PQM_UCSPDROP_COUNT_A   */ "",
    /* CB_PQM_UCSTGETDROP_COUNT_A */ "",
    /* CB_PQM_UC_DEQ_COUNT_A     */ "",
    /* CB_PQM_WPT_IA_CAPABILITY  */ "",
    /* CB_PQM_WPT_IA_CONFIG      */ "",
    /* CB_PQM_WPT_IA_RDATA_PART0 */ "",
    /* CB_PQM_WPT_IA_STATUS      */ "",
    /* CB_PQM_WPT_IA_WDATA_PART0 */ "",
    /* CB_PQS_AGING_CONFIG       */ "",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A8 */ "",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A0 */ "",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A1 */ "",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A2 */ "",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A3 */ "",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A4 */ "",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A5 */ "",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A6 */ "",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A7 */ "",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A8 */ "",
    /* CB_PQS_CALENDAR_IA_CAPABILITY */ "",
    /* CB_PQS_CALENDAR_IA_CONFIG */ "",
    /* CB_PQS_CALENDAR_IA_RDATA_PART0 */ "",
    /* CB_PQS_CALENDAR_IA_STATUS */ "",
    /* CB_PQS_CALENDAR_IA_WDATA_PART0 */ "",
    /* CB_PQS_CALENDER_ENTRIES_A */ "",
    /* CB_PQS_CB_PQS_INT_MASKED_STATUS */ "",
    /* CB_PQS_CB_PQS_INT_MASK_CONFIG */ "",
    /* CB_PQS_CB_PQS_INT_RAW_STATUS */ "",
    /* CB_PQS_ID                 */ "",
    /* CB_PQS_IFG_BYTES_PORT_A0  */ "",
    /* CB_PQS_IFG_BYTES_PORT_A1  */ "",
    /* CB_PQS_IFG_BYTES_PORT_A2  */ "",
    /* CB_PQS_IFG_BYTES_PORT_A3  */ "",
    /* CB_PQS_IFG_BYTES_PORT_A4  */ "",
    /* CB_PQS_IFG_BYTES_PORT_A5  */ "",
    /* CB_PQS_IFG_BYTES_PORT_A6  */ "",
    /* CB_PQS_IFG_BYTES_PORT_A7  */ "",
    /* CB_PQS_IFG_BYTES_PORT_A8  */ "",
    /* CB_PQS_IFG_BYTES_PORT_A9  */ "",
    /* CB_PQS_IFG_BYTES_PORT_A10 */ "",
    /* CB_PQS_IFG_BYTES_PORT_A11 */ "",
    /* CB_PQS_IFG_BYTES_PORT_A12 */ "",
    /* CB_PQS_IFG_BYTES_PORT_A13 */ "",
    /* CB_PQS_IFG_BYTES_PORT_A14 */ "",
    /* CB_PQS_IFG_BYTES_PORT_A15 */ "",
    /* CB_PQS_MAX_CONFIG_IA_CAPABILITY */ "",
    /* CB_PQS_MAX_CONFIG_IA_CONFIG */ "",
    /* CB_PQS_MAX_CONFIG_IA_RDATA_PART0 */ "",
    /* CB_PQS_MAX_CONFIG_IA_STATUS */ "",
    /* CB_PQS_MAX_CONFIG_IA_WDATA_PART0 */ "",
    /* CB_PQS_MTU_QUANTA_A0      */ "",
    /* CB_PQS_MTU_QUANTA_A1      */ "",
    /* CB_PQS_MTU_QUANTA_A2      */ "",
    /* CB_PQS_MTU_QUANTA_A3      */ "",
    /* CB_PQS_MTU_QUANTA_A4      */ "",
    /* CB_PQS_MTU_QUANTA_A5      */ "",
    /* CB_PQS_MTU_QUANTA_A6      */ "",
    /* CB_PQS_MTU_QUANTA_A7      */ "",
    /* CB_PQS_MTU_QUANTA_A8      */ "",
    /* CB_PQS_MTU_QUANTA_A9      */ "",
    /* CB_PQS_MTU_QUANTA_A10     */ "",
    /* CB_PQS_MTU_QUANTA_A11     */ "",
    /* CB_PQS_MTU_QUANTA_A12     */ "",
    /* CB_PQS_MTU_QUANTA_A13     */ "",
    /* CB_PQS_MTU_QUANTA_A14     */ "",
    /* CB_PQS_MTU_QUANTA_A15     */ "",
    /* CB_PQS_PD                 */ "",
    /* CB_PQS_PER_PORT_CTRL      */ "",
    /* CB_PQS_PER_PORT_STATUS_A  */ "",
    /* CB_PQS_PER_QUEUE_EN_QUEUE_A */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE7 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE0 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE1 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE2 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE3 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE4 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE5 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE6 */ "",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE7 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE0 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE1 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE2 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE3 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE4 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE5 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE6 */ "",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE7 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A0 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A1 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A2 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A3 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A4 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A5 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A6 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A7 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A8 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A9 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A10 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A11 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A12 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A13 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A14 */ "",
    /* CB_PQS_PQS_CONFIG_PORT_A15 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A0 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A1 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A2 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A3 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A4 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A5 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A6 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A7 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A8 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A9 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A10 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A11 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A12 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A13 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A14 */ "",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A15 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A0 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A1 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A2 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A3 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A4 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A5 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A6 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A7 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A8 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A9 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A10 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A11 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A12 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A13 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A14 */ "",
    /* CB_PQS_PQS_TAS_CONFIG0_A15 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A0 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A1 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A2 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A3 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A4 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A5 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A6 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A7 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A8 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A9 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A10 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A11 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A12 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A13 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A14 */ "",
    /* CB_PQS_PQS_TAS_CONFIG1_A15 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A0 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A1 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A2 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A3 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A4 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A5 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A6 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A7 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A8 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A9 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A10 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A11 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A12 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A13 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A14 */ "",
    /* CB_PQS_PQS_TAS_CONFIG2_A15 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A0 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A1 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A2 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A3 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A4 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A5 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A6 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A7 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A8 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A9 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A10 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A11 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A12 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A13 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A14 */ "",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A15 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A0 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A1 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A2 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A3 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A4 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A5 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A6 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A7 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A8 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A9 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A10 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A11 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A12 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A13 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A14 */ "",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A15 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A0 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A1 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A2 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A3 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A4 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A5 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A6 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A7 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A8 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A9 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A10 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A11 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A12 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A13 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A14 */ "",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A15 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A0 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A1 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A2 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A3 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A4 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A5 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A6 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A7 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A8 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A9 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A10 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A11 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A12 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A13 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A14 */ "",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A15 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A0 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A1 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A2 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A3 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A4 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A5 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A6 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A7 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A8 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A9 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A10 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A11 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A12 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A13 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A14 */ "",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A15 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A0 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A1 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A2 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A3 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A4 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A5 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A6 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A7 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A8 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A9 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A10 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A11 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A12 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A13 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A14 */ "",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A15 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A0 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A1 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A2 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A3 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A4 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A5 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A6 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A7 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A8 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A9 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A10 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A11 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A12 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A13 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A14 */ "",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A15 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A0 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A1 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A2 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A3 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A4 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A5 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A6 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A7 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A8 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A9 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A10 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A11 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A12 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A13 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A14 */ "",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A15 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A0 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A1 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A2 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A3 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A4 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A5 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A6 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A7 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A8 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A9 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A10 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A11 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A12 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A13 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A14 */ "",
    /* CB_PQS_PQS_TAS_STATUS0_A15 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A0 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A1 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A2 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A3 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A4 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A5 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A6 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A7 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A8 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A9 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A10 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A11 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A12 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A13 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A14 */ "",
    /* CB_PQS_PQS_TAS_STATUS1_A15 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A0 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A1 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A2 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A3 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A4 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A5 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A6 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A7 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A8 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A9 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A10 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A11 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A12 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A13 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A14 */ "",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A15 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A8 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A0 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A1 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A2 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A3 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A4 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A5 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A6 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A7 */ "",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A8 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A0 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A1 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A2 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A3 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A4 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A5 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A6 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A7 */ "",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A8 */ "",
    /* CB_PQS_SPARE_IN           */ "",
    /* CB_PQS_SPARE_OUT          */ "",
    /* CB_PQS_TAS_EV_ERR_A       */ "",
    /* CB_PQS_TAS_NUM_TX_BYTES_THRESHOLD_A */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A0 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A1 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A2 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A3 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A4 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A5 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A6 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A7 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A8 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A9 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A10 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A11 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A12 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A13 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A14 */ "",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A15 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A0 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A1 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A2 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A3 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A4 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A5 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A6 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A7 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A8 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A9 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A10 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A11 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A12 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A13 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A14 */ "",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A15 */ "",
    /* CB_SIA_BIMC_CMD0          */ "",
    /* CB_SIA_BIMC_CMD1          */ "",
    /* CB_SIA_BIMC_CMD2          */ "",
    /* CB_SIA_BIMC_DBGCMD0       */ "",
    /* CB_SIA_BIMC_DBGCMD1       */ "",
    /* CB_SIA_BIMC_DBGCMD2       */ "",
    /* CB_SIA_BIMC_ECCPAR_DEBUG  */ "",
    /* CB_SIA_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "",
    /* CB_SIA_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "",
    /* CB_SIA_BIMC_GLOBAL_CONFIG */ "",
    /* CB_SIA_BIMC_MEMID         */ "",
    /* CB_SIA_BIMC_MONITOR       */ "",
    /* CB_SIA_BIMC_MONITOR_MASK  */ "",
    /* CB_SIA_BIMC_PARITY_ERROR_CNT */ "",
    /* CB_SIA_BIMC_POLLRSP0      */ "",
    /* CB_SIA_BIMC_POLLRSP1      */ "",
    /* CB_SIA_BIMC_POLLRSP2      */ "",
    /* CB_SIA_BIMC_RXCMD0        */ "",
    /* CB_SIA_BIMC_RXCMD1        */ "",
    /* CB_SIA_BIMC_RXCMD2        */ "",
    /* CB_SIA_BIMC_RXRSP0        */ "",
    /* CB_SIA_BIMC_RXRSP1        */ "",
    /* CB_SIA_BIMC_RXRSP2        */ "",
    /* CB_SIA_CB_SIA_INT_MASKED_STATUS */ "",
    /* CB_SIA_CB_SIA_INT_MASK_CONFIG */ "",
    /* CB_SIA_CB_SIA_INT_RAW_STATUS */ "",
    /* CB_SIA_CONFIG             */ "",
    /* CB_SIA_HISI_DROP_COUNT_COUNT_A */ "",
    /* CB_SIA_HISI_OCTET_COUNT_COUNT_A */ "",
    /* CB_SIA_HISI_SI_CONFIG     */ "",
    /* CB_SIA_HISI_SI_COUNT_DISABLED */ "",
    /* CB_SIA_HISI_SI_COUNT_ERROR */ "",
    /* CB_SIA_HISI_SI_COUNT_OK   */ "",
    /* CB_SIA_HISI_SI_COUNT_OVERRUN */ "",
    /* CB_SIA_HISI_SI_STATUS     */ "",
    /* CB_SIA_ID                 */ "",
    /* CB_SIA_IPP_CM_CONFIG      */ "",
    /* CB_SIA_IPP_CM_STATUS      */ "",
    /* CB_SIA_MIRR_DROP_COUNT_COUNT_A */ "",
    /* CB_SIA_MIRR_SI_CONFIG     */ "",
    /* CB_SIA_MIRR_SI_COUNT_DISABLED */ "",
    /* CB_SIA_MIRR_SI_COUNT_ERROR */ "",
    /* CB_SIA_MIRR_SI_COUNT_OK   */ "",
    /* CB_SIA_MIRR_SI_COUNT_OVERRUN */ "",
    /* CB_SIA_MIRR_SI_STATUS     */ "",
    /* CB_SIA_NISI_DROP_COUNT_COUNT_A */ "",
    /* CB_SIA_NISI_SI_CONFIG     */ "",
    /* CB_SIA_NISI_SI_COUNT_DISABLED */ "",
    /* CB_SIA_NISI_SI_COUNT_ERROR */ "",
    /* CB_SIA_NISI_SI_COUNT_OK   */ "",
    /* CB_SIA_NISI_SI_COUNT_OVERRUN */ "",
    /* CB_SIA_NISI_SI_STATUS     */ "",
    /* CB_SIA_PD                 */ "",
    /* CB_SIA_SPARE_IN           */ "",
    /* CB_SIA_SPARE_OUT          */ "",
    /* CB_SID_HESI_OCTET_CNT_COUNT_A */ "",
    /* CB_SID_ID                 */ "",
    /* CB_SID_MIRR_COUNT_A       */ "",
    /* CB_SID_PD                 */ "",
    /* CB_SID_SID_INT_MASKED_STATUS */ "",
    /* CB_SID_SID_INT_MASK_CONFIG */ "",
    /* CB_SID_SID_INT_RAW_STATUS */ "",
    /* CB_SID_SPARE_IN           */ "",
    /* CB_SID_SPARE_OUT          */ "",
    /* CMIC_RATE_ADJUST          */ "M7SS_MDIO_CMIC_RATE_ADJUST_EXT_MDIO",
    /* CRU_AVS_AVS_HW_MNTR_ADC_SETTLING_TIME */ "",
    /* CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS */ "",
    /* CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEAR */ "",
    /* CRU_AVS_AVS_HW_MNTR_AVS_REGISTERS_LOCKS */ "",
    /* CRU_AVS_AVS_HW_MNTR_AVS_SPARE_0 */ "",
    /* CRU_AVS_AVS_HW_MNTR_AVS_SPARE_1 */ "",
    /* CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0 */ "",
    /* CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1 */ "",
    /* CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTR */ "",
    /* CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0 */ "",
    /* CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1 */ "",
    /* CRU_AVS_AVS_HW_MNTR_INTERRUPT_POW_WDOG_EN */ "",
    /* CRU_AVS_AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_EN */ "",
    /* CRU_AVS_AVS_HW_MNTR_LAST_MEASURED_SENSOR */ "",
    /* CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0 */ "",
    /* CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1 */ "",
    /* CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOG */ "",
    /* CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTR */ "",
    /* CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0 */ "",
    /* CRU_AVS_AVS_HW_MNTR_REMOTE_SENSOR_TYPE */ "",
    /* CRU_AVS_AVS_HW_MNTR_ROSC_COUNTING_MODE */ "",
    /* CRU_AVS_AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROL */ "",
    /* CRU_AVS_AVS_HW_MNTR_SEQUENCER_INIT */ "",
    /* CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0 */ "",
    /* CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1 */ "",
    /* CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTR */ "",
    /* CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0 */ "",
    /* CRU_AVS_AVS_HW_MNTR_SW_CONTROLS */ "",
    /* CRU_AVS_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSY */ "",
    /* CRU_AVS_AVS_HW_MNTR_TEMPERATURE_RESET_ENABLE */ "",
    /* CRU_AVS_AVS_HW_MNTR_TEMPERATURE_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUS */ "",
    /* CRU_AVS_AVS_PMB_REGISTERS_PMB_ERROR_STATUS */ "",
    /* CRU_AVS_AVS_PMB_REGISTERS_PMB_TIMEOUT */ "",
    /* CRU_AVS_AVS_PMB_S_000_AVS_PWD_ACC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_000_AVS_PWD_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_000_AVS_ROSC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_000_AVS_ROSC_COUNT */ "",
    /* CRU_AVS_AVS_PMB_S_000_AVS_ROSC_H_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_000_AVS_ROSC_S_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_000_BPCM_CAPABILITY */ "",
    /* CRU_AVS_AVS_PMB_S_000_BPCM_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_000_BPCM_ID */ "",
    /* CRU_AVS_AVS_PMB_S_000_BPCM_STATUS */ "",
    /* CRU_AVS_AVS_PMB_S_001_AVS_PWD_ACC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_001_AVS_PWD_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_001_AVS_ROSC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_001_AVS_ROSC_COUNT */ "",
    /* CRU_AVS_AVS_PMB_S_001_AVS_ROSC_H_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_001_AVS_ROSC_S_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_001_BPCM_CAPABILITY */ "",
    /* CRU_AVS_AVS_PMB_S_001_BPCM_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_001_BPCM_ID */ "",
    /* CRU_AVS_AVS_PMB_S_001_BPCM_STATUS */ "",
    /* CRU_AVS_AVS_PMB_S_002_AVS_PWD_ACC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_002_AVS_PWD_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_002_AVS_ROSC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_002_AVS_ROSC_COUNT */ "",
    /* CRU_AVS_AVS_PMB_S_002_AVS_ROSC_H_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_002_AVS_ROSC_S_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_002_BPCM_CAPABILITY */ "",
    /* CRU_AVS_AVS_PMB_S_002_BPCM_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_002_BPCM_ID */ "",
    /* CRU_AVS_AVS_PMB_S_002_BPCM_STATUS */ "",
    /* CRU_AVS_AVS_PMB_S_003_AVS_PWD_ACC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_003_AVS_PWD_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_003_AVS_ROSC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_003_AVS_ROSC_COUNT */ "",
    /* CRU_AVS_AVS_PMB_S_003_AVS_ROSC_H_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_003_AVS_ROSC_S_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_003_BPCM_CAPABILITY */ "",
    /* CRU_AVS_AVS_PMB_S_003_BPCM_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_003_BPCM_ID */ "",
    /* CRU_AVS_AVS_PMB_S_003_BPCM_STATUS */ "",
    /* CRU_AVS_AVS_PMB_S_004_AVS_PWD_ACC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_004_AVS_PWD_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_004_AVS_ROSC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_004_AVS_ROSC_COUNT */ "",
    /* CRU_AVS_AVS_PMB_S_004_AVS_ROSC_H_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_004_AVS_ROSC_S_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_004_BPCM_CAPABILITY */ "",
    /* CRU_AVS_AVS_PMB_S_004_BPCM_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_004_BPCM_ID */ "",
    /* CRU_AVS_AVS_PMB_S_004_BPCM_STATUS */ "",
    /* CRU_AVS_AVS_PMB_S_005_AVS_PWD_ACC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_005_AVS_PWD_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_005_AVS_ROSC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_005_AVS_ROSC_COUNT */ "",
    /* CRU_AVS_AVS_PMB_S_005_AVS_ROSC_H_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_005_AVS_ROSC_S_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_005_BPCM_CAPABILITY */ "",
    /* CRU_AVS_AVS_PMB_S_005_BPCM_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_005_BPCM_ID */ "",
    /* CRU_AVS_AVS_PMB_S_005_BPCM_STATUS */ "",
    /* CRU_AVS_AVS_PMB_S_006_AVS_PWD_ACC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_006_AVS_PWD_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_006_AVS_ROSC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_006_AVS_ROSC_COUNT */ "",
    /* CRU_AVS_AVS_PMB_S_006_AVS_ROSC_H_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_006_AVS_ROSC_S_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_006_BPCM_CAPABILITY */ "",
    /* CRU_AVS_AVS_PMB_S_006_BPCM_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_006_BPCM_ID */ "",
    /* CRU_AVS_AVS_PMB_S_006_BPCM_STATUS */ "",
    /* CRU_AVS_AVS_PMB_S_007_AVS_PWD_ACC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_007_AVS_PWD_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_007_AVS_ROSC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_007_AVS_ROSC_COUNT */ "",
    /* CRU_AVS_AVS_PMB_S_007_AVS_ROSC_H_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_007_AVS_ROSC_S_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_007_BPCM_CAPABILITY */ "",
    /* CRU_AVS_AVS_PMB_S_007_BPCM_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_007_BPCM_ID */ "",
    /* CRU_AVS_AVS_PMB_S_007_BPCM_STATUS */ "",
    /* CRU_AVS_AVS_PMB_S_008_AVS_PWD_ACC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_008_AVS_PWD_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_008_AVS_ROSC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_008_AVS_ROSC_COUNT */ "",
    /* CRU_AVS_AVS_PMB_S_008_AVS_ROSC_H_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_008_AVS_ROSC_S_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_008_BPCM_CAPABILITY */ "",
    /* CRU_AVS_AVS_PMB_S_008_BPCM_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_008_BPCM_ID */ "",
    /* CRU_AVS_AVS_PMB_S_008_BPCM_STATUS */ "",
    /* CRU_AVS_AVS_PMB_S_009_AVS_PWD_ACC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_009_AVS_PWD_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_009_AVS_ROSC_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_009_AVS_ROSC_COUNT */ "",
    /* CRU_AVS_AVS_PMB_S_009_AVS_ROSC_H_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_009_AVS_ROSC_S_THRESHOLD */ "",
    /* CRU_AVS_AVS_PMB_S_009_BPCM_CAPABILITY */ "",
    /* CRU_AVS_AVS_PMB_S_009_BPCM_CONTROL */ "",
    /* CRU_AVS_AVS_PMB_S_009_BPCM_ID */ "",
    /* CRU_AVS_AVS_PMB_S_009_BPCM_STATUS */ "",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR */ "",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE */ "",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE */ "",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE */ "",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE */ "",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL */ "",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB */ "",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTION */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8H */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8S */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GH */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GS */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35 */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTION */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8H */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8S */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GH */ "",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUS */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8 */ "",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_IN */ "",
    /* CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_OUT */ "",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST */ "",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS */ "",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_BSP */ "",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_HIF */ "",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_LEAP */ "",
    /* CRU_AVS_AVS_TOP_CTRL_OTP_STATUS */ "",
    /* CRU_AVS_AVS_TOP_CTRL_RMON_HZ */ "",
    /* CRU_AVS_AVS_TOP_CTRL_RMON_VT */ "",
    /* CRU_AVS_AVS_TOP_CTRL_S2_STANDBY_STATUS */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SPARE_HIGH */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SPARE_LOW */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFX */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVND */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSK */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAP */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMAC */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHY */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3 */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D */ "",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC */ "",
    /* CRU_AVS_AVS_TOP_CTRL_START_AVS_CPU */ "",
    /* CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN */ "",
    /* CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS */ "",
    /* CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS */ "",
    /* CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR */ "",
    /* CRU_CRU_CHIP_ID_REG       */ "",
    /* CRU_CRU_CLKOUT_CONTROL_REGISTER */ "",
    /* CRU_CRU_CLK_MUX_SEL       */ "",
    /* CRU_CRU_CRU_MEM_CTRL_0_REGISTER */ "",
    /* CRU_CRU_CRU_MEM_CTRL_1_REGISTER */ "",
    /* CRU_CRU_ECC_ERROR_ENABLE_REGISTER */ "",
    /* CRU_CRU_ECC_ERROR_REGISTER */ "",
    /* CRU_CRU_EEPROM_CONTROL_REGISTER */ "",
    /* CRU_CRU_EEPROM_STATUS_REGISTER */ "",
    /* CRU_CRU_ETH_INTERFACE_REGISTERS */ "",
    /* CRU_CRU_EXTCPU_TO_M7_INTR_REG */ "",
    /* CRU_CRU_EXTCPU_TO_M7_MAILBOX0_REG */ "",
    /* CRU_CRU_EXTCPU_TO_M7_MAILBOX1_REG */ "",
    /* CRU_CRU_EXTCPU_TO_R8051_INTR_REG */ "",
    /* CRU_CRU_EXTCPU_TO_R8051_MAILBOX0_REG */ "",
    /* CRU_CRU_EXTCPU_TO_R8051_MAILBOX1_REG */ "",
    /* CRU_CRU_GPHY_PLL_CONTROL_REGISTER */ "",
    /* CRU_CRU_I2C_MUX_SEL       */ "",
    /* CRU_CRU_I2C_PAD_MODE_SEL  */ "",
    /* CRU_CRU_IMP_VOL_SEL_CONTROL_REGISTER */ "",
    /* CRU_CRU_INTERRUPT_ENABLE_REG0_EXTCPU */ "",
    /* CRU_CRU_INTERRUPT_ENABLE_REG0_R8051 */ "",
    /* CRU_CRU_INTERRUPT_ENABLE_REG1_EXTCPU */ "",
    /* CRU_CRU_INTERRUPT_ENABLE_REG1_R8051 */ "",
    /* CRU_CRU_INTERRUPT_STATUS_REG0_EXTCPU */ "",
    /* CRU_CRU_INTERRUPT_STATUS_REG0_R8051 */ "",
    /* CRU_CRU_INTERRUPT_STATUS_REG1_EXTCPU */ "",
    /* CRU_CRU_INTERRUPT_STATUS_REG1_R8051 */ "",
    /* CRU_CRU_IP_RESET_REG_CRU  */ "",
    /* CRU_CRU_IP_SYSTEM_RESET   */ "",
    /* CRU_CRU_IP_SYSTEM_RESET2  */ "",
    /* CRU_CRU_IP_SYSTEM_RESET3  */ "",
    /* CRU_CRU_IP_SYSTEM_RESET4  */ "",
    /* CRU_CRU_IP_SYSTEM_RESET5  */ "",
    /* CRU_CRU_KEEPALIVE_ACROSS_WDOG_CONTROL_REGISTER */ "",
    /* CRU_CRU_LDO_CONTROL_OVERRIDE_ENA */ "",
    /* CRU_CRU_LDO_CTRL_REG      */ "",
    /* CRU_CRU_LED_CONTROLLER_CFG0 */ "",
    /* CRU_CRU_LED_CONTROLLER_CFG1 */ "",
    /* CRU_CRU_LED_DELAY_CONTROL_REGISTER */ "",
    /* CRU_CRU_M7SC_CRSR_CPU_RESET_REGISTER */ "",
    /* CRU_CRU_M7_RESTART_REGISTER */ "",
    /* CRU_CRU_M7_TO_EXTCPU_INTR_REG */ "",
    /* CRU_CRU_M7_TO_EXTCPU_MAILBOX0_REG */ "",
    /* CRU_CRU_M7_TO_EXTCPU_MAILBOX1_REG */ "",
    /* CRU_CRU_M7_TO_R8051_INTR_REG */ "",
    /* CRU_CRU_M7_TO_R8051_MAILBOX0_REG */ "",
    /* CRU_CRU_M7_TO_R8051_MAILBOX1_REG */ "",
    /* CRU_CRU_MDIO_VOL_SEL_CONTROL_REGISTER */ "",
    /* CRU_CRU_MFIO_CONTROL_REGISTER */ "",
    /* CRU_CRU_MFIO_CONTROL_REGISTER_2 */ "",
    /* CRU_CRU_MODEL_ID_REG      */ "",
    /* CRU_CRU_OEB_ENABLE_REGISTER */ "",
    /* CRU_CRU_OTP_OVERRIDE_EN0_REGISTER */ "",
    /* CRU_CRU_OTP_OVERRIDE_EN1_REGISTER */ "",
    /* CRU_CRU_OTP_OVERRIDE_EN2_REGISTER */ "",
    /* CRU_CRU_OTP_OVERRIDE_EN3_REGISTER */ "",
    /* CRU_CRU_OTP_OVERRIDE_VALUE0_REGISTER */ "",
    /* CRU_CRU_OTP_OVERRIDE_VALUE1_REGISTER */ "",
    /* CRU_CRU_OTP_OVERRIDE_VALUE2_REGISTER */ "",
    /* CRU_CRU_OTP_OVERRIDE_VALUE3_REGISTER */ "",
    /* CRU_CRU_OTP_STATUS_REGISTER */ "",
    /* CRU_CRU_OTP_STATUS_VALUE_REGISTER0 */ "",
    /* CRU_CRU_OTP_STATUS_VALUE_REGISTER1 */ "",
    /* CRU_CRU_OTP_STATUS_VALUE_REGISTER2 */ "",
    /* CRU_CRU_OTP_STATUS_VALUE_REGISTER3 */ "",
    /* CRU_CRU_PAD_CONTROL_PDN_REGISTER */ "",
    /* CRU_CRU_PAD_CONTROL_PDN_REGISTER_2 */ "",
    /* CRU_CRU_PAD_CONTROL_PDN_REGISTER_3 */ "",
    /* CRU_CRU_PAD_CONTROL_PDN_REGISTER_4 */ "",
    /* CRU_CRU_PAD_CONTROL_PDN_REGISTER_5 */ "",
    /* CRU_CRU_PAD_CONTROL_PUP_REGISTER */ "",
    /* CRU_CRU_PAD_CONTROL_PUP_REGISTER_2 */ "",
    /* CRU_CRU_PAD_CONTROL_PUP_REGISTER_3 */ "",
    /* CRU_CRU_PAD_CONTROL_PUP_REGISTER_4 */ "",
    /* CRU_CRU_PAD_CONTROL_PUP_REGISTER_5 */ "",
    /* CRU_CRU_PAD_CONTROL_REGISTER */ "",
    /* CRU_CRU_PAD_CONTROL_REGISTER_2 */ "",
    /* CRU_CRU_PHY_SERDES_PLL_STATUS_REGISTER */ "",
    /* CRU_CRU_PLL1_LOOP_CTRL1   */ "",
    /* CRU_CRU_PLL1_LOOP_CTRL2   */ "",
    /* CRU_CRU_PLL1_LOOP_CTRL3   */ "",
    /* CRU_CRU_PLL1_LOOP_CTRL4   */ "",
    /* CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL1 */ "",
    /* CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL2 */ "",
    /* CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL3 */ "",
    /* CRU_CRU_PLL1_RESET_CTRL   */ "",
    /* CRU_CRU_PLL1_SPECTRUM_CONTROL */ "",
    /* CRU_CRU_PLL1_SPECTRUM_CONTROL2 */ "",
    /* CRU_CRU_PLL1_STATUS       */ "",
    /* CRU_CRU_PVT_ADC_DATA      */ "",
    /* CRU_CRU_PVT_CTRL1         */ "",
    /* CRU_CRU_PVT_CTRL2         */ "",
    /* CRU_CRU_PVT_DAC_DATA      */ "",
    /* CRU_CRU_PVT_STATUS        */ "",
    /* CRU_CRU_QSGMII_PM_CONTROL_REGISTER */ "",
    /* CRU_CRU_R8051_RESTART_REGISTER */ "",
    /* CRU_CRU_R8051_TO_EXTCPU_INTR_REG */ "",
    /* CRU_CRU_R8051_TO_EXTCPU_MAILBOX0_REG */ "",
    /* CRU_CRU_R8051_TO_EXTCPU_MAILBOX1_REG */ "",
    /* CRU_CRU_R8051_TO_M7_INTR_REG */ "",
    /* CRU_CRU_R8051_TO_M7_MAILBOX0_REG */ "",
    /* CRU_CRU_R8051_TO_M7_MAILBOX1_REG */ "",
    /* CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER0 */ "",
    /* CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER1 */ "",
    /* CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER2 */ "",
    /* CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER3 */ "",
    /* CRU_CRU_RAW_STRAP_STATUS_REGISTER */ "",
    /* CRU_CRU_RESET_SEQUENCE_REGISTER */ "",
    /* CRU_CRU_REVISION_ID_REG   */ "",
    /* CRU_CRU_SEMAPHORE_REG0    */ "",
    /* CRU_CRU_SEMAPHORE_REG1    */ "",
    /* CRU_CRU_SEMAPHORE_REG2    */ "",
    /* CRU_CRU_SEMAPHORE_REG3    */ "",
    /* CRU_CRU_SFP_CONTROL_REGISTER */ "",
    /* CRU_CRU_SFP_TX_FAULT_STATUS_REGISTER */ "",
    /* CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0 */ "",
    /* CRU_CRU_SPARE_ECO_CONTROL_REGISTER_1 */ "",
    /* CRU_CRU_SPARE_REGISTER0   */ "",
    /* CRU_CRU_SPARE_REGISTER1   */ "",
    /* CRU_CRU_SPARE_REGISTER2   */ "",
    /* CRU_CRU_SPARE_REGISTER3   */ "",
    /* CRU_CRU_SPARE_REGISTER4   */ "",
    /* CRU_CRU_SPARE_REGISTER5   */ "",
    /* CRU_CRU_SPARE_REGISTER6   */ "",
    /* CRU_CRU_SPARE_REGISTER7   */ "",
    /* CRU_CRU_STRAP_LATCH_ENABLE_CONTROL */ "",
    /* CRU_CRU_STRAP_OVERRIDE_CONTROL_REG */ "",
    /* CRU_CRU_STRAP_OVERRIDE_VALUE_REG */ "",
    /* CRU_CRU_STRAP_STATUS_REG  */ "",
    /* CRU_CRU_SW_TOP_CONTROL_REGISTER */ "",
    /* CRU_CRU_TESTMODE_STATUS_REGISTER */ "",
    /* CRU_CRU_WDOG_RESET_CONTROL_REGISTER */ "",
    /* CRU_CRU_XFP0_STATUS_REGISTER */ "",
    /* CRU_CRU_XFP1_STATUS_REGISTER */ "",
    /* CRU_CRU_XFP_CONTROL_REGISTER */ "",
    /* CRU_CRU_XTAL_CONTROL_REG  */ "",
    /* CRU_OTPC_BISR_DEBUG_DATA  */ "",
    /* CRU_OTPC_BISR_LOAD_DONE_STATUS */ "",
    /* CRU_OTPC_BISR_LOAD_STATUS */ "",
    /* CRU_OTPC_CHIP_CONFIG_ECC_STATUS */ "",
    /* CRU_OTPC_MOTP_CHECKSUM_STATUS */ "",
    /* CRU_OTPC_OTPC_CMD_START   */ "",
    /* CRU_OTPC_OTPC_COMMAND     */ "",
    /* CRU_OTPC_OTPC_CPUADDR_REG */ "",
    /* CRU_OTPC_OTPC_CPU_DATA    */ "",
    /* CRU_OTPC_OTPC_CPU_STATUS  */ "",
    /* CRU_OTPC_OTPC_CPU_WRITE_REG */ "",
    /* CRU_OTPC_OTPC_MODE_REG    */ "",
    /* CRU_OTPC_OTPC_SOFT_RESET_CNTRL */ "",
    /* CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS */ "",
    /* CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS_1 */ "",
    /* CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS */ "",
    /* CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS_1 */ "",
    /* CRU_OTPC_PDG_BISR_LOAD_GO_STATUS */ "",
    /* CRU_OTPC_PDG_BISR_LOAD_GO_STATUS_1 */ "",
    /* CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS */ "",
    /* CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1 */ "",
    /* CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS */ "",
    /* CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1 */ "",
    /* CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS */ "",
    /* CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS_CLR */ "",
    /* CRU_TS_CORE_TIMESYNC_COUNTER_CONFIG_SELECT */ "",
    /* CRU_TS_CORE_TIMESYNC_DPLL_CONTROL */ "",
    /* CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_COEFFICIENTS */ "",
    /* CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_DPLL_SYNC_SOURCE_SEL */ "",
    /* CRU_TS_CORE_TIMESYNC_FIFO_STATUS */ "",
    /* CRU_TS_CORE_TIMESYNC_GPIO_0_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_GPIO_1_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_GPIO_2_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_GPIO_3_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_GPIO_4_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_GPIO_5_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_GPIO_6_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_GPIO_7_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERRUPT_CLR */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERRUPT_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERRUPT_STATUS */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_DOWN_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_OUTPUT_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_UP_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_DOWN_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_OUTPUT_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_UP_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_DOWN_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_OUTPUT_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_UP_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_DOWN_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_OUTPUT_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_UP_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_DOWN_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_OUTPUT_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_UP_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_DOWN_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_OUTPUT_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_UP_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_DOWN_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_OUTPUT_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_UP_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_DOWN_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_OUTPUT_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_UP_EVENT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_NCO_CONTROL_SOURCE_SEL */ "",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_A_COUNT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_B_COUNT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_C_COUNT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_D_COUNT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_E_COUNT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_F_COUNT_CTRL */ "",
    /* CRU_TS_CORE_TIMESYNC_SYNC_IN_0_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_SYNC_IN_1_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_SYNC_IN_2_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_SYNC_IN_3_INPUT_DIVISOR */ "",
    /* CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_CONTROL */ "",
    /* CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_MODE */ "",
    /* CRU_TS_CORE_TIMESYNC_TM   */ "",
    /* CRU_TS_CORE_TIMESYNC_TS0_COUNTER_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_FRAC */ "",
    /* CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_TS1_COUNTER_ENABLE */ "",
    /* CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_FRAC */ "",
    /* CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_UPPER */ "",
    /* CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_LOWER */ "",
    /* CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_UPPER */ "",
    /* CRU_TS_TOP_TIMESYNC_FRAME_SYNC_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_GPHY_SET_0_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_GPHY_SET_1_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_GPIO_0_3_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_GPIO_12_15_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_GPIO_16_19_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_GPIO_20_23_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_GPIO_24_27_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_GPIO_28_31_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_GPIO_4_7_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_GPIO_8_11_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_BYPASS */ "",
    /* CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_LOWER */ "",
    /* CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_UPPER */ "",
    /* CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_SAMPLING_CLK_DIV */ "",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_A_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_B_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_C_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_D_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_E_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_F_MUX_SEL */ "",
    /* CRU_TS_TOP_TIMESYNC_SYNC_MUX_SEL */ "",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL0 */ "",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL1 */ "",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL3 */ "",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL4 */ "",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL5 */ "",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL6 */ "",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL7 */ "",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL8 */ "",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL9 */ "",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL10 */ "",
    /* CRU_TS_TOP_TS_LCPLL_FUNC_PATTERN_CLK_CONTROL */ "",
    /* CRU_TS_TOP_TS_LCPLL_STATUS */ "",
    /* GPHY_DIG1_DLL_STAT        */ "",
    /* GPHY_DIG1_EEE_DEF         */ "",
    /* GPHY_DIG1_ENERGY          */ "",
    /* GPHY_DIG1_GPHY_INTE       */ "",
    /* GPHY_DIG1_GPHY_INTS       */ "",
    /* GPHY_DIG1_PHY1_STAT       */ "",
    /* GPHY_DIG1_PHY2_STAT       */ "",
    /* GPHY_DIG1_PHY3_STAT       */ "",
    /* GPHY_DIG1_PHY4_STAT       */ "",
    /* LED_LEDUP0_CLK_DIV        */ "",
    /* LED_LEDUP0_CLK_PARAMS     */ "",
    /* LED_LEDUP0_CTRL           */ "",
    /* LED_LEDUP0_DATA_RAM       */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_0_3 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_12_15 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_16_19 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_20_23 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_24_27 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_28_31 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_32_35 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_36_39 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_40_43 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_44_47 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_48_51 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_4_7 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_52_55 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_56_59 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_60_63 */ "",
    /* LED_LEDUP0_PORT_ORDER_REMAP_8_11 */ "",
    /* LED_LEDUP0_PROGRAM_RAM    */ "",
    /* LED_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR */ "",
    /* LED_LEDUP0_SCANOUT_COUNT_UPPER */ "",
    /* LED_LEDUP0_STATUS         */ "",
    /* LED_LEDUP0_TM_CONTROL     */ "",
    /* M7SS_GPIO_GP_AUX_SEL      */ "",
    /* M7SS_GPIO_GP_DATA_IN      */ "",
    /* M7SS_GPIO_GP_DATA_OUT     */ "",
    /* M7SS_GPIO_GP_INIT_VAL     */ "",
    /* M7SS_GPIO_GP_INT_CLR      */ "",
    /* M7SS_GPIO_GP_INT_DE       */ "",
    /* M7SS_GPIO_GP_INT_EDGE     */ "",
    /* M7SS_GPIO_GP_INT_MSK      */ "",
    /* M7SS_GPIO_GP_INT_MSTAT    */ "",
    /* M7SS_GPIO_GP_INT_STAT     */ "",
    /* M7SS_GPIO_GP_INT_TYPE     */ "",
    /* M7SS_GPIO_GP_OUT_EN       */ "",
    /* M7SS_GPIO_GP_PAD_RES      */ "",
    /* M7SS_GPIO_GP_PRB_ENABLE   */ "",
    /* M7SS_GPIO_GP_PRB_OE       */ "",
    /* M7SS_GPIO_GP_RES_EN       */ "",
    /* M7SS_GPIO_GP_TEST_ENABLE  */ "",
    /* M7SS_GPIO_GP_TEST_INPUT   */ "",
    /* M7SS_GPIO_GP_TEST_OUTPUT  */ "",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_ADDR_LSB */ "",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_COMPLETE */ "",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_CONTROL */ "",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_FLAGS */ "",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_ID */ "",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_STATUS */ "",
    /* M7SS_IDM_CB_IDM_INTERRUPT_STATUS */ "",
    /* M7SS_IDM_CB_IDM_RESET_CONTROL */ "",
    /* M7SS_IDM_CB_IDM_RESET_READ_ID */ "",
    /* M7SS_IDM_CB_IDM_RESET_STATUS */ "",
    /* M7SS_IDM_CB_IDM_RESET_WRITE_ID */ "",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_ADDR_LSB */ "",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_COMPLETE */ "",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_CONTROL */ "",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_FLAGS */ "",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_ID */ "",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_STATUS */ "",
    /* M7SS_IDM_DS0_IDM_INTERRUPT_STATUS */ "",
    /* M7SS_IDM_DS0_IDM_RESET_READ_ID */ "",
    /* M7SS_IDM_DS0_IDM_RESET_STATUS */ "",
    /* M7SS_IDM_DS0_IDM_RESET_WRITE_ID */ "",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_ADDR_LSB */ "",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_COMPLETE */ "",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_CONTROL */ "",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_FLAGS */ "",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_ID */ "",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_STATUS */ "",
    /* M7SS_IDM_SPIM_IDM_INTERRUPT_STATUS */ "",
    /* M7SS_IDM_SPIM_IDM_RESET_CONTROL */ "",
    /* M7SS_IDM_SPIM_IDM_RESET_READ_ID */ "",
    /* M7SS_IDM_SPIM_IDM_RESET_STATUS */ "",
    /* M7SS_IDM_SPIM_IDM_RESET_WRITE_ID */ "",
    /* M7SS_M7SC_CCCR            */ "",
    /* M7SS_M7SC_CDSR            */ "",
    /* M7SS_M7SC_CRSR            */ "",
    /* M7SS_M7SC_CWCR            */ "",
    /* M7SS_M7SC_ECO_CTRL0       */ "",
    /* M7SS_M7SC_ECO_CTRL1       */ "",
    /* M7SS_M7SC_M7_CONFIG_CTRL  */ "",
    /* M7SS_M7SC_MDD_MEMCTRL     */ "",
    /* M7SS_M7SC_MDT_MEMCTRL     */ "",
    /* M7SS_M7SC_MID_MEMCTRL     */ "",
    /* M7SS_M7SC_MIT_MEMCTRL     */ "",
    /* M7SS_M7SC_MTD_MEMCTRL     */ "",
    /* M7SS_M7SC_MTI_MEMCTRL     */ "",
    /* M7SS_M7SC_QSPI_MEMCTRL    */ "",
    /* M7SS_M7SC_QSPI_SIDEBUS_CTRL */ "",
    /* M7SS_M7SC_QSPI_SIDEBUS_STATUS */ "",
    /* M7SS_M7SC_RACR            */ "",
    /* M7SS_M7SC_SPI_MASTER_CTRL */ "",
    /* M7SS_M7SC_UCCR            */ "",
    /* M7SS_M7SC_VTOR            */ "",
    /* M7SS_M7SC_VTVR            */ "",
    /* M7SS_MDIO_CMIC_MIIM_ADDRESS */ "",
    /* M7SS_MDIO_CMIC_MIIM_AUTO_SCAN_ADDRESS */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_109_100 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_119_110 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_129_120 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_139_130 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_149_140 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_159_150 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_169_160 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_179_170 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_189_180 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_191_190 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_19_10 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_29_20 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_39_30 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_49_40 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_59_50 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_69_60 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_79_70 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_89_80 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_99_90 */ "",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_9_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_CLR_SCAN_STATUS */ "",
    /* M7SS_MDIO_CMIC_MIIM_CONFIG */ "",
    /* M7SS_MDIO_CMIC_MIIM_CTRL  */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92 */ "",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96 */ "",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_5 */ "",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_5 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PARAM */ "",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_MIIM_ADDRESS */ "",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_5 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_5 */ "",
    /* M7SS_MDIO_CMIC_MIIM_READ_DATA */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_5 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_5 */ "",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_CTRL */ "",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_5 */ "",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_STATUS */ "",
    /* M7SS_MDIO_CMIC_MIIM_STAT  */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_5 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_0 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_1 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_2 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_3 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_4 */ "",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_5 */ "",
    /* M7SS_MDIO_CMIC_RATE_ADJUST_INT_MDIO */ "",
    /* M7SS_PWM_PWMCTL           */ "",
    /* M7SS_PWM_PWM_DUTYHI_COUNT0 */ "",
    /* M7SS_PWM_PWM_DUTYHI_COUNT1 */ "",
    /* M7SS_PWM_PWM_DUTYHI_COUNT2 */ "",
    /* M7SS_PWM_PWM_DUTYHI_COUNT3 */ "",
    /* M7SS_PWM_PWM_PERIOD_COUNT0 */ "",
    /* M7SS_PWM_PWM_PERIOD_COUNT1 */ "",
    /* M7SS_PWM_PWM_PERIOD_COUNT2 */ "",
    /* M7SS_PWM_PWM_PERIOD_COUNT3 */ "",
    /* M7SS_PWM_PWM_PRESCALE     */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_B0_CTRL */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_B0_STATUS */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_B1_CTRL */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_B1_STATUS */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_BITS_PER_PHASE */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_BUSY_STATUS */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_INTR_STATUS */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_REVISION_ID */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_SCRATCH */ "",
    /* M7SS_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL */ "",
    /* M7SS_QSPI_MSPI_CDRAM00    */ "",
    /* M7SS_QSPI_MSPI_CDRAM01    */ "",
    /* M7SS_QSPI_MSPI_CDRAM02    */ "",
    /* M7SS_QSPI_MSPI_CDRAM03    */ "",
    /* M7SS_QSPI_MSPI_CDRAM04    */ "",
    /* M7SS_QSPI_MSPI_CDRAM05    */ "",
    /* M7SS_QSPI_MSPI_CDRAM06    */ "",
    /* M7SS_QSPI_MSPI_CDRAM07    */ "",
    /* M7SS_QSPI_MSPI_CDRAM08    */ "",
    /* M7SS_QSPI_MSPI_CDRAM09    */ "",
    /* M7SS_QSPI_MSPI_CDRAM10    */ "",
    /* M7SS_QSPI_MSPI_CDRAM11    */ "",
    /* M7SS_QSPI_MSPI_CDRAM12    */ "",
    /* M7SS_QSPI_MSPI_CDRAM13    */ "",
    /* M7SS_QSPI_MSPI_CDRAM14    */ "",
    /* M7SS_QSPI_MSPI_CDRAM15    */ "",
    /* M7SS_QSPI_MSPI_CPTQP      */ "",
    /* M7SS_QSPI_MSPI_DISABLE_FLUSH_GEN */ "",
    /* M7SS_QSPI_MSPI_ENDQP      */ "",
    /* M7SS_QSPI_MSPI_INTERRUPT_MSPI_DONE */ "",
    /* M7SS_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE */ "",
    /* M7SS_QSPI_MSPI_MSPI_STATUS */ "",
    /* M7SS_QSPI_MSPI_NEWQP      */ "",
    /* M7SS_QSPI_MSPI_RXRAM00    */ "",
    /* M7SS_QSPI_MSPI_RXRAM01    */ "",
    /* M7SS_QSPI_MSPI_RXRAM02    */ "",
    /* M7SS_QSPI_MSPI_RXRAM03    */ "",
    /* M7SS_QSPI_MSPI_RXRAM04    */ "",
    /* M7SS_QSPI_MSPI_RXRAM05    */ "",
    /* M7SS_QSPI_MSPI_RXRAM06    */ "",
    /* M7SS_QSPI_MSPI_RXRAM07    */ "",
    /* M7SS_QSPI_MSPI_RXRAM08    */ "",
    /* M7SS_QSPI_MSPI_RXRAM09    */ "",
    /* M7SS_QSPI_MSPI_RXRAM10    */ "",
    /* M7SS_QSPI_MSPI_RXRAM11    */ "",
    /* M7SS_QSPI_MSPI_RXRAM12    */ "",
    /* M7SS_QSPI_MSPI_RXRAM13    */ "",
    /* M7SS_QSPI_MSPI_RXRAM14    */ "",
    /* M7SS_QSPI_MSPI_RXRAM15    */ "",
    /* M7SS_QSPI_MSPI_RXRAM16    */ "",
    /* M7SS_QSPI_MSPI_RXRAM17    */ "",
    /* M7SS_QSPI_MSPI_RXRAM18    */ "",
    /* M7SS_QSPI_MSPI_RXRAM19    */ "",
    /* M7SS_QSPI_MSPI_RXRAM20    */ "",
    /* M7SS_QSPI_MSPI_RXRAM21    */ "",
    /* M7SS_QSPI_MSPI_RXRAM22    */ "",
    /* M7SS_QSPI_MSPI_RXRAM23    */ "",
    /* M7SS_QSPI_MSPI_RXRAM24    */ "",
    /* M7SS_QSPI_MSPI_RXRAM25    */ "",
    /* M7SS_QSPI_MSPI_RXRAM26    */ "",
    /* M7SS_QSPI_MSPI_RXRAM27    */ "",
    /* M7SS_QSPI_MSPI_RXRAM28    */ "",
    /* M7SS_QSPI_MSPI_RXRAM29    */ "",
    /* M7SS_QSPI_MSPI_RXRAM30    */ "",
    /* M7SS_QSPI_MSPI_RXRAM31    */ "",
    /* M7SS_QSPI_MSPI_SPCR2      */ "",
    /* M7SS_QSPI_MSPI_SPCR0_LSB  */ "",
    /* M7SS_QSPI_MSPI_SPCR0_MSB  */ "",
    /* M7SS_QSPI_MSPI_SPCR1_LSB  */ "",
    /* M7SS_QSPI_MSPI_SPCR1_MSB  */ "",
    /* M7SS_QSPI_MSPI_TXRAM00    */ "",
    /* M7SS_QSPI_MSPI_TXRAM01    */ "",
    /* M7SS_QSPI_MSPI_TXRAM02    */ "",
    /* M7SS_QSPI_MSPI_TXRAM03    */ "",
    /* M7SS_QSPI_MSPI_TXRAM04    */ "",
    /* M7SS_QSPI_MSPI_TXRAM05    */ "",
    /* M7SS_QSPI_MSPI_TXRAM06    */ "",
    /* M7SS_QSPI_MSPI_TXRAM07    */ "",
    /* M7SS_QSPI_MSPI_TXRAM08    */ "",
    /* M7SS_QSPI_MSPI_TXRAM09    */ "",
    /* M7SS_QSPI_MSPI_TXRAM10    */ "",
    /* M7SS_QSPI_MSPI_TXRAM11    */ "",
    /* M7SS_QSPI_MSPI_TXRAM12    */ "",
    /* M7SS_QSPI_MSPI_TXRAM13    */ "",
    /* M7SS_QSPI_MSPI_TXRAM14    */ "",
    /* M7SS_QSPI_MSPI_TXRAM15    */ "",
    /* M7SS_QSPI_MSPI_TXRAM16    */ "",
    /* M7SS_QSPI_MSPI_TXRAM17    */ "",
    /* M7SS_QSPI_MSPI_TXRAM18    */ "",
    /* M7SS_QSPI_MSPI_TXRAM19    */ "",
    /* M7SS_QSPI_MSPI_TXRAM20    */ "",
    /* M7SS_QSPI_MSPI_TXRAM21    */ "",
    /* M7SS_QSPI_MSPI_TXRAM22    */ "",
    /* M7SS_QSPI_MSPI_TXRAM23    */ "",
    /* M7SS_QSPI_MSPI_TXRAM24    */ "",
    /* M7SS_QSPI_MSPI_TXRAM25    */ "",
    /* M7SS_QSPI_MSPI_TXRAM26    */ "",
    /* M7SS_QSPI_MSPI_TXRAM27    */ "",
    /* M7SS_QSPI_MSPI_TXRAM28    */ "",
    /* M7SS_QSPI_MSPI_TXRAM29    */ "",
    /* M7SS_QSPI_MSPI_TXRAM30    */ "",
    /* M7SS_QSPI_MSPI_TXRAM31    */ "",
    /* M7SS_QSPI_MSPI_WRITE_LOCK */ "",
    /* M7SS_QSPI_RAF_CTRL        */ "",
    /* M7SS_QSPI_RAF_CURR_ADDR   */ "",
    /* M7SS_QSPI_RAF_FULLNESS    */ "",
    /* M7SS_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED */ "",
    /* M7SS_QSPI_RAF_INTERRUPT_LR_IMPATIENT */ "",
    /* M7SS_QSPI_RAF_INTERRUPT_LR_OVERREAD */ "",
    /* M7SS_QSPI_RAF_INTERRUPT_LR_SESSION_DONE */ "",
    /* M7SS_QSPI_RAF_INTERRUPT_LR_TRUNCATED */ "",
    /* M7SS_QSPI_RAF_NUM_WORDS   */ "",
    /* M7SS_QSPI_RAF_READ_DATA   */ "",
    /* M7SS_QSPI_RAF_START_ADDR  */ "",
    /* M7SS_QSPI_RAF_STATUS      */ "",
    /* M7SS_QSPI_RAF_WATERMARK   */ "",
    /* M7SS_QSPI_RAF_WORD_CNT    */ "",
    /* M7SS_RNG_RBG_SOFT_RESET   */ "",
    /* M7SS_RNG_RNG_CTRL         */ "",
    /* M7SS_RNG_RNG_FIFO_COUNT   */ "",
    /* M7SS_RNG_RNG_FIFO_DATA    */ "",
    /* M7SS_RNG_RNG_INT_ENABLE   */ "",
    /* M7SS_RNG_RNG_INT_STATUS   */ "",
    /* M7SS_RNG_RNG_REV_ID       */ "",
    /* M7SS_RNG_RNG_SOFT_RESET   */ "",
    /* M7SS_RNG_RNG_TOTAL_BIT_COUNT */ "",
    /* M7SS_RNG_TYPE_TOTAL_BIT_COUNT_THRESHOLD */ "",
    /* M7SS_SMBUS_SMBUS_ADDRESS  */ "",
    /* M7SS_SMBUS_SMBUS_BIT_BANG_CONTROL */ "",
    /* M7SS_SMBUS_SMBUS_CONFIG   */ "",
    /* M7SS_SMBUS_SMBUS_EVENT_ENABLE */ "",
    /* M7SS_SMBUS_SMBUS_EVENT_STATUS */ "",
    /* M7SS_SMBUS_SMBUS_MASTER_COMMAND */ "",
    /* M7SS_SMBUS_SMBUS_MASTER_DATA_READ */ "",
    /* M7SS_SMBUS_SMBUS_MASTER_DATA_WRITE */ "",
    /* M7SS_SMBUS_SMBUS_MASTER_FIFO_CONTROL */ "",
    /* M7SS_SMBUS_SMBUS_SLAVE_COMMAND */ "",
    /* M7SS_SMBUS_SMBUS_SLAVE_DATA_READ */ "",
    /* M7SS_SMBUS_SMBUS_SLAVE_DATA_WRITE */ "",
    /* M7SS_SMBUS_SMBUS_SLAVE_FIFO_CONTROL */ "",
    /* M7SS_SMBUS_SMBUS_TIMING_CONFIG */ "",
    /* M7SS_SMBUS_SMBUS_TIMING_CONFIG_2 */ "",
    /* M7SS_SPI0_SSPCPSR         */ "",
    /* M7SS_SPI0_SSPCR0          */ "",
    /* M7SS_SPI0_SSPCR1          */ "",
    /* M7SS_SPI0_SSPDMACR        */ "",
    /* M7SS_SPI0_SSPDR           */ "",
    /* M7SS_SPI0_SSPICR          */ "",
    /* M7SS_SPI0_SSPIMSC         */ "",
    /* M7SS_SPI0_SSPITIP         */ "",
    /* M7SS_SPI0_SSPITOP         */ "",
    /* M7SS_SPI0_SSPMIS          */ "",
    /* M7SS_SPI0_SSPPCELLID0     */ "",
    /* M7SS_SPI0_SSPPCELLID1     */ "",
    /* M7SS_SPI0_SSPPCELLID2     */ "",
    /* M7SS_SPI0_SSPPCELLID3     */ "",
    /* M7SS_SPI0_SSPPERIPHID0    */ "",
    /* M7SS_SPI0_SSPPERIPHID1    */ "",
    /* M7SS_SPI0_SSPPERIPHID2    */ "",
    /* M7SS_SPI0_SSPPERIPHID3    */ "",
    /* M7SS_SPI0_SSPRIS          */ "",
    /* M7SS_SPI0_SSPSR           */ "",
    /* M7SS_SPI0_SSPTCR          */ "",
    /* M7SS_SPI0_SSPTDR          */ "",
    /* M7SS_TIM_TIM_TIMER1BGLOAD */ "",
    /* M7SS_TIM_TIM_TIMER1CONTROL */ "",
    /* M7SS_TIM_TIM_TIMER1INTCLR */ "",
    /* M7SS_TIM_TIM_TIMER1LOAD   */ "",
    /* M7SS_TIM_TIM_TIMER1MIS    */ "",
    /* M7SS_TIM_TIM_TIMER1RIS    */ "",
    /* M7SS_TIM_TIM_TIMER1VALUE  */ "",
    /* M7SS_TIM_TIM_TIMER2BGLOAD */ "",
    /* M7SS_TIM_TIM_TIMER2CONTROL */ "",
    /* M7SS_TIM_TIM_TIMER2INTCLR */ "",
    /* M7SS_TIM_TIM_TIMER2LOAD   */ "",
    /* M7SS_TIM_TIM_TIMER2MIS    */ "",
    /* M7SS_TIM_TIM_TIMER2RIS    */ "",
    /* M7SS_TIM_TIM_TIMER2VALUE  */ "",
    /* M7SS_TIM_TIM_TIMERITCR    */ "",
    /* M7SS_TIM_TIM_TIMERITOP    */ "",
    /* M7SS_TIM_TIM_TIMERPCELLID0 */ "",
    /* M7SS_TIM_TIM_TIMERPCELLID1 */ "",
    /* M7SS_TIM_TIM_TIMERPCELLID2 */ "",
    /* M7SS_TIM_TIM_TIMERPCELLID3 */ "",
    /* M7SS_TIM_TIM_TIMERPERIPHID0 */ "",
    /* M7SS_TIM_TIM_TIMERPERIPHID1 */ "",
    /* M7SS_TIM_TIM_TIMERPERIPHID2 */ "",
    /* M7SS_TIM_TIM_TIMERPERIPHID3 */ "",
    /* M7SS_UART_UART_CPR        */ "",
    /* M7SS_UART_UART_CTR        */ "",
    /* M7SS_UART_UART_DLH_IER    */ "",
    /* M7SS_UART_UART_DMASA      */ "",
    /* M7SS_UART_UART_FAR        */ "",
    /* M7SS_UART_UART_HTX        */ "",
    /* M7SS_UART_UART_IIR_FCR    */ "",
    /* M7SS_UART_UART_LCR        */ "",
    /* M7SS_UART_UART_LSR        */ "",
    /* M7SS_UART_UART_MCR        */ "",
    /* M7SS_UART_UART_MSR        */ "",
    /* M7SS_UART_UART_RBR_THR_DLL */ "",
    /* M7SS_UART_UART_RFL        */ "",
    /* M7SS_UART_UART_RFW        */ "",
    /* M7SS_UART_UART_SBCR       */ "",
    /* M7SS_UART_UART_SCR        */ "",
    /* M7SS_UART_UART_SDMAM      */ "",
    /* M7SS_UART_UART_SFE        */ "",
    /* M7SS_UART_UART_SRBR_STHR  */ "",
    /* M7SS_UART_UART_SRR        */ "",
    /* M7SS_UART_UART_SRT        */ "",
    /* M7SS_UART_UART_SRTS       */ "",
    /* M7SS_UART_UART_STET       */ "",
    /* M7SS_UART_UART_TFL        */ "",
    /* M7SS_UART_UART_TFR        */ "",
    /* M7SS_UART_UART_UCV        */ "",
    /* M7SS_UART_UART_USR        */ "",
    /* M7SS_WDT_WDT_WDOGCONTROL  */ "",
    /* M7SS_WDT_WDT_WDOGINTCLR   */ "",
    /* M7SS_WDT_WDT_WDOGITCR     */ "",
    /* M7SS_WDT_WDT_WDOGITOP     */ "",
    /* M7SS_WDT_WDT_WDOGLOAD     */ "",
    /* M7SS_WDT_WDT_WDOGLOCK     */ "",
    /* M7SS_WDT_WDT_WDOGMIS      */ "",
    /* M7SS_WDT_WDT_WDOGPCELLID0 */ "",
    /* M7SS_WDT_WDT_WDOGPCELLID1 */ "",
    /* M7SS_WDT_WDT_WDOGPCELLID2 */ "",
    /* M7SS_WDT_WDT_WDOGPCELLID3 */ "",
    /* M7SS_WDT_WDT_WDOGPERIPHID0 */ "",
    /* M7SS_WDT_WDT_WDOGPERIPHID1 */ "",
    /* M7SS_WDT_WDT_WDOGPERIPHID2 */ "",
    /* M7SS_WDT_WDT_WDOGPERIPHID3 */ "",
    /* M7SS_WDT_WDT_WDOGRIS      */ "",
    /* M7SS_WDT_WDT_WDOGVALUE    */ "",
    /* MIB_RXSACHANGES           */ "",
    /* MIB_RXUNICASTPKTS         */ "",
    /* MIB_RX_64                 */ "",
    /* MIB_RX_1024_1522          */ "",
    /* MIB_RX_128_255            */ "",
    /* MIB_RX_1523_2047          */ "",
    /* MIB_RX_2048_4095          */ "",
    /* MIB_RX_256_511            */ "",
    /* MIB_RX_4096_8191          */ "",
    /* MIB_RX_512_1023           */ "",
    /* MIB_RX_65_127             */ "",
    /* MIB_RX_8192_MAX           */ "",
    /* MIB_RX_ALIGN              */ "",
    /* MIB_RX_ALL_OCTETS_HI      */ "",
    /* MIB_RX_ALL_OCTETS_LO      */ "",
    /* MIB_RX_ALL_PKTS           */ "",
    /* MIB_RX_BRDCAST            */ "",
    /* MIB_RX_CNTRL              */ "",
    /* MIB_RX_CRC                */ "",
    /* MIB_RX_CRC_ALIGN          */ "",
    /* MIB_RX_DROP               */ "",
    /* MIB_RX_FRAG               */ "",
    /* MIB_RX_GD_OCTETS_HI       */ "",
    /* MIB_RX_GD_OCTETS_LO       */ "",
    /* MIB_RX_GD_PKTS            */ "",
    /* MIB_RX_JAB                */ "",
    /* MIB_RX_MULT               */ "",
    /* MIB_RX_OVR                */ "",
    /* MIB_RX_PAUS               */ "",
    /* MIB_RX_SYM                */ "",
    /* MIB_RX_UND                */ "",
    /* MIB_TXQOSQ0OCTET_HI       */ "",
    /* MIB_TXQOSQ0OCTET_LO       */ "",
    /* MIB_TXQOSQ0PKT            */ "",
    /* MIB_TXQOSQ1OCTET_HI       */ "",
    /* MIB_TXQOSQ1OCTET_LO       */ "",
    /* MIB_TXQOSQ1PKT            */ "",
    /* MIB_TXQOSQ2OCTET_HI       */ "",
    /* MIB_TXQOSQ2OCTET_LO       */ "",
    /* MIB_TXQOSQ2PKT            */ "",
    /* MIB_TXQOSQ3OCTET_HI       */ "",
    /* MIB_TXQOSQ3OCTET_LO       */ "",
    /* MIB_TXQOSQ3PKT            */ "",
    /* MIB_TXUNICASTPKT          */ "",
    /* MIB_TX_64                 */ "",
    /* MIB_TX_1024_1522          */ "",
    /* MIB_TX_128_255            */ "",
    /* MIB_TX_1523_2047          */ "",
    /* MIB_TX_1_COL              */ "",
    /* MIB_TX_2048_4095          */ "",
    /* MIB_TX_256_511            */ "",
    /* MIB_TX_4096_8191          */ "",
    /* MIB_TX_512_1023           */ "",
    /* MIB_TX_65_127             */ "",
    /* MIB_TX_8192_MAX           */ "",
    /* MIB_TX_ALL_OCTETS_HI      */ "",
    /* MIB_TX_ALL_OCTETS_LO      */ "",
    /* MIB_TX_ALL_PKTS           */ "",
    /* MIB_TX_BRDCAST            */ "",
    /* MIB_TX_COL                */ "",
    /* MIB_TX_CRS                */ "",
    /* MIB_TX_DEF                */ "",
    /* MIB_TX_EX_COL             */ "",
    /* MIB_TX_FRAG               */ "",
    /* MIB_TX_GD_OCTETS_HI       */ "",
    /* MIB_TX_GD_OCTETS_LO       */ "",
    /* MIB_TX_GD_PKTS            */ "",
    /* MIB_TX_JAB                */ "",
    /* MIB_TX_LATE               */ "",
    /* MIB_TX_MULT               */ "",
    /* MIB_TX_M_COL              */ "",
    /* MIB_TX_OVER               */ "",
    /* MIB_TX_PAUS               */ "",
    /* MIB_TX_UNDERRUN           */ "",
    /* NPA_ID                    */ "",
    /* NPA_NPA_CREDIT_CONTROL    */ "",
    /* NPA_NPA_DEF_TX_CRCERR_CONTROL */ "",
    /* NPA_NPA_DEF_TX_CRC_MODE_CONTROL */ "",
    /* NPA_NPA_EEE_CONTROL       */ "",
    /* NPA_NPA_ENABLE_UNIMAC_CREDIT_LOAD */ "",
    /* NPA_NPA_ENG_EEE_CONTROL   */ "",
    /* NPA_NPA_ENG_EEE_STATUS    */ "",
    /* NPA_NPA_ENG_PFC_COS_CONTROL */ "",
    /* NPA_NPA_ING_EEE_STATUS    */ "",
    /* NPA_NPA_ING_FIFO_OVF_INT_EN */ "",
    /* NPA_NPA_ING_FIFO_OVF_INT_STS */ "",
    /* NPA_NPA_ING_PFC_COS_CONTROL */ "",
    /* NPA_NPA_ING_TLV_LAST_CONTROL */ "",
    /* NPA_NPA_LNK_CHG_INT_EN    */ "",
    /* NPA_NPA_LNK_CHG_INT_STS   */ "",
    /* NPA_NPA_LOOPBACK_CONTROL  */ "",
    /* NPA_NPA_MAC_RX_ERROR_INT_EN */ "",
    /* NPA_NPA_MAC_RX_ERROR_INT_STS */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P0 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P1 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P2 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P3 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P4 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P5 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P6 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P7 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P8 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P9 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P10 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P11 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P12 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P13 */ "",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P14 */ "",
    /* NPA_NPA_PFC_CONTROL       */ "",
    /* NPA_NPA_PORT_CONTROL      */ "",
    /* NPA_NPA_PORT_PRIORITY_CONTORL0 */ "",
    /* NPA_NPA_PORT_PRIORITY_CONTORL1 */ "",
    /* NPA_NPA_RUNT_CONTROL      */ "",
    /* NPA_NPA_RX_EEE_INT_EN     */ "",
    /* NPA_NPA_RX_EEE_INT_STS    */ "",
    /* NPA_NPA_RX_LINK_STATUS    */ "",
    /* NPA_NPA_TLV_CONTROL       */ "",
    /* NPA_NPA_TS_MACC_TLV_CONTROL */ "",
    /* NPA_NPA_TX_THRESHOLD_CONTROL */ "",
    /* NPA_PD                    */ "",
    /* PBUSBRIDGE_APB2PBUS_CTRL  */ "",
    /* PBUSBRIDGE_APB2PBUS_RADDR */ "",
    /* PBUSBRIDGE_APB2PBUS_RCTRL */ "",
    /* PBUSBRIDGE_APB2PBUS_RDATA */ "",
    /* PBUSBRIDGE_APB2PBUS_RD_GO */ "",
    /* PBUSBRIDGE_APB2PBUS_RD_WR_STATUS */ "",
    /* PBUSBRIDGE_APB2PBUS_RD_WR_STATUS_MASK */ "",
    /* PBUSBRIDGE_APB2PBUS_WADDR */ "",
    /* PBUSBRIDGE_APB2PBUS_WCTRL */ "",
    /* PBUSBRIDGE_APB2PBUS_WDATA */ "",
    /* PBUSBRIDGE_APB2PBUS_WR_GO */ "",
    /* R64                       */ "MAC_GRx64",
    /* R127                      */ "MAC_GRx127",
    /* R255                      */ "MAC_GRx255",
    /* R511                      */ "MAC_GRx511",
    /* R1023                     */ "MAC_GRx1023",
    /* R1518                     */ "MAC_GRx1518",
    /* R2047                     */ "MAC_GRx2047",
    /* R4095                     */ "MAC_GRx4095",
    /* R9216                     */ "MAC_GRx9216",
    /* R16383                    */ "MAC_GRx16383",
    /* RALN                      */ "MAC_GRxALN",
    /* RBCA                      */ "MAC_GRxBCA",
    /* RBYT                      */ "MAC_GRxByt",
    /* RDVLN                     */ "MAC_GRxDVLN",
    /* RERPKT                    */ "MAC_GRxFrErr",
    /* RFCR                      */ "MAC_GRxFCR",
    /* RFCS                      */ "MAC_GRxFCS",
    /* RFLR                      */ "MAC_GRxFLR",
    /* RFRG                      */ "MAC_GRxFRG",
    /* RJBR                      */ "MAC_GRxJBR",
    /* RMCA                      */ "MAC_GRxMCA",
    /* RMCRC                     */ "MAC_GRxMCRC",
    /* RMGV                      */ "MAC_GRx1522",
    /* RMTUE                     */ "MAC_GRxMTUE",
    /* ROVR                      */ "MAC_GRxOVR",
    /* RPFC0                     */ "MAC_GRxPFCP0",
    /* RPFC1                     */ "MAC_GRxPFCP1",
    /* RPFC2                     */ "MAC_GRxPFCP2",
    /* RPFC3                     */ "MAC_GRxPFCP3",
    /* RPFC4                     */ "MAC_GRxPFCP4",
    /* RPFC5                     */ "MAC_GRxPFCP5",
    /* RPFC6                     */ "MAC_GRxPFCP6",
    /* RPFC7                     */ "MAC_GRxPFCP7",
    /* RPFCOFF0                  */ "MAC_GRxPFCOFF0",
    /* RPFCOFF1                  */ "MAC_GRxPFCOFF1",
    /* RPFCOFF2                  */ "MAC_GRxPFCOFF2",
    /* RPFCOFF3                  */ "MAC_GRxPFCOFF3",
    /* RPFCOFF4                  */ "MAC_GRxPFCOFF4",
    /* RPFCOFF5                  */ "MAC_GRxPFCOFF5",
    /* RPFCOFF6                  */ "MAC_GRxPFCOFF6",
    /* RPFCOFF7                  */ "MAC_GRxPFCOFF7",
    /* RPKT                      */ "MAC_GRxPkt",
    /* RPOK                      */ "MAC_GRxPOK",
    /* RPRM                      */ "MAC_GRxPRM",
    /* RRBYT                     */ "MAC_GRxRByt",
    /* RRPKT                     */ "MAC_GRxRPkt",
    /* RSCHCRC                   */ "MAC_GRxSCHCRC",
    /* RTRFU                     */ "MAC_GRxTRFU",
    /* RUCA                      */ "MAC_GRxUCA",
    /* RUND                      */ "MAC_GRxUND",
    /* RVLN                      */ "MAC_GRxVLN",
    /* RXCF                      */ "MAC_GRxCF",
    /* RXPF                      */ "MAC_GRxPF",
    /* RXPP                      */ "MAC_GRxPP",
    /* RXUDA                     */ "MAC_GRxUDA",
    /* RXUO                      */ "MAC_GRxUO",
    /* RXWSA                     */ "MAC_GRxWSA",
    /* RX_EEE_LPI_DURATION_COUNTER */ "",
    /* RX_EEE_LPI_EVENT_COUNTER  */ "",
    /* RX_HCFC_COUNTER           */ "",
    /* RX_HCFC_CRC_COUNTER       */ "",
    /* RX_LLFC_CRC_COUNTER       */ "",
    /* RX_LLFC_LOG_COUNTER       */ "",
    /* RX_LLFC_PHY_COUNTER       */ "",
    /* STAT_DEBUG                */ "",
    /* STAT_MAC_CONTROL          */ "",
    /* STAT_MAC_STATUS           */ "",
    /* STAT_MIB_EN               */ "",
    /* STAT_MIB_INTE             */ "",
    /* STAT_MIB_INTS             */ "",
    /* STAT_MIB_RESET            */ "",
    /* STAT_R_GPORT_RSV          */ "",
    /* STAT_R_GPORT_STAT_UPDATE  */ "",
    /* T64                       */ "MAC_GTx64",
    /* T127                      */ "MAC_GTx127",
    /* T255                      */ "MAC_GTx255",
    /* T511                      */ "MAC_GTx511",
    /* T1023                     */ "MAC_GTx1023",
    /* T1518                     */ "MAC_GTx1518",
    /* T2047                     */ "MAC_GTx2047",
    /* T4095                     */ "MAC_GTx4095",
    /* T9216                     */ "MAC_GTx9216",
    /* T16383                    */ "MAC_GTx16383",
    /* TBCA                      */ "MAC_GTxBCA",
    /* TBYT                      */ "MAC_GTxBYT",
    /* TDFR                      */ "MAC_GTxDFR",
    /* TDVLN                     */ "MAC_GTxDVLN",
    /* TEDF                      */ "MAC_GTxEDF",
    /* TERR                      */ "MAC_GTxErr",
    /* TFCS                      */ "MAC_GTxFCS",
    /* TFRG                      */ "MAC_GTxFRG",
    /* TJBR                      */ "MAC_GTxJBR",
    /* TLCL                      */ "MAC_GTxLCL",
    /* TMCA                      */ "MAC_GTxMCA",
    /* TMCL                      */ "MAC_GTxMCL",
    /* TMGV                      */ "MAC_GTx1522",
    /* TNCL                      */ "MAC_GTxNCL",
    /* TOVR                      */ "MAC_GTxOVR",
    /* TPFC0                     */ "MAC_GTxPFCP0",
    /* TPFC1                     */ "MAC_GTxPFCP1",
    /* TPFC2                     */ "MAC_GTxPFCP2",
    /* TPFC3                     */ "MAC_GTxPFCP3",
    /* TPFC4                     */ "MAC_GTxPFCP4",
    /* TPFC5                     */ "MAC_GTxPFCP5",
    /* TPFC6                     */ "MAC_GTxPFCP6",
    /* TPFC7                     */ "MAC_GTxPFCP7",
    /* TPKT                      */ "MAC_GTxPkt",
    /* TPOK                      */ "MAC_GTxPOK",
    /* TRPKT                     */ "MAC_GTxRPKT",
    /* TSCL                      */ "MAC_GTxSCL",
    /* TUCA                      */ "MAC_GTxUCA",
    /* TUFL                      */ "MAC_GTxUFL",
    /* TVLN                      */ "MAC_GTxVLN",
    /* TXCF                      */ "MAC_GTxCF",
    /* TXCL                      */ "MAC_GTxXCL",
    /* TXPF                      */ "MAC_GTxPF",
    /* TXPP                      */ "MAC_GTxPP",
    /* TX_EEE_LPI_DURATION_COUNTER */ "",
    /* TX_EEE_LPI_EVENT_COUNTER  */ "",
    /* TX_HCFC_COUNTER           */ "",
    /* TX_LLFC_LOG_COUNTER       */ "",
    /* UMAC_COMMAND_CONFIG       */ "",
    /* UMAC_FLUSH_CONTROL        */ "",
    /* UMAC_FRM_LENGTH           */ "",
    /* UMAC_GMII_EEE_DELAY_ENTRY_TIMER */ "",
    /* UMAC_GMII_EEE_WAKE_TIMER  */ "",
    /* UMAC_IPG_HD_BKP_CNTL      */ "",
    /* UMAC_MACSEC_CNTRL         */ "",
    /* UMAC_MACSEC_PROG_TX_CRC   */ "",
    /* UMAC_MAC_0                */ "",
    /* UMAC_MAC_1                */ "",
    /* UMAC_MAC_MODE             */ "",
    /* UMAC_MAC_PFC_CTRL         */ "",
    /* UMAC_MAC_PFC_DA_0         */ "",
    /* UMAC_MAC_PFC_DA_1         */ "",
    /* UMAC_MAC_PFC_OPCODE       */ "",
    /* UMAC_MAC_PFC_REFRESH_CTRL */ "",
    /* UMAC_MAC_PFC_TYPE         */ "",
    /* UMAC_MII_EEE_DELAY_ENTRY_TIMER */ "",
    /* UMAC_MII_EEE_WAKE_TIMER   */ "",
    /* UMAC_PAUSE_CONTROL        */ "",
    /* UMAC_PAUSE_QUANT          */ "",
    /* UMAC_PFC_XOFF_TIMER       */ "",
    /* UMAC_RXFIFO_STAT          */ "",
    /* UMAC_RX_PAUSE_QUANTA_SCALE */ "",
    /* UMAC_SFD_OFFSET           */ "",
    /* UMAC_TAG_0                */ "",
    /* UMAC_TAG_1                */ "",
    /* UMAC_TS_STATUS_CNTRL      */ "",
    /* UMAC_TXFIFO_STAT          */ "",
    /* UMAC_TX_IPG_LENGTH        */ "",
    /* UMAC_TX_PREAMBLE          */ "",
    /* UMAC_TX_TS_DATA           */ "",
    /* UMAC_TX_TS_SEQ_ID         */ "",
    /* UMAC_UMAC_EEE_CTRL        */ "",
    /* UMAC_UMAC_EEE_REF_COUNT   */ "",
    /* UMAC_UMAC_REV_ID          */ "",
    /* UMAC_UMAC_RX_PKT_DROP_STATUS */ "",
    /* UMAC_UMAC_SYMMETRIC_IDLE_THRESHOLD */ "",
    /* UMAC_UMAC_TIMESTAMP_ADJUST */ "",
    /* XLMAC_CLEAR_ECC_STATUS    */ "",
    /* XLMAC_CLEAR_FIFO_STATUS   */ "",
    /* XLMAC_CLEAR_RX_LSS_STATUS */ "",
    /* XLMAC_CTRL                */ "",
    /* XLMAC_E2ECC_DATA_HDR_0    */ "",
    /* XLMAC_E2ECC_DATA_HDR_1    */ "",
    /* XLMAC_E2ECC_MODULE_HDR_0  */ "",
    /* XLMAC_E2ECC_MODULE_HDR_1  */ "",
    /* XLMAC_E2EFC_DATA_HDR_0    */ "",
    /* XLMAC_E2EFC_DATA_HDR_1    */ "",
    /* XLMAC_E2EFC_MODULE_HDR_0  */ "",
    /* XLMAC_E2EFC_MODULE_HDR_1  */ "",
    /* XLMAC_E2E_CTRL            */ "",
    /* XLMAC_ECC_CTRL            */ "",
    /* XLMAC_ECC_FORCE_DOUBLE_BIT_ERR */ "",
    /* XLMAC_ECC_FORCE_SINGLE_BIT_ERR */ "",
    /* XLMAC_EEE_1_SEC_LINK_STATUS_TIMER */ "",
    /* XLMAC_EEE_CTRL            */ "",
    /* XLMAC_EEE_TIMERS          */ "",
    /* XLMAC_FIFO_STATUS         */ "",
    /* XLMAC_GMII_EEE_CTRL       */ "",
    /* XLMAC_HIGIG_HDR_0         */ "",
    /* XLMAC_HIGIG_HDR_1         */ "",
    /* XLMAC_INTR_ENABLE         */ "",
    /* XLMAC_INTR_STATUS         */ "",
    /* XLMAC_LAG_FAILOVER_STATUS */ "",
    /* XLMAC_LLFC_CTRL           */ "",
    /* XLMAC_MEM_CTRL            */ "",
    /* XLMAC_MODE                */ "",
    /* XLMAC_PAUSE_CTRL          */ "",
    /* XLMAC_PFC_CTRL            */ "",
    /* XLMAC_PFC_DA              */ "",
    /* XLMAC_PFC_OPCODE          */ "",
    /* XLMAC_PFC_TYPE            */ "",
    /* XLMAC_RX_CDC_ECC_STATUS   */ "",
    /* XLMAC_RX_CTRL             */ "",
    /* XLMAC_RX_LLFC_MSG_FIELDS  */ "",
    /* XLMAC_RX_LSS_CTRL         */ "",
    /* XLMAC_RX_LSS_STATUS       */ "",
    /* XLMAC_RX_MAC_SA           */ "",
    /* XLMAC_RX_MAX_SIZE         */ "",
    /* XLMAC_RX_VLAN_TAG         */ "",
    /* XLMAC_SPARE0              */ "",
    /* XLMAC_SPARE1              */ "",
    /* XLMAC_TIMESTAMP_ADJUST    */ "",
    /* XLMAC_TIMESTAMP_BYTE_ADJUST */ "",
    /* XLMAC_TXFIFO_CELL_CNT     */ "",
    /* XLMAC_TXFIFO_CELL_REQ_CNT */ "",
    /* XLMAC_TX_CDC_ECC_STATUS   */ "",
    /* XLMAC_TX_CRC_CORRUPT_CTRL */ "",
    /* XLMAC_TX_CTRL             */ "",
    /* XLMAC_TX_LLFC_MSG_FIELDS  */ "",
    /* XLMAC_TX_MAC_SA           */ "",
    /* XLMAC_TX_TIMESTAMP_FIFO_DATA */ "",
    /* XLMAC_TX_TIMESTAMP_FIFO_STATUS */ "",
    /* XLMAC_VERSION_ID          */ "",
    /* XLPORT_CNTMAXSIZE         */ "",
    /* XLPORT_CONFIG             */ "",
    /* XLPORT_ECC_CONTROL        */ "",
    /* XLPORT_EEE_CLOCK_GATE     */ "",
    /* XLPORT_EEE_CORE0_CLOCK_GATE_COUNTER */ "",
    /* XLPORT_EEE_COUNTER_MODE   */ "",
    /* XLPORT_EEE_DURATION_TIMER_PULSE */ "",
    /* XLPORT_ENABLE_REG         */ "",
    /* XLPORT_FAULT_LINK_STATUS  */ "",
    /* XLPORT_FLOW_CONTROL_CONFIG */ "",
    /* XLPORT_FORCE_DOUBLE_BIT_ERROR */ "",
    /* XLPORT_FORCE_SINGLE_BIT_ERROR */ "",
    /* XLPORT_INTR_ENABLE        */ "",
    /* XLPORT_INTR_STATUS        */ "",
    /* XLPORT_LAG_FAILOVER_CONFIG */ "",
    /* XLPORT_LED_CHAIN_CONFIG   */ "",
    /* XLPORT_LINKSTATUS_DOWN    */ "",
    /* XLPORT_LINKSTATUS_DOWN_CLEAR */ "",
    /* XLPORT_MAC_CONTROL        */ "",
    /* XLPORT_MAC_RSV_MASK       */ "",
    /* XLPORT_MIB_RESET          */ "",
    /* XLPORT_MIB_RSC0_ECC_STATUS */ "",
    /* XLPORT_MIB_RSC1_ECC_STATUS */ "",
    /* XLPORT_MIB_RSC_RAM_CONTROL */ "",
    /* XLPORT_MIB_TSC0_ECC_STATUS */ "",
    /* XLPORT_MIB_TSC1_ECC_STATUS */ "",
    /* XLPORT_MIB_TSC_RAM_CONTROL */ "",
    /* XLPORT_MODE_REG           */ "",
    /* XLPORT_POWER_SAVE         */ "",
    /* XLPORT_SBUS_CONTROL       */ "",
    /* XLPORT_SGNDET_EARLYCRS    */ "",
    /* XLPORT_SOFT_RESET         */ "",
    /* XLPORT_SPARE0_REG         */ "",
    /* XLPORT_SW_FLOW_CONTROL    */ "",
    /* XLPORT_TSC_PLL_LOCK_STATUS */ "",
    /* XLPORT_TS_TIMER_31_0_REG  */ "",
    /* XLPORT_TS_TIMER_47_32_REG */ "",
    /* XLPORT_WC_UCMEM_CTRL      */ "",
    /* XLPORT_XGXS0_CTRL_REG     */ "",
    /* XLPORT_XGXS0_LN0_STATUS0_REG */ "",
    /* XLPORT_XGXS0_LN1_STATUS0_REG */ "",
    /* XLPORT_XGXS0_LN2_STATUS0_REG */ "",
    /* XLPORT_XGXS0_LN3_STATUS0_REG */ "",
    /* XLPORT_XGXS_COUNTER_MODE  */ "",
    /* XTHOL                     */ "XTHOL",
    "" /* Extra null entry for compiler */
}; /* soc_robo2_reg_alias array */
#endif /* !defined(SOC_NO_ALIAS) */

#if !defined(SOC_NO_DESC)
__attribute__((section("rdb.regdesc")))
char *soc_robo2_reg_desc[] = {
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_AXI_CONTROL */ "BURST_EN_ADDR_LIMIT_1K: 'Burst Length Address Limit to 1K address boundary'\n'By default the AXI burst length will be such that it will not cross the 4K address boundary'\n'When this bit is set it behaves such that the burst length will not cross 1K address boundary'\nBURST_EN_ADDR_LIMIT_512: 'Burst Length Address Limit to 512 address boundary'\n'By default the AXI burst length will be such that it will not cross the 4K address boundary.'\n'When this bit is set it behaves such that the burst length will not cross 512 address boundary'\nBURST_EN_ADDR_LIMIT_256: 'Burst Length Address Limit to 256 address boundary'\n'By default the AXI burst length will be such that it will not cross the 4K address boundary. '\n'When this bit is set it behaves such that the burst length will not cross 256 address boundary'\nBURST_EN_ADDR_LIMIT_128: 'Burst Length Address Limit to 128 address boundary'\n'By default the AXI burst length will be such that it will not cross the 4K address boundary. '\n'When this bit is set it behaves such that the burst length will not cross 128 address boundary'\nBURST_EN_ADDR_LIMIT_64: 'Burst Length Address Limit to 64 address boundary'\n'By default the AXI burst length will be such that it will not cross the 4K address boundary. '\n'When this bit is set it behaves such that the burst length will not cross 64 address boundary'\nBURST_EN_ADDR_LIMIT_32: 'Burst Length Address Limit to 32 address boundary'\n'By default the AXI burst length will be such that it will not cross the 4K address boundary'\n'When this bit is set it behaves such that the burst length will not cross 32 address boundary'\nMAX_AXI_REQ: 'MAX_AXI_REQ'\n'Maximum AXI Outstanding Requests'\n'Controls the maximum outstanding requests on the AXI'\n'0-1, 1-2, 2-3 and so on 15-16 maximum outstanding requests'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_CONTROL */ "TX_DMA_EN: 'Transmit (AXI to HISI path) DMA Enable.'\n'The TX DMA (AXI to HISI path) will get enabled only when this bit is set. '\n'When this bit is cleared by the software then the DMA will go the STOP state only when '\n'the current packet transfer is successfully completed.'\n'This bit will be automatically cleared by the Hardware when the AXI Bus Error is detected and '\n'current packet transfer is terminated with Error status send over HISI'\nRX_DMA_EN: 'Receive (HESI to AXI path) DMA Enable.'\n'The RX DMA (HESI to AXI) will get enabled only when this bit is set.'\n'When this bit is cleared by the software then the DMA will go the STOP state (inactive state) only when '\n'the current packet transfer is successfully completed.'\n'This bit will be automatically cleared by the Hardware when the AXI Bus Error is detected and '\n'current packet transfer is terminated and Error status written over descriptor'\nTX_RESET: '(AXI to HISI path reset)'\n'When this bit set then the current packet transfer is terminated with Error status send over HISI and'\n'this bit will cleared by hardware automatically. The AXI read transfers will be terminated gracefully'\nRX_RESET: '(HESI to AXI path reset)'\n'When this bit set then the current packet transfer is terminated and Error status written over descriptor.'\n'The write transfers on the AXI will be terminated gracefully'\nLITTLE_ENDIAN_EN: 'Enables the little endian mode'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_STS */ "TX_DMA_STATE: 'The state of the Tx DMA (AXI To HISI path)'\n'0- DMA is stopped. '\n'Processor has to program HPA DMA Control to enable packet transfer'\n'1- WAIT For Descriptor.'\n'Hardware is waiting for the processor to create the descriptor'\n'2- AXI_REQ'\n'Hardware is issuing the AXI Request'\n'3- AXI DATA TRANSFER'\n'Hardware is reading the data from system memory'\n'4- AXI_RESP'\n'Hardware is waiting for the Response from the AXI'\n'5- AXI_ERR_RECOVERY'\n'Hardware is recovering from the Error state'\n'6- CLOSE DESCRIPTOR'\n'Hardware is closing the descriptor and hand-over the descriptor back to processor'\n'7- INCREMENT_DESC_PTR'\n'Increments the Descriptor pointer '\nRX_DMA_STATE: 'The state of the Rx DMA (HESI to AXI )'\n'0- DMA is stopped. '\n'Processor has to program HPA DMA Control to enable packet transfer'\n'1- WAIT For Descriptor.'\n'Hardware is waiting for the processor to create the descriptor'\n'2- AXI_REQ'\n'Hardware is issuing the AXI Request'\n'3- AXI DATA TRANSFER'\n'Hardware is writing the data to system memory'\n'4- AXI_RESP'\n'Hardware is waiting for the Response from the AXI'\n'5- AXI_ERR_RECOVERY'\n'Hardware is recovering from the Error state'\n'6- CLOSE DESCRIPTOR'\n'Hardware is closing the descriptor and hand-over the descriptor back to processor'\n'7- INCREMENT_DESC_PTR'\n'Increments the Descriptor pointer '\nTX_DESC_CNT: 'Status indicating the Number of descriptor available to Tx DMA hardware (AXI to HISI path)'\nRX_DESC_CNT: 'Status indicating the Number of descriptor available to Rx DMA hardware (HESI to AXI path)'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_HESI_CREDIT_LIMIT */ "HESI_CREDIT_LIMIT: 'HESI_CREDIT LIMIT'\n'Credit Limit on the HESI'\n'This control will limit the maximum credit that can be given to CB on the HESI Interface.'\n'This is for debug purpose only. By default this is 16 corresponds'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_INT_EN */ "TX_IOC_EN: 'TX Interrupt Enable'\n'Interrupt Enable for TX_IOC status in HPA Interrupt Status Register'\nTX_DESC_UAVL_EN: 'Tx Descriptor Unavailable Enable'\n'Interrupt Enable for TX_DESC_UAVL status in HPA Interrupt Status Register'\nTX_AXI_BUS_ERR_EN: 'Transmit AXI Bus Error Interrupt Enable\n'Interrupt Enable for TX_AXI_BUS_ERR status in HPA Interrupt Status Register'\nRX_IOC: 'Rx Interrupt Enable'\n'Interrupt Enable for RX_IOC status in HPA Interrupt Status Register'\nRX_DESC_UAVL_EN: 'Rx Descriptor Unavailable Interrupt Enable'\n'Interrupt Enable for RX_DESC_UAVL status in HPA Interrupt Status Register'\nRX_AXI_BUS_ERR_EN: 'Transmit AXI Bus Error Interrupt Enable'\n'Interrupt Enable for RX_AXI_BUS_ERR status in HPA Interrupt Status Register'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_INT_STS */ "TX_IOC: 'TX Interrupt'\n'This status bit is set when the Tx descriptor is processed by the HPA with the IOC bit being set'\nTX_DESC_UAVL: 'Tx Descriptor Unavailable'\n'This status bit is set when the when the HPA process all the descriptors prepared by the processor and the next descriptor is owned by the processor (OWN = 0)'\nTX_AXI_BUS_ERR: 'Transmit AXI Bus Error\n'This status bit is set when the Transmit (AXI Read) path of the AXI detected the Bus Error'\nRX_IOC: 'Rx Interrupt'\n'This status bit is set when the Rx descriptor is processed by the HPA with EOP =1 with the IOC bit being set in anywhere b/w SOP=1 and EOP=1'\nRX_DESC_UAVL: 'Rx Descriptor Unavailable'\n'This status bit is set when the when the HPA process all the descriptors prepared by the processor and the next descriptor is owned by the processor (OWN = 0)'\nRX_AXI_BUS_ERR: 'Receive AXI Bus Error'\n'This status bit is set when the Receive (AXI Write) path of the AXI detected the Bus Error'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_MAX_BURST_LEN */ "PBL: 'Programmable burst length'\n'0-1 beat 1- 2 beat 2- 3 beat and so on and 15- 16 beats'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_RX_CPU_CUR_DESC_PTR */ "RX_CPU_DESC_PTR: 'Current Receive Descriptor pointed by the CPU'\n'[2:0] : The actual descriptor pointer'\n'[3] : The Toggles for every wrap around'\n'There are 8-descriptors. This count is incremented such that'\n'Next PTR = (Cur PTR + Num of Descriptor Created) % 16'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_RX_DESC_SIZE */ "RX_DESC_SIZE: 'Rx Descriptor Size in terms of 256 bytes'\n'0- 256 bytes 1- 512 bytes 2- 768 bytes and so on and 15- 4096 bytes'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_RX_HPA_CUR_DESC_PTR */ "RX_HPA_DESC_PTR: 'Current Receive Descriptor pointed by the HPA'\n'[2:0] : The actual descriptor pointer'\n'[3] : The Toggles for every wrap around'\n'There are 8-descriptors. This count is incremented such that'\n'Next PTR = (Cur PTR + Num of Descriptor Created) % 16'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_TX_CPU_CUR_DESC_PTR */ "TX_CPU_DESC_PTR: 'Current Transmit Descriptor pointed by the CPU'\n'[2:0] : The actual descriptor pointer'\n'[3] : The Toggles for every wrap around'\n'There are 8-descriptors. This count is incremented such that '\n'Next PTR = (Cur PTR + Num of Descriptor Created) % 16'",
    /* AVR_HPA_BLOCK_CTRL_STS_HPA_TX_HPA_CUR_DESC_PTR */ "TX_HPA_DESC_PTR: 'Current Transmit Descriptor pointed by the HPA'\n'[2:0] : The actual descriptor pointer'\n'[3] : The Toggles for every wrap around'\n'There are 8-descriptors. This count is incremented such that '\n'Next PTR = (Cur PTR + Num of Descriptor Created) % 16'",
    /* AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 by the HPA (processor owns it). PKT SIZE, SOP, EOP, ERR bits are set by the HPA and valid only when the OWN bit = 0. PKT_SIZE filed is valid only when the EOP = 1 which indicates the packet size. Rest of all other bits will be set by the processor and valid only when ONW bit = 1'",
    /* AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_31_0 */ "RX_PKT_SIZE: 'Set by the HPA and valid only when EOP=1. This indicates the number of bytes in packet. Valid when OWN=0'\nSOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data. Valid when OWN=0'\nEOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data. Valid when OWN=0'\nERR: 'The packet is Errored packet. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nAXI_ERR: 'The packet is Errored packet due to AXI BUs Error. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Receive Descriptor'",
    /* AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 by the HPA (processor owns it). PKT SIZE, SOP, EOP, ERR bits are set by the HPA and valid only when the OWN bit = 0. PKT_SIZE filed is valid only when the EOP = 1 which indicates the packet size. Rest of all other bits will be set by the processor and valid only when ONW bit = 1'",
    /* AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_31_0 */ "RX_PKT_SIZE: 'Set by the HPA and valid only when EOP=1. This indicates the number of bytes in packet. Valid when OWN=0'\nSOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data. Valid when OWN=0'\nEOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data. Valid when OWN=0'\nERR: 'The packet is Errored packet. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nAXI_ERR: 'The packet is Errored packet due to AXI BUs Error. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Receive Descriptor'",
    /* AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 by the HPA (processor owns it). PKT SIZE, SOP, EOP, ERR bits are set by the HPA and valid only when the OWN bit = 0. PKT_SIZE filed is valid only when the EOP = 1 which indicates the packet size. Rest of all other bits will be set by the processor and valid only when ONW bit = 1'",
    /* AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_31_0 */ "RX_PKT_SIZE: 'Set by the HPA and valid only when EOP=1. This indicates the number of bytes in packet. Valid when OWN=0'\nSOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data. Valid when OWN=0'\nEOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data. Valid when OWN=0'\nERR: 'The packet is Errored packet. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nAXI_ERR: 'The packet is Errored packet due to AXI BUs Error. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Receive Descriptor'",
    /* AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 by the HPA (processor owns it). PKT SIZE, SOP, EOP, ERR bits are set by the HPA and valid only when the OWN bit = 0. PKT_SIZE filed is valid only when the EOP = 1 which indicates the packet size. Rest of all other bits will be set by the processor and valid only when ONW bit = 1'",
    /* AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_31_0 */ "RX_PKT_SIZE: 'Set by the HPA and valid only when EOP=1. This indicates the number of bytes in packet. Valid when OWN=0'\nSOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data. Valid when OWN=0'\nEOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data. Valid when OWN=0'\nERR: 'The packet is Errored packet. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nAXI_ERR: 'The packet is Errored packet due to AXI BUs Error. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Receive Descriptor'",
    /* AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 by the HPA (processor owns it). PKT SIZE, SOP, EOP, ERR bits are set by the HPA and valid only when the OWN bit = 0. PKT_SIZE filed is valid only when the EOP = 1 which indicates the packet size. Rest of all other bits will be set by the processor and valid only when ONW bit = 1'",
    /* AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_31_0 */ "RX_PKT_SIZE: 'Set by the HPA and valid only when EOP=1. This indicates the number of bytes in packet. Valid when OWN=0'\nSOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data. Valid when OWN=0'\nEOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data. Valid when OWN=0'\nERR: 'The packet is Errored packet. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nAXI_ERR: 'The packet is Errored packet due to AXI BUs Error. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Receive Descriptor'",
    /* AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 by the HPA (processor owns it). PKT SIZE, SOP, EOP, ERR bits are set by the HPA and valid only when the OWN bit = 0. PKT_SIZE filed is valid only when the EOP = 1 which indicates the packet size. Rest of all other bits will be set by the processor and valid only when ONW bit = 1'",
    /* AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_31_0 */ "RX_PKT_SIZE: 'Set by the HPA and valid only when EOP=1. This indicates the number of bytes in packet. Valid when OWN=0'\nSOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data. Valid when OWN=0'\nEOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data. Valid when OWN=0'\nERR: 'The packet is Errored packet. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nAXI_ERR: 'The packet is Errored packet due to AXI BUs Error. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Receive Descriptor'",
    /* AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 by the HPA (processor owns it). PKT SIZE, SOP, EOP, ERR bits are set by the HPA and valid only when the OWN bit = 0. PKT_SIZE filed is valid only when the EOP = 1 which indicates the packet size. Rest of all other bits will be set by the processor and valid only when ONW bit = 1'",
    /* AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_31_0 */ "RX_PKT_SIZE: 'Set by the HPA and valid only when EOP=1. This indicates the number of bytes in packet. Valid when OWN=0'\nSOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data. Valid when OWN=0'\nEOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data. Valid when OWN=0'\nERR: 'The packet is Errored packet. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nAXI_ERR: 'The packet is Errored packet due to AXI BUs Error. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Receive Descriptor'",
    /* AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 by the HPA (processor owns it). PKT SIZE, SOP, EOP, ERR bits are set by the HPA and valid only when the OWN bit = 0. PKT_SIZE filed is valid only when the EOP = 1 which indicates the packet size. Rest of all other bits will be set by the processor and valid only when ONW bit = 1'",
    /* AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_31_0 */ "RX_PKT_SIZE: 'Set by the HPA and valid only when EOP=1. This indicates the number of bytes in packet. Valid when OWN=0'\nSOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data. Valid when OWN=0'\nEOP: 'This bit is set by the HPA to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data. Valid when OWN=0'\nERR: 'The packet is Errored packet. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nAXI_ERR: 'The packet is Errored packet due to AXI BUs Error. This bit is set by the HPA along with EOP to tag the packet to be error packet. Valid when OWN=0'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Receive Descriptor'",
    /* AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 (processor owns it). All other fields are set by the processor and valid when OWN = 1'",
    /* AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_31_0 */ "TX_NUM_BYTES: 'Set by the processor. Indicates the number of bytes to be transferred '\nSOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data'\nEOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data'\nERR: 'The packet is Errored packet. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nAXI_ERR: 'The packet is Errored packet due to bus Error. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Transmit Descriptor'",
    /* AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 (processor owns it). All other fields are set by the processor and valid when OWN = 1'",
    /* AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_31_0 */ "TX_NUM_BYTES: 'Set by the processor. Indicates the number of bytes to be transferred '\nSOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data'\nEOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data'\nERR: 'The packet is Errored packet. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nAXI_ERR: 'The packet is Errored packet due to bus Error. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Transmit Descriptor'",
    /* AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 (processor owns it). All other fields are set by the processor and valid when OWN = 1'",
    /* AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_31_0 */ "TX_NUM_BYTES: 'Set by the processor. Indicates the number of bytes to be transferred '\nSOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data'\nEOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data'\nERR: 'The packet is Errored packet. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nAXI_ERR: 'The packet is Errored packet due to bus Error. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Transmit Descriptor'",
    /* AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 (processor owns it). All other fields are set by the processor and valid when OWN = 1'",
    /* AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_31_0 */ "TX_NUM_BYTES: 'Set by the processor. Indicates the number of bytes to be transferred '\nSOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data'\nEOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data'\nERR: 'The packet is Errored packet. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nAXI_ERR: 'The packet is Errored packet due to bus Error. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Transmit Descriptor'",
    /* AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 (processor owns it). All other fields are set by the processor and valid when OWN = 1'",
    /* AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_31_0 */ "TX_NUM_BYTES: 'Set by the processor. Indicates the number of bytes to be transferred '\nSOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data'\nEOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data'\nERR: 'The packet is Errored packet. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nAXI_ERR: 'The packet is Errored packet due to bus Error. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Transmit Descriptor'",
    /* AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 (processor owns it). All other fields are set by the processor and valid when OWN = 1'",
    /* AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_31_0 */ "TX_NUM_BYTES: 'Set by the processor. Indicates the number of bytes to be transferred '\nSOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data'\nEOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data'\nERR: 'The packet is Errored packet. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nAXI_ERR: 'The packet is Errored packet due to bus Error. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Transmit Descriptor'",
    /* AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 (processor owns it). All other fields are set by the processor and valid when OWN = 1'",
    /* AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_31_0 */ "TX_NUM_BYTES: 'Set by the processor. Indicates the number of bytes to be transferred '\nSOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data'\nEOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data'\nERR: 'The packet is Errored packet. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nAXI_ERR: 'The packet is Errored packet due to bus Error. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Transmit Descriptor'",
    /* AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_127_96 */ "OWN: 'OWN bit Initially set to 0 (processor owns the descripotr). After preparing the descripotr content the processor is expected to write 1 on this (HPA owns it). Once the descriptor data is fetched the HPA set this bit to 0 (processor owns it). All other fields are set by the processor and valid when OWN = 1'",
    /* AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_31_0 */ "TX_NUM_BYTES: 'Set by the processor. Indicates the number of bytes to be transferred '\nSOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the First chunk of the Packet data'\nEOP: 'This bit is set by the processor to indicate that current Tx descriptoor is corresponding to the last chunk of the Packet data'\nERR: 'The packet is Errored packet. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nAXI_ERR: 'The packet is Errored packet due to bus Error. This bit is set by the processor alogn with EOP to tag the packet to be error packet'\nIOC: 'Interrupt On Completion. When this bit is set by the processor the Interrupt is generated to the processor after processing the descriptor by the HPA'",
    /* AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_63_32 */ "START_ADDR: 'Start Address of the Transmit Descriptor'",
    /* AVR_PORTMACRO_PMI_LP_RADDR */ "PMI_LP_RADDR",
    /* AVR_PORTMACRO_PMI_LP_RDATA */ "PMI_LP_RDATA",
    /* AVR_PORTMACRO_PMI_LP_RDGO */ "PMI_LP_RDGO",
    /* AVR_PORTMACRO_PMI_LP_RDWR_STATUS */ "PMI_LP_RDWR_STATUS",
    /* AVR_PORTMACRO_PMI_LP_WADDR */ "PMI_LP_WADDR",
    /* AVR_PORTMACRO_PMI_LP_WDATA */ "PMI_LP_WDATA",
    /* AVR_PORTMACRO_PMI_LP_WRGO */ "PMI_LP_WRGO",
    /* AVR_PORTMACRO_PORT_MACRO_OTP_MEM_OVR */ "PORT_MACRO_OTP_MEM_OVR",
    /* AVR_PORTMACRO_PORT_MACRO_SPEED_CONFIG */ "PORT_MACRO_SPEED_CONFIG",
    /* AVR_PORTMACRO_PORT_MACRO_STATUS1 */ "PORT_MACRO_STATUS1",
    /* AVR_PORTMACRO_PORT_MACRO_TEMP_CONFIG */ "PORT_MACRO_TEMP_CONFIG",
    /* AVR_PORTMACRO_PSS_INTERRUPT_MASK */ "PSS_INTERRUPT_MASK",
    /* AVR_PORTMACRO_PSS_INTERRUPT_STATUS */ "PSS_INTERRUPT_STATUS",
    /* AVR_PORTMACRO_PVTMON_CONFIG1 */ "PVTMON_CONFIG1",
    /* AVR_PORTMACRO_PVTMON_CONFIG2 */ "PVTMON_CONFIG2",
    /* AVR_PORTMACRO_PVTMON_STATUS */ "PVTMON_STATUS",
    /* AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HI */ "QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HI",
    /* AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LO */ "QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LO",
    /* AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HI */ "QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HI",
    /* AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LO */ "QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LO",
    /* AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HI */ "QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HI",
    /* AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LO */ "QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LO",
    /* AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HI */ "QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HI",
    /* AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LO */ "QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LO",
    /* AVR_PORTMACRO_RESCAL_CONFIG */ "RESCAL_CONFIG",
    /* AVR_PORTMACRO_RESCAL_STATUS1 */ "RESCAL_STATUS1",
    /* AVR_PORTMACRO_RESCAL_STATUS2 */ "RESCAL_STATUS2",
    /* AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_HI */ "XFI0_RX_GOOD_OCTET_COUNT_HI",
    /* AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_LO */ "XFI0_RX_GOOD_OCTET_COUNT_LO",
    /* AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_HI */ "XFI0_TX_GOOD_OCTET_COUNT_HI",
    /* AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_LO */ "XFI0_TX_GOOD_OCTET_COUNT_LO",
    /* AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_HI */ "XFI1_RX_GOOD_OCTET_COUNT_HI",
    /* AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_LO */ "XFI1_RX_GOOD_OCTET_COUNT_LO",
    /* AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_HI */ "XFI1_TX_GOOD_OCTET_COUNT_HI",
    /* AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_LO */ "XFI1_TX_GOOD_OCTET_COUNT_LO",
    /* CB_BMU_BIMC_CMD0          */ "DATA: Data field to transmit along BIMC memory chain\nType: rw",
    /* CB_BMU_BIMC_CMD1          */ "ADDR: Data field to transmit\nType: rw\nMEM: Memory number to target. Value is typically greater than 0.\nType: rw\nMEMTYPE: Type field.\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_BMU_BIMC_CMD2          */ "OPCODE: OpCode field instruction for memory.\nType: rw\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nSEND: Write 1 to initiate command transmission of CMD0/1/2 contents to the\nmemories. Otherwise zero this field if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to\nthe memories. Use this to check that SEND has taken place.\nType: w1tc",
    /* CB_BMU_BIMC_DBGCMD0       */ "DATA: Data field received from BIMC memory chain\nData field to transmit\nType: ro",
    /* CB_BMU_BIMC_DBGCMD1       */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_BMU_BIMC_DBGCMD2       */ "OPCODE: OpCode field instruction (should match transmitted value). ,\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_BMU_BIMC_ECCPAR_DEBUG  */ "MEMADDR: Memory id to execute the forced data integrity error\nType: rw\nMEMTYPE: Memory type to force data integrity error\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.\nECCPAR_CORRUPT: Type: rw\nENCODINGS\n2 - FLIP_ONEBIT_READ\n    While asserted, all reads from the memory will have one bit inverted.\n0 - NO_CORRUPTION\n    Normal operation\n1 - FORCE_UNCORRECTABLE_WRITE\n    While asserted, all writes to the memory will have two ECC (or 1 Parity) bits inverted.\n3 - FLIP_TWOBIT_READ\n    While asserted, all reads from the memory will have uncorrectable errors.\n    Two bits inverted on the read side for ECC. Not meant for usage in Parity protected memories.\nECCPAR_DISABLE: Disable ECC or Parity of selected memory. Two bits to allow for separate write/read\ndisable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single\ndisable use Bit[0].\nType: rw\nSEND: Write 1 to initiate command transmission to the memories. Otherwise zero this\nfield if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.\nUse this to check that SEND has taken place.\nType: w1tc\nJABBER_OFF: Disable ECC or Parity error reporting of selected memory(s). Separate bits\nfor disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.\nMemories with single disable use Bit[0].\nType: rw",
    /* CB_BMU_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "CORRECTABLE_ECC: Number of polling events reporting a new correctable ECC error event.\nType: counter, clear on read",
    /* CB_BMU_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "UNCORRECTABLE_ECC: Number of polling events reporting a new uncorrectable ECC error event.\nType: counter, clear on read",
    /* CB_BMU_BIMC_GLOBAL_CONFIG */ "SOFT_RESET: Software sets this active high to instigate reset to the BIMC chain slaves.\nUser must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when\ndeasserting reset.\nType: rw\nRESERVE: Type: rw\nBIMC_MEM_INIT_DONE: This bit is set at the conclusion of memory ID assignment which starts after\nreset deassertion.\nType: rw\nMEM_WR_INIT: Write 1 to start the memory content initialization process for internal memories\nsupporting this memory wrapper feature.\nType: rw\nPOLL_ECC_PAR_ERROR: Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling\nof the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified.\nType: rw\nDEBUG_WRITE_EN: When this bit is set bimc_error_detection_cnt can be written.\nType: rw\nPOLL_ECC_PAR_TIMER: Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.\nMax of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC\nframes 2x(2x73) or other commands may not get serviced.\nType: rw",
    /* CB_BMU_BIMC_MEMID         */ "MAX_MEMID: Reports the last/max memid on the BIMC memory chain. Value is typically equivalent\nto the number of memories.\nType: ro",
    /* CB_BMU_BIMC_MONITOR       */ "UNCORRECTABLE_ECC_ERROR: Uncorrectable ECC event occured.\nType: w1tc\nCORRECTABLE_ECC_ERROR: Correctable ECC event occured\nType: w1tc\nPARITY_ERROR: Parity Error event occured.\nType: w1tc\nRESERVE: Type: w1tc\nBIMC_CHAIN_RCV_ERROR: Unrecognized BIMC chain command/data received.\nType: w1tc\nRCV_INVALID_OPCODE: Opcode in received response frame is illegal. Corruption, or\nslave operation error. Read BIMC_RXCMD's.\nType: w1tc\nUNANSWERED_READ: Read command returned without response by any memories. Read\nBIMC_RXCMD's to analyze what read_reg command went unanswered.\nType: w1tc",
    /* CB_BMU_BIMC_MONITOR_MASK  */ "UNCORRECTABLE_ECC_ERROR_ENABLE: Mask for Uncorrectable ECC event\nType: rw\nCORRECTABLE_ECC_ERROR_ENABLE: Mask for Correctable ECC event\nType: rw\nPARITY_ERROR_ENABLE: Mask for Parity error event\nType: rw\nBIMC_CHAIN_RCV_ERROR_ENABLE: Mask unrecognized BIMC chain command/data received. Deassert\nafter 1st complete frame sent following bimc_global_confic.soft_reset deassertion.\nType: rw\nRCV_INVALID_OPCODE: Mask illegal response frame Opcode interrupts.\nType: rw\nUNANSWERED_READ: Mask notification of unanswered read requests.\nType: rw",
    /* CB_BMU_BIMC_PARITY_ERROR_CNT */ "PARITY_ERRORS: Number of polling events reporting a new parity error event.\nType: counter, clear on read",
    /* CB_BMU_BIMC_POLLRSP0      */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_BMU_BIMC_POLLRSP1      */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_BMU_BIMC_POLLRSP2      */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_BMU_BIMC_RXCMD0        */ "DATA: Data field received from BIMC memory chain\nType: ro",
    /* CB_BMU_BIMC_RXCMD1        */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_BMU_BIMC_RXCMD2        */ "OPCODE: OpCode field instruction for memory\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_BMU_BIMC_RXRSP0        */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_BMU_BIMC_RXRSP1        */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_BMU_BIMC_RXRSP2        */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_BMU_BMU_BID_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_BID.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_BMU_BID_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of BMU_BID credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_BMU_CH_PKT_DROP_COUNT_A */ "Indexed by 0ocenum Channel_discard_counter_e%.\nThis register consists of the single field:",
    /* CB_BMU_BMU_DROP_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_DROP.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_BMU_DROP_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of BMU_DROP credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_BMU_FC_CM_CONFIG   */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_FC.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_BMU_FC_CM_STATUS   */ "CREDIT_ISSUED: Indicates the number of BMU_FC credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_BMU_FEATURE_CONTROL_CONFIG */ "EARLY_DROP: If set then drop decision for a packet is taken only at the start of the packet.\nEXTERNAL_DROP_MASK: If any of these mask bits are set then the packet drop due to the reasons mentioned\nbelow are dropped externally in queue manager instead of dropping them inside BMU.\nbit 1 - MAC error\nbit 2 - IPP_RP terminate\nbit 3 - FC drop\nbit 4 - MTR drop",
    /* CB_BMU_BMU_LLC_BID_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_LLC_BID.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_BMU_LLC_BID_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of BMU_LLC_BID credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_BMU_LLC_RTN_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_LLC_RTN.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_BMU_LLC_RTN_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of BMU_LLC_RTN credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_BMU_MTR_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_MTR.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_BMU_MTR_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of BMU_MTR credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_BMU_MTR_COM_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_MTR_COM.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_BMU_MTR_COM_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of BMU_MTR_COM credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_BMU_QUAL_DROP_COUNT_A */ "Indexed by 0ocenum Rxqual_drop_counter_e%.\nThis register consists of the single field:",
    /* CB_BMU_BMU_RXDWR_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_RXDWR.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_BMU_RXDWR_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of BMU_RXDWR credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_BMU_RXQUAL_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_RXQUAL.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_BMU_RXQUAL_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of BMU_RXQUAL credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_BMU_STM_PKT_DROP_COUNT_A */ "Indexed by 0ocenum Ipp_intf_fsm_drop_counter_e%.\nThis register consists of the single field:",
    /* CB_BMU_BUCKET_IA_CAPABILITY */ "The BUCKET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_BMU_BUCKET_IA_CONFIG   */ "The BUCKET indirect access config register is used to initiate\nread/write accesses to the BUCKET table. The data to be written\nis provided via the BUCKET_IA_WData register(s). Read\ndata is returned via the BUCKET_IA_RData register(s).",
    /* CB_BMU_BUCKET_IA_RDATA_PART0 */ "Contents of Meter Excess Bucket",
    /* CB_BMU_BUCKET_IA_RDATA_PART1 */ "Contents of Meter Committed Bucket",
    /* CB_BMU_BUCKET_IA_STATUS   */ "The BUCKET indirect access status register is used to provide\ninformation about BUCKET indirect accesses.",
    /* CB_BMU_BUCKET_IA_WDATA_PART0 */ "Contents of Meter Excess Bucket",
    /* CB_BMU_BUCKET_IA_WDATA_PART1 */ "Contents of Meter Committed Bucket",
    /* CB_BMU_CB_BMU_INT_MASKED_STATUS */ "MTR_BKT_E_RAILED: Meter Error Bucket E Railed\nMTR_BKT_C_RAILED: Meter Error Bucket C Railed\nMTR_IFIFO_OVRFLOW: Meter Error Input FIFO Overflow\nEPP_INT: EPP Interface Status (if 1, read EPP_INTF_STATUS to determine the source)\nIPP_LLC_BID_UPDAT_OVRFLOW: IPP Interface to LLC BID Update FIFO Overflow\nIPP_LLC_BID_RTN_OVRFLOW: IPP Interface to LLC BID Return FIFO Overflow\nEPP_LLC_RTN_OVRFLOW: EPP Interface to LLC Page Return FIFO Overflow\nEPP_BID_RD_OVRFLOW: EPP Interface to LLC BID Read FIFO Overflow\nPQM_FIFO_OVRFLOW: PQM to BMU FIFO Overflow\nLLC_IPP_BID_UNDRFLOW: LLC to IPP Interface BID FIFO Underflow\nFREE_PG_CNT_ZERO: LLC Free Page Count Reached Zero\nFREE_PG_CNT_THRESH: LLC Free Page Count Under Threshold\nLLC_PG_LMT_ERR: LLC Page Limit Error\nLLC_INIT_ERR: LLC Initialization Error\nLLC_INT_DONE: LLC Initialization Done\nFC_INT: Flow Control Block Status (if 1, read FC_STATUS to determine the source)\nIPP_LLC_RTN_OVRFLOW: IPP Interface to LLC Page Return Credit Overflow\nIPP_MTR_OVRFLOW: IPP Interface to Meter Block Command Credit Overflow\nIPP_FC_OVRFLOW: IPP Interface to Flow Control Block Command Credit Overflow\nIPP_LLC_BID_FIFO_OVRFLOW: IPP Interface to LLC BID Credit Overflow\nLINK_PAGE_FIFO_UNDERFLOW: IPP Interface New Page FIFO Underflow\nIPP_BID_UNDRFLOW: IPP Interface BID FIFO Underflow\nIPP_BID_OVRFLOW: BMU to IPP BID Credit Overflow\nCMM_RXD_OVRFLOW: BMU to CMM RXDWR Credit Overflow\nRXQUAL_OVRFLOW: IPP to BMU Rxqual FIFO Overflow\nRXD_OVRFLOW: IPP to BMU Rxdata FIFO Overflow\nBIMC_INT: BIMC Interrupt",
    /* CB_BMU_CB_BMU_INT_MASK_CONFIG */ "MTR_BKT_E_RAILED: Meter Error Bucket E Railed\nMTR_BKT_C_RAILED: Meter Error Bucket C Railed\nMTR_IFIFO_OVRFLOW: Meter Error Input FIFO Overflow\nEPP_INT: EPP Interface Status (if 1, read EPP_INTF_STATUS to determine the source)\nIPP_LLC_BID_UPDAT_OVRFLOW: IPP Interface to LLC BID Update FIFO Overflow\nIPP_LLC_BID_RTN_OVRFLOW: IPP Interface to LLC BID Return FIFO Overflow\nEPP_LLC_RTN_OVRFLOW: EPP Interface to LLC Page Return FIFO Overflow\nEPP_BID_RD_OVRFLOW: EPP Interface to LLC BID Read FIFO Overflow\nPQM_FIFO_OVRFLOW: PQM to BMU FIFO Overflow\nLLC_IPP_BID_UNDRFLOW: LLC to IPP Interface BID FIFO Underflow\nFREE_PG_CNT_ZERO: LLC Free Page Count Reached Zero\nFREE_PG_CNT_THRESH: LLC Free Page Count Under Threshold\nLLC_PG_LMT_ERR: LLC Page Limit Error\nLLC_INIT_ERR: LLC Initialization Error\nLLC_INT_DONE: LLC Initialization Done\nFC_INT: Flow Control Block Status (if 1, read FC_STATUS to determine the source)\nIPP_LLC_RTN_OVRFLOW: IPP Interface to LLC Page Return Credit Overflow\nIPP_MTR_OVRFLOW: IPP Interface to Meter Block Command Credit Overflow\nIPP_FC_OVRFLOW: IPP Interface to Flow Control Block Command Credit Overflow\nIPP_LLC_BID_FIFO_OVRFLOW: IPP Interface to LLC BID Credit Overflow\nLINK_PAGE_FIFO_UNDERFLOW: IPP Interface New Page FIFO Underflow\nIPP_BID_UNDRFLOW: IPP Interface BID FIFO Underflow\nIPP_BID_OVRFLOW: BMU to IPP BID Credit Overflow\nCMM_RXD_OVRFLOW: BMU to CMM RXDWR Credit Overflow\nRXQUAL_OVRFLOW: IPP to BMU Rxqual FIFO Overflow\nRXD_OVRFLOW: IPP to BMU Rxdata FIFO Overflow\nBIMC_INT: BIMC Interrupt",
    /* CB_BMU_CB_BMU_INT_RAW_STATUS */ "MTR_BKT_E_RAILED: Meter Error Bucket E Railed\nMTR_BKT_C_RAILED: Meter Error Bucket C Railed\nMTR_IFIFO_OVRFLOW: Meter Error Input FIFO Overflow\nEPP_INT: EPP Interface Status (if 1, read EPP_INTF_STATUS to determine the source)\nIPP_LLC_BID_UPDAT_OVRFLOW: IPP Interface to LLC BID Update FIFO Overflow\nIPP_LLC_BID_RTN_OVRFLOW: IPP Interface to LLC BID Return FIFO Overflow\nEPP_LLC_RTN_OVRFLOW: EPP Interface to LLC Page Return FIFO Overflow\nEPP_BID_RD_OVRFLOW: EPP Interface to LLC BID Read FIFO Overflow\nPQM_FIFO_OVRFLOW: PQM to BMU FIFO Overflow\nLLC_IPP_BID_UNDRFLOW: LLC to IPP Interface BID FIFO Underflow\nFREE_PG_CNT_ZERO: LLC Free Page Count Reached Zero\nFREE_PG_CNT_THRESH: LLC Free Page Count Under Threshold\nLLC_PG_LMT_ERR: LLC Page Limit Error\nLLC_INIT_ERR: LLC Initialization Error\nLLC_INT_DONE: LLC Initialization Done\nFC_INT: Flow Control Block Status (if 1, read FC_STATUS to determine the source)\nIPP_LLC_RTN_OVRFLOW: IPP Interface to LLC Page Return Credit Overflow\nIPP_MTR_OVRFLOW: IPP Interface to Meter Block Command Credit Overflow\nIPP_FC_OVRFLOW: IPP Interface to Flow Control Block Command Credit Overflow\nIPP_LLC_BID_FIFO_OVRFLOW: IPP Interface to LLC BID Credit Overflow\nLINK_PAGE_FIFO_UNDERFLOW: IPP Interface New Page FIFO Underflow\nIPP_BID_UNDRFLOW: IPP Interface BID FIFO Underflow\nIPP_BID_OVRFLOW: BMU to IPP BID Credit Overflow\nCMM_RXD_OVRFLOW: BMU to CMM RXDWR Credit Overflow\nRXQUAL_OVRFLOW: IPP to BMU Rxqual FIFO Overflow\nRXD_OVRFLOW: IPP to BMU Rxdata FIFO Overflow\nBIMC_INT: BIMC Interrupt",
    /* CB_BMU_CNTXT_RESOURCE_DROP_COUNT_A */ "Indexed by 1\nThis register consists of the single field:",
    /* CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_A */ "Indexed by 1\nThis register consists of the single field:",
    /* CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_A */ "Indexed by 1\nThis register consists of the single field:",
    /* CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_A */ "Indexed by 1\nThis register consists of the single field:",
    /* CB_BMU_EPP_INTF_STATUS    */ "EPP_BMU_TXREQ_FIFO_OVFL: Overflow indicator for txreq FIFOs; high assertion indicates overflow.\nThis register is cleared on read.",
    /* CB_BMU_EPP_LLC_BID_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to EPP_LLC_BID.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_EPP_LLC_BID_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of EPP_LLC_BID credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_EPP_LLC_RTN_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to EPP_LLC_RTN.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_EPP_LLC_RTN_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of EPP_LLC_RTN credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_FCD_CNTR_IA_CAPABILITY */ "The FCD_CNTR indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to FCD_CNTR Config register for descriptions of the indirect\naccess operations.",
    /* CB_BMU_FCD_CNTR_IA_CONFIG */ "The FCD_CNTR indirect access config register is used to initiate\nread/write accesses to the FCD_CNTR table. The data to be written\nis provided via the FCD_CNTR_IA_WData register(s). Read\ndata is returned via the FCD_CNTR_IA_RData register(s).",
    /* CB_BMU_FCD_CNTR_IA_RDATA_PART0 */ "Page count per Flow Control Domain ID. Flow Control Domain ID is derived as (SPGID,GFCDID)",
    /* CB_BMU_FCD_CNTR_IA_STATUS */ "The FCD_CNTR indirect access status register is used to provide\ninformation about FCD_CNTR indirect accesses.",
    /* CB_BMU_FCD_CNTR_IA_WDATA_PART0 */ "Page count per Flow Control Domain ID. Flow Control Domain ID is derived as (SPGID,GFCDID)",
    /* CB_BMU_FCD_CONFIG_IA_CAPABILITY */ "The FCD_CONFIG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to FCD_CONFIG Config register for descriptions of the indirect\naccess operations.",
    /* CB_BMU_FCD_CONFIG_IA_CONFIG */ "The FCD_CONFIG indirect access config register is used to initiate\nread/write accesses to the FCD_CONFIG table. The data to be written\nis provided via the FCD_CONFIG_IA_WData register(s). Read\ndata is returned via the FCD_CONFIG_IA_RData register(s).",
    /* CB_BMU_FCD_CONFIG_IA_RDATA_PART0 */ "Arriving frames are assigned to a Flow Control Domain by\nthe IPP. The Domain ID identifies a domain counter (dc) to which each\npage used to buffer the frame should be debited. The Domain ID also\nidentifies a set of thresholds which are used to effect flow\ncontrol and a flow-control hysteresis threshold.\n<UL>\n<LI>dc == hysteresis - set(xon_enable)</LI>\n<LI>dc < thresh0 && xon_enable - xon</LI>\n<LI>dc >= thresh0 && dc < thresh1 - xoff, clear(xon_enable)</LI>\n<LI>dc >= thresh1 && dc < thresh2 - xoff, discard red</LI>\n<LI>dc >= thresh2 && dc < thresh3 - xoff, discard yellow</LI>\n<LI>dc >= thresh3 - xoff, discard all</LI>\n</UL>\nThe domain counter is credited when the buffer associated with\nthe frame is finally freed. When we transmit something to an\negress mirror we need to consider what domain counter should be\ndebited. It should be the domain counter assigned to the original\nframe. So we need to get the domain counter through the egress mirror\nport. A TLV shall be assigned for this purpose and egress mirror frames\nshall nominate their own Flow Control Domain accordingly.\n</P><P>\nNote that the domain counter must be incremented for each page\nused as a frame arrives and decremented as each page is freed.",
    /* CB_BMU_FCD_CONFIG_IA_RDATA_PART1 */ "THRESH2: The threshold at which packets with yellow drop precedence\nare dropped. Flow control remains asserted.\nTHRESH3: The threshold at which all packets from the associated\ningress are dropped. Flow control remains asserted.",
    /* CB_BMU_FCD_CONFIG_IA_RDATA_PART2 */ "HYSTERESIS: The point to which a flow controlled ingress' buffer occupancy\nmust fall to before flow control goes from asserted to negated.\nTC_BMP: A bitmap of the traffic classes which map to this Flow Control\ndomain.\nFC_ENABLE: Flow control enable. If set to 1, enables FCD Xoff (Ingress pause).\nThis bit is dont care if counter_enable is set to zero.\nCOUNTER_ENABLE: FCD counter enable. If set to 1, enables FCD page counters. This enables the drops.",
    /* CB_BMU_FCD_CONFIG_IA_STATUS */ "The FCD_CONFIG indirect access status register is used to provide\ninformation about FCD_CONFIG indirect accesses.",
    /* CB_BMU_FCD_CONFIG_IA_WDATA_PART0 */ "Arriving frames are assigned to a Flow Control Domain by\nthe IPP. The Domain ID identifies a domain counter (dc) to which each\npage used to buffer the frame should be debited. The Domain ID also\nidentifies a set of thresholds which are used to effect flow\ncontrol and a flow-control hysteresis threshold.\n<UL>\n<LI>dc == hysteresis - set(xon_enable)</LI>\n<LI>dc < thresh0 && xon_enable - xon</LI>\n<LI>dc >= thresh0 && dc < thresh1 - xoff, clear(xon_enable)</LI>\n<LI>dc >= thresh1 && dc < thresh2 - xoff, discard red</LI>\n<LI>dc >= thresh2 && dc < thresh3 - xoff, discard yellow</LI>\n<LI>dc >= thresh3 - xoff, discard all</LI>\n</UL>\nThe domain counter is credited when the buffer associated with\nthe frame is finally freed. When we transmit something to an\negress mirror we need to consider what domain counter should be\ndebited. It should be the domain counter assigned to the original\nframe. So we need to get the domain counter through the egress mirror\nport. A TLV shall be assigned for this purpose and egress mirror frames\nshall nominate their own Flow Control Domain accordingly.\n</P><P>\nNote that the domain counter must be incremented for each page\nused as a frame arrives and decremented as each page is freed.",
    /* CB_BMU_FCD_CONFIG_IA_WDATA_PART1 */ "THRESH2: The threshold at which packets with yellow drop precedence\nare dropped. Flow control remains asserted.\nTHRESH3: The threshold at which all packets from the associated\ningress are dropped. Flow control remains asserted.",
    /* CB_BMU_FCD_CONFIG_IA_WDATA_PART2 */ "HYSTERESIS: The point to which a flow controlled ingress' buffer occupancy\nmust fall to before flow control goes from asserted to negated.\nTC_BMP: A bitmap of the traffic classes which map to this Flow Control\ndomain.\nFC_ENABLE: Flow control enable. If set to 1, enables FCD Xoff (Ingress pause).\nThis bit is dont care if counter_enable is set to zero.\nCOUNTER_ENABLE: FCD counter enable. If set to 1, enables FCD page counters. This enables the drops.",
    /* CB_BMU_FC_STATUS          */ "GFCD_CTR_ID: GFCD ID for which the GFCD counter has either overflown or underflown.\nGFCD_CTR_UNDFL: GFCD counter for the GFCD ID in field 'gfcd_ctr_id' has underflown.\nGFCD_CTR_OVFL: GFCD counter for the GFCD ID in field 'gfcd_ctr_id' has overflown.\nFCD_CTR_ID: FCD ID for which the FCD counter has either overflown or underflown.\nFCD_CTR_UNDFL: FCD counter for the FCD ID in field 'fcd_ctr_id' has underflown.\nFCD_CTR_OVFL: FCD counter for the FCD ID in field 'fcd_ctr_id' has overflown.\nEPP_FIFO_OVFL: Flow control dequeue fifo overflow.\nIPP_FIFO_OVFL: Flow control enqueue fifo overflow.",
    /* CB_BMU_GFCD_CNTR_IA_CAPABILITY */ "The GFCD_CNTR indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to GFCD_CNTR Config register for descriptions of the indirect\naccess operations.",
    /* CB_BMU_GFCD_CNTR_IA_CONFIG */ "The GFCD_CNTR indirect access config register is used to initiate\nread/write accesses to the GFCD_CNTR table. The data to be written\nis provided via the GFCD_CNTR_IA_WData register(s). Read\ndata is returned via the GFCD_CNTR_IA_RData register(s).",
    /* CB_BMU_GFCD_CNTR_IA_RDATA_PART0 */ "Page counter per Global Flow Control Domain ID.",
    /* CB_BMU_GFCD_CNTR_IA_STATUS */ "The GFCD_CNTR indirect access status register is used to provide\ninformation about GFCD_CNTR indirect accesses.",
    /* CB_BMU_GFCD_CNTR_IA_WDATA_PART0 */ "Page counter per Global Flow Control Domain ID.",
    /* CB_BMU_GFCD_CONFIG_IA_CAPABILITY */ "The GFCD_CONFIG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to GFCD_CONFIG Config register for descriptions of the indirect\naccess operations.",
    /* CB_BMU_GFCD_CONFIG_IA_CONFIG */ "The GFCD_CONFIG indirect access config register is used to initiate\nread/write accesses to the GFCD_CONFIG table. The data to be written\nis provided via the GFCD_CONFIG_IA_WData register(s). Read\ndata is returned via the GFCD_CONFIG_IA_RData register(s).",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART0 */ "Similar to Flow Control Domain configuration described above except\napplied to a set of 8 global domains.",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART1 */ "THRESH2: The threshold at which packets with yellow drop precedence\nare dropped. Flow control remains asserted.\nTHRESH3: The threshold at which all packets from the associated\ningress are dropped. Flow control remains asserted.",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART2 */ "HYSTERESIS: The point to which a flow controlled ingress' buffer occupancy\nmust fall to before flow control goes from asserted to negated.\nGFC_ENABLE: Global flow control enable. If set to 1, enables GFCD Xoff.\nThis bit is dont care if counter_enable is set to zero.\nCOUNTER_ENABLE: GFCD counter enable. If set to 1, enables GFCD page counters.",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART3 */ "TC_PP_BMP_0: This register field defines the traffic class for physical port 0.\nTC_PP_BMP_1: This register field defines the traffic class for physical port 1.\nTC_PP_BMP_2: This register field defines the traffic class for physical port 2.\nTC_PP_BMP_3: This register field defines the traffic class for physical port 3.",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART4 */ "TC_PP_BMP_4: This register field defines the traffic class for physical port 4.\nTC_PP_BMP_5: This register field defines the traffic class for physical port 5.\nTC_PP_BMP_6: This register field defines the traffic class for physical port 6.\nTC_PP_BMP_7: This register field defines the traffic class for physical port 7.",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART5 */ "TC_PP_BMP_8: This register field defines the traffic class for physical port 8.\nTC_PP_BMP_9: This register field defines the traffic class for physical port 9.\nTC_PP_BMP_10: This register field defines the traffic class for physical port 10.\nTC_PP_BMP_11: This register field defines the traffic class for physical port 11.",
    /* CB_BMU_GFCD_CONFIG_IA_RDATA_PART6 */ "TC_PP_BMP_12: This register field defines the traffic class for physical port 12.\nTC_PP_BMP_13: This register field defines the traffic class for physical port 13.\nTC_PP_BMP_14: This register field defines the traffic class for physical port 14.\nTC_PP_BMP_15: This register field defines the traffic class for physical port 15.",
    /* CB_BMU_GFCD_CONFIG_IA_STATUS */ "The GFCD_CONFIG indirect access status register is used to provide\ninformation about GFCD_CONFIG indirect accesses.",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART0 */ "Similar to Flow Control Domain configuration described above except\napplied to a set of 8 global domains.",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART1 */ "THRESH2: The threshold at which packets with yellow drop precedence\nare dropped. Flow control remains asserted.\nTHRESH3: The threshold at which all packets from the associated\ningress are dropped. Flow control remains asserted.",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART2 */ "HYSTERESIS: The point to which a flow controlled ingress' buffer occupancy\nmust fall to before flow control goes from asserted to negated.\nGFC_ENABLE: Global flow control enable. If set to 1, enables GFCD Xoff.\nThis bit is dont care if counter_enable is set to zero.\nCOUNTER_ENABLE: GFCD counter enable. If set to 1, enables GFCD page counters.",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART3 */ "TC_PP_BMP_0: This register field defines the traffic class for physical port 0.\nTC_PP_BMP_1: This register field defines the traffic class for physical port 1.\nTC_PP_BMP_2: This register field defines the traffic class for physical port 2.\nTC_PP_BMP_3: This register field defines the traffic class for physical port 3.",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART4 */ "TC_PP_BMP_4: This register field defines the traffic class for physical port 4.\nTC_PP_BMP_5: This register field defines the traffic class for physical port 5.\nTC_PP_BMP_6: This register field defines the traffic class for physical port 6.\nTC_PP_BMP_7: This register field defines the traffic class for physical port 7.",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART5 */ "TC_PP_BMP_8: This register field defines the traffic class for physical port 8.\nTC_PP_BMP_9: This register field defines the traffic class for physical port 9.\nTC_PP_BMP_10: This register field defines the traffic class for physical port 10.\nTC_PP_BMP_11: This register field defines the traffic class for physical port 11.",
    /* CB_BMU_GFCD_CONFIG_IA_WDATA_PART6 */ "TC_PP_BMP_12: This register field defines the traffic class for physical port 12.\nTC_PP_BMP_13: This register field defines the traffic class for physical port 13.\nTC_PP_BMP_14: This register field defines the traffic class for physical port 14.\nTC_PP_BMP_15: This register field defines the traffic class for physical port 15.",
    /* CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_A */ "Indexed by 1\nThis register consists of the single field:",
    /* CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_A */ "Indexed by 1\nThis register consists of the single field:",
    /* CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_A */ "Indexed by 1\nThis register consists of the single field:",
    /* CB_BMU_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_BMU_IPP_DROP_COUNT_A   */ "Indexed by 1\nThis register consists of the single field:",
    /* CB_BMU_IPP_INTF_CH_DISCARD_STAT */ "STATUS: Instantaneous status of channel discard register, showing which channels are dropping packets due to non-availability of context locations.",
    /* CB_BMU_IPP_INTF_ERROR_STAT */ "BMU_LLC_RTN_CREDIT_OVERRUN: llc BID return interface fifo overrun.\nBMU_BID_CREDIT_OVERRUN: BMU to ipp BID interface full.\nBMU_RXDWR_CREDIT_OVERRUN: IPP to CMM rxdata interface fifo overrun.\nBMU_METER_CREDIT_OVERRUN: IPP to Meter interface fifo overrun.\nBMU_FC_CREDIT_OVERRUN: IPP to Flow control interface fifo overrun.\nBMU_LLC_BID_CREDIT_OVERRUN: ipp to llc bid update interface fifo overrun.\nRX_QUAL_FIFO_OVERRUN: IPP BMU rx-qualification interface fifo overrun.\nRX_DATA_FIFO_OVERRUN: IPP BMU rx data interface fifo overrun.\nIPP_INTF_PAGE_FIFO_OVERRUN: Page link fifo overrun.\nIPP_INTF_BID_FIFO_OVERRUN: LLC to BID cache overrun.\nRX_QUAL_FIFO_UNDERRUN: IPP BMU rx-qualification interface fifo read when empty.\nRX_DATA_FIFO_UNDERRUN: IPP BMU rx data interface fifo empty.\nIPP_INTF_PAGE_FIFO_UNDERRUN: Page fifo underrun. Occurs when page link cache is read even when its empty.\nIPP_INTF_BID_FIFO_UNDERRUN: BID fifo underrun. Can occur only if IPP is sending credit returns even when no credits are issued.",
    /* CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSET */ "EARLY_ACK_OFFSET: If the byte count in BMU reaches this programmble offset, BMU generates early ack,\nprovided early ack is set. The minimum value, excluding the meta data length, is\n32 bytes. Therefore, if the meta data length is 16 bytes, the minimum value for\nthis register is 48. If the meta data length is 32 bytes, the minimum value for\nthis register is 64. The value must be configured to a 16 Byte boundary.",
    /* CB_BMU_LLC_CONTROL        */ "LLC_FREE_PAGE_THLD: The free_page_cnt_under_thld bit in LLC Status Register is set if the free page count\ngoes below this threshold\nLLC_ENABLE: This bit enables llc state controller. The user should bring this bit high after the\nLLC Self-Initialization Control Register is programmed.\nLLC_MC_MODE: If set, all packets are treated as multi-cast for dereferencing.",
    /* CB_BMU_LLC_FC_CM_CONFIG   */ "CREDIT_LIMIT: Configures the amount of credit made available to LLC_FC.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_BMU_LLC_FC_CM_STATUS   */ "CREDIT_ISSUED: Indicates the number of LLC_FC credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_BMU_LLC_FREE_HEAD_PTR  */ "No information",
    /* CB_BMU_LLC_FREE_PAGE_CNT  */ "COUNT: The number of pages available in the free list.",
    /* CB_BMU_LLC_FREE_PAGE_WMK_CNT */ "COUNT: The low watermark value of the number of pages available in the free list.\nOn a read, the value is set to the current free list vlaue",
    /* CB_BMU_LLC_FREE_TAIL_PTR  */ "No information",
    /* CB_BMU_LLC_LINK_MEM       */ "Contents of LINK Memory",
    /* CB_BMU_LLC_PAGE_ACCESS_CTL */ "This register is used to add or remove pages from the free list.\nTo add a page, the user should load the write_page field with the\naddress of the page to be added, then transition the page_write_start\nfield from low to high. The user should then poll the page_write_busy\nfield in the LLC Page Access Status register to see when the\noperation has completed.\nTo remove a page, the user should transition the page_read_start\nfield from low to high, then poll the page_read_busy field in the\nLLC Page Access Status register to see when the operation has\ncompeleted. Once the operation has completed the read page address\nwill be available in the read_page field of the LLC Page Access\nStatus register.",
    /* CB_BMU_LLC_PAGE_ACCESS_STAT */ "READ_PAGE: page address obtained by the page read operation.\nvalid when page_read_busy is deasserted\nPAGE_WRITE_BUSY: A high state indicates a page write operation in progress\nPAGE_READ_BUSY: A high state indicates a page read operation is in progress.",
    /* CB_BMU_LLC_SELF_INIT      */ "START_PAGE: Start page for initialization.\nEND_PAGE: End page for initialization.\nSELF_INIT: If set, the llc will initialize a free page list from start_page to end_page\nwhen llc_enable is set in the llc_control register. This bit should not be\nchanged after llc_enable is set.\nMANUAL_INIT: This bit should be set, before the llc_enable bit in the control register\nis asserted high, if the user wishes to initialize the llc manually. While\nmanual init is set, the llc will allow only rdb accesses. Once the user has\nfinished llc initialization using rdb registers, the user should deassert\nmanual_init. The user should never assert manual_init and self_init at the\nsame time.",
    /* CB_BMU_LLC_STATUS         */ "IPP_LLC_BID_UPDATE_FIFO_OVFL: Assertion indicates an attempt to write the IPP BID Update FIFO while it was full.\nIPP_LLC_BID_RTN_FIFO_OVFL: Assertion indicates an attempt to write the IPP BID Return FIFO while it was full.\nEPP_LLC_PAGE_RTN_FIFO_OVFL: Assertion indicates an attempt to write the EPP Page Return FIFO while it was full.\nEPP_LLC_BID_RD_FIFO_OVFL: Assertion indicates an attempt to write to the EPP BID Read FIFO while it was full.\nPQM_BMU_FIFO_OVFL: Assertion indicates an attempt to write to the PQM ENQ FIFO while it was full.\nFREE_PAGE_FIFO_UNDFL: Assertion indicates an attempt to read from the IPP Free Page FIFO while it was empty.\nFREE_LIST_COUNT_ZERO: Assertion indicates there is only one page left in the free page count.\nFREE_PAGE_CNT_UNDER_THLD: Assertion indicates the free page count went below the llc_free_page_thld.\nPAGE_LIMIT_ERR: Assertion indicates the free page count has exceded the number pages allowed by\notp_bmu_page_limit.\nSELF_INIT_ERR: When this bit is set, self initialization was configured to use more pages than\nallowed by otp_bmu_page_limit, and initialization stopped at the limit.\nSELF_INIT_DONE: This bit gets set when self-linitialization of the free page list is completed.\nOnce this bit is set it will remain set until llc_enable is deasserted in the\nLLC Control Register.",
    /* CB_BMU_LLC_TAG1_DATA      */ "Contents of Tag Memory Part 2",
    /* CB_BMU_LLC_TAG_MEM        */ "Contents of Tag Memory",
    /* CB_BMU_METER_DROP_COUNT_A */ "Indexed by 1\nThis register consists of the single field:",
    /* CB_BMU_MTR2TCB_IA_CAPABILITY */ "The MTR2TCB indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to MTR2TCB Config register for descriptions of the indirect\naccess operations.",
    /* CB_BMU_MTR2TCB_IA_CONFIG  */ "The MTR2TCB indirect access config register is used to initiate\nread/write accesses to the MTR2TCB table. The data to be written\nis provided via the MTR2TCB_IA_WData register(s). Read\ndata is returned via the MTR2TCB_IA_RData register(s).",
    /* CB_BMU_MTR2TCB_IA_RDATA_PART0 */ "This table returns the traffic clas bit map for a given meter ID.",
    /* CB_BMU_MTR2TCB_IA_STATUS  */ "The MTR2TCB indirect access status register is used to provide\ninformation about MTR2TCB indirect accesses.",
    /* CB_BMU_MTR2TCB_IA_WDATA_PART0 */ "This table returns the traffic clas bit map for a given meter ID.",
    /* CB_BMU_MTR_CONFIG         */ "METER_ID_SEL: Used to configure what fields are used to create the 7 bit meter ID\n00 spg, gfcd , 128 meters\n01 spg, tc , 128 meters\n10 spg, 3'd0 , 16 meters, one per spg\n11 7'd0 , only one meter\nMETER_DP_SEL: Meter return DP\n0 use Meter output\n1 use original DP\nRFC2698: When this bit is set to 1, all meters are configured to operate in\nRFC2698 mode.\nBLIND: When this bit is set to 1, all meters are configured to operate in\ncolor-blind mode.\nDROP_ON_RED: When this bit is set to 1, all meters are configured to drop red\npackets.",
    /* CB_BMU_MTR_CONTROL        */ "PMON_SEL: pmon_sel selects which meter to monitor.\nPMON_EN: While pmon_en deasserted, pmon registers are held reset.\nREFRESH_EN: While refresh_en is deasserted, refresh timer is held reset.\nBKTE_NODEC: When bkte_nodec is set, tokens are never decremented from bkte,\nthe packet is green/yellow.\nBKTC_NODEC: When bktc_nodec is set, tokens are never decremented from bktc,\neven when the packet is green.\nPKT_MODE_LEN: When pkt_mode is set, pkt_mode_len is used in place of pkt_len.\nBYPASS_MODE: When bypass_mode is set, dp is passed through unmodified.",
    /* CB_BMU_MTR_PARAMS         */ "METERS: number of meters\nPROFILES: number of meter profiles\nTAGBITS: number of bits in mtr_req_tag field",
    /* CB_BMU_MTR_REF_TIMER      */ "COUNT: value of 125 MHz refresh timer/counter",
    /* CB_BMU_MTR_STATUS         */ "BKTE_METER_ID: bkte error meter id\nBKTC_METER_ID: bktc error meter id\nERR_BKTE_RAILED: high assertion indicates bkte has railed; cleared on read\nERR_BKTC_RAILED: high assertion indicates bktc has railed; cleared on read\nERR_CMD_FIFO_OVFL: high assertion indicates command fifo has overflowed; cleared on read",
    /* CB_BMU_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_BMU_PMON_IA_CAPABILITY */ "The PMON indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_BMU_PMON_IA_CONFIG     */ "The PMON indirect access config register is used to initiate\nread/write accesses to the PMON table. The data to be written\nis provided via the PMON_IA_WData register(s). Read\ndata is returned via the PMON_IA_RData register(s).",
    /* CB_BMU_PMON_IA_RDATA_PART0 */ "low order data bits for 64b PMON register",
    /* CB_BMU_PMON_IA_RDATA_PART1 */ "high order data bits for 64b PMON register",
    /* CB_BMU_PMON_IA_STATUS     */ "The PMON indirect access status register is used to provide\ninformation about PMON indirect accesses.",
    /* CB_BMU_PMON_IA_WDATA_PART0 */ "low order data bits for 64b PMON register",
    /* CB_BMU_PMON_IA_WDATA_PART1 */ "high order data bits for 64b PMON register",
    /* CB_BMU_PPTR_IA_CAPABILITY */ "The PPTR indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_BMU_PPTR_IA_CONFIG     */ "The PPTR indirect access config register is used to initiate\nread/write accesses to the PPTR table. The data to be written\nis provided via the PPTR_IA_WData register(s). Read\ndata is returned via the PPTR_IA_RData register(s).",
    /* CB_BMU_PPTR_IA_RDATA_PART0 */ "Selects a profile from the profile table for each meter",
    /* CB_BMU_PPTR_IA_STATUS     */ "The PPTR indirect access status register is used to provide\ninformation about PPTR indirect accesses.",
    /* CB_BMU_PPTR_IA_WDATA_PART0 */ "Selects a profile from the profile table for each meter",
    /* CB_BMU_PROFILE_IA_CAPABILITY */ "The PROFILE indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_BMU_PROFILE_IA_CONFIG  */ "The PROFILE indirect access config register is used to initiate\nread/write accesses to the PROFILE table. The data to be written\nis provided via the PROFILE_IA_WData register(s). Read\ndata is returned via the PROFILE_IA_RData register(s).",
    /* CB_BMU_PROFILE_IA_RDATA_PART0 */ "Burst Size and Rate Config for Committed Bucket",
    /* CB_BMU_PROFILE_IA_RDATA_PART1 */ "Burst Size and Rate Config for Excess Bucket",
    /* CB_BMU_PROFILE_IA_RDATA_PART2 */ "Config Options",
    /* CB_BMU_PROFILE_IA_STATUS  */ "The PROFILE indirect access status register is used to provide\ninformation about PROFILE indirect accesses.",
    /* CB_BMU_PROFILE_IA_WDATA_PART0 */ "Burst Size and Rate Config for Committed Bucket",
    /* CB_BMU_PROFILE_IA_WDATA_PART1 */ "Burst Size and Rate Config for Excess Bucket",
    /* CB_BMU_PROFILE_IA_WDATA_PART2 */ "Config Options",
    /* CB_BMU_RSCALE_IA_CAPABILITY */ "The RSCALE indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_BMU_RSCALE_IA_CONFIG   */ "The RSCALE indirect access config register is used to initiate\nread/write accesses to the RSCALE table. The data to be written\nis provided via the RSCALE_IA_WData register(s). Read\ndata is returned via the RSCALE_IA_RData register(s).",
    /* CB_BMU_RSCALE_IA_RDATA_PART0 */ "Meter Refresh Scale",
    /* CB_BMU_RSCALE_IA_STATUS   */ "The RSCALE indirect access status register is used to provide\ninformation about RSCALE indirect accesses.",
    /* CB_BMU_RSCALE_IA_WDATA_PART0 */ "Meter Refresh Scale",
    /* CB_BMU_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_BMU_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITY */ "The SPG_PP_BMP_CONFIG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to SPG_PP_BMP_CONFIG Config register for descriptions of the indirect\naccess operations.",
    /* CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIG */ "The SPG_PP_BMP_CONFIG indirect access config register is used to initiate\nread/write accesses to the SPG_PP_BMP_CONFIG table. The data to be written\nis provided via the SPG_PP_BMP_CONFIG_IA_WData register(s). Read\ndata is returned via the SPG_PP_BMP_CONFIG_IA_RData register(s).",
    /* CB_BMU_SPG_PP_BMP_CONFIG_IA_RDATA_PART0 */ "This table remaps Source Port Group to Physical ports.\nNote, this field is used by the fcd and meter blocks.",
    /* CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUS */ "The SPG_PP_BMP_CONFIG indirect access status register is used to provide\ninformation about SPG_PP_BMP_CONFIG indirect accesses.",
    /* CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0 */ "This table remaps Source Port Group to Physical ports.\nNote, this field is used by the fcd and meter blocks.",
    /* CB_CB_CLK_FREQ            */ "ENABLE: Coronado core clock frequency, in MHz",
    /* CB_CB_INT_MASKED_STATUS   */ "BMU_INT: BMU block interrupt\nCFP_INT: CFP block interrupt\nCMM_INT: CMM block interrupt\nEPP_INT: EPP block interrupt\nETM_INT: ETM block interrupt\nIPP_INT: IPP block interrupt\nITM_INT: ITM block interrupt\nPMI_INT: PMI block interrupt\nPQM_INT: PQM block interrupt\nPQS_INT: PQS block interrupt\nSIA_INT: SIA block interrupt\nSID_INT: SID block interrupt",
    /* CB_CB_INT_MASK_CONFIG     */ "BMU_INT: BMU block interrupt\nCFP_INT: CFP block interrupt\nCMM_INT: CMM block interrupt\nEPP_INT: EPP block interrupt\nETM_INT: ETM block interrupt\nIPP_INT: IPP block interrupt\nITM_INT: ITM block interrupt\nPMI_INT: PMI block interrupt\nPQM_INT: PQM block interrupt\nPQS_INT: PQS block interrupt\nSIA_INT: SIA block interrupt\nSID_INT: SID block interrupt",
    /* CB_CB_INT_RAW_STATUS      */ "BMU_INT: BMU block interrupt\nCFP_INT: CFP block interrupt\nCMM_INT: CMM block interrupt\nEPP_INT: EPP block interrupt\nETM_INT: ETM block interrupt\nIPP_INT: IPP block interrupt\nITM_INT: ITM block interrupt\nPMI_INT: PMI block interrupt\nPQM_INT: PQM block interrupt\nPQS_INT: PQS block interrupt\nSIA_INT: SIA block interrupt\nSID_INT: SID block interrupt",
    /* CB_CFP_ACTION_IA_CAPABILITY */ "The ACTION indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to ACTION Config register for descriptions of the indirect\naccess operations.",
    /* CB_CFP_ACTION_IA_CONFIG   */ "The ACTION indirect access config register is used to initiate\nread/write accesses to the ACTION table. The data to be written\nis provided via the ACTION_IA_WData register(s). Read\ndata is returned via the ACTION_IA_RData register(s).",
    /* CB_CFP_ACTION_IA_RDATA_PART0 */ "In-Profile Actions:",
    /* CB_CFP_ACTION_IA_RDATA_PART1 */ "IPF_DLIID_DGID_SLIID: DLIID, DGID, or SLIID used for in-profile destination override.\nIPF_CFP_DECAP: Pointer to entry in HDT for decap if frame is in-profile and Forward action is SLI override.\nIPF_CHANGE_FWD: Forward action (if any) when the frame is in-profile.\n0 - CF_NOP\n    Do not change the destination.\n4 - CF_SLI_OVERRIDE\n    Set SLIID (override IP results).\n6 - CF_DONT_DROP\n    Don't drop frame.\n2 - CF_FWD_TO_DLIID\n    Forward to DLIID (i.e. dliid_dgid_sliid is a DLIID).\n3 - CF_FWD_TO_DGID\n    Forward to DGID (i.e. dliid_dgid_sliid is a DGID).\n5 - CF_DROP\n    Drop frame.",
    /* CB_CFP_ACTION_IA_RDATA_PART2 */ "Out-Profile Actions:",
    /* CB_CFP_ACTION_IA_RDATA_PART3 */ "OPF_DLIID_DGID_SLIID: DLIID, DGID, or SLIID used for out-profile destination override.\nOPF_CFP_DECAP: Pointer to entry in HDT for decap if frame is out-profile and Forward action is SLI override.\nOPF_CHANGE_FWD: Forward action (if any) when the frame is out-profile.\n0 - CF_NOP\n    Do not change the destination.\n4 - CF_SLI_OVERRIDE\n    Set SLIID (override IP results).\n6 - CF_DONT_DROP\n    Don't drop frame.\n2 - CF_FWD_TO_DLIID\n    Forward to DLIID (i.e. dliid_dgid_sliid is a DLIID).\n3 - CF_FWD_TO_DGID\n    Forward to DGID (i.e. dliid_dgid_sliid is a DGID).\n5 - CF_DROP\n    Drop frame.",
    /* CB_CFP_ACTION_IA_RDATA_PART4 */ "METER: Select one of 8:0 meters; A value of zero indicates\nno metering.\nDP: DP to be overridden if change_dp is set.\n3 - DROP\n    Used as a drop indicator.\n0 - GREEN\n    Indicates a packet with low drop precedence.\n2 - RED\n    The highest drop precedence.\n1 - YELLOW\n    Indicates a packet of medium drop precedence.\nCHANGE_DP: If set, then override the DP used in metering with this DP\n(if meter = 0, then override output DP).\nCOUNTER_MODE: If counter_mode[0]=0, then the associated counters are a byte/packet pair.\nIf counter_mode[0]=1, then the associated counters are an in-profile/out-profile\npair. If counter_mode[1]=0, then the counter pair is only updated if there is\nan active primary policy (including override). If counter_mode[1]=1, then the\ncounter pair is ALWAYS updated.\nDLF_OVERRIDE: If set, and if dst FM lookup fails, override drop_ulf & drop_mlf (dont drop)\nSLI_LPBK_ENA: If set, and Change Forard policy is active, then allow frame to be sent back to the\nport on which is arrived\nOVERRIDE: When set, Actions of lower priority lookups should be ignored\nand not merged into the final result.",
    /* CB_CFP_ACTION_IA_STATUS   */ "The ACTION indirect access status register is used to provide\ninformation about ACTION indirect accesses.",
    /* CB_CFP_ACTION_IA_WDATA_PART0 */ "In-Profile Actions:",
    /* CB_CFP_ACTION_IA_WDATA_PART1 */ "IPF_DLIID_DGID_SLIID: DLIID, DGID, or SLIID used for in-profile destination override.\nIPF_CFP_DECAP: Pointer to entry in HDT for decap if frame is in-profile and Forward action is SLI override.\nIPF_CHANGE_FWD: Forward action (if any) when the frame is in-profile.\n0 - CF_NOP\n    Do not change the destination.\n4 - CF_SLI_OVERRIDE\n    Set SLIID (override IP results).\n6 - CF_DONT_DROP\n    Don't drop frame.\n2 - CF_FWD_TO_DLIID\n    Forward to DLIID (i.e. dliid_dgid_sliid is a DLIID).\n3 - CF_FWD_TO_DGID\n    Forward to DGID (i.e. dliid_dgid_sliid is a DGID).\n5 - CF_DROP\n    Drop frame.",
    /* CB_CFP_ACTION_IA_WDATA_PART2 */ "Out-Profile Actions:",
    /* CB_CFP_ACTION_IA_WDATA_PART3 */ "OPF_DLIID_DGID_SLIID: DLIID, DGID, or SLIID used for out-profile destination override.\nOPF_CFP_DECAP: Pointer to entry in HDT for decap if frame is out-profile and Forward action is SLI override.\nOPF_CHANGE_FWD: Forward action (if any) when the frame is out-profile.\n0 - CF_NOP\n    Do not change the destination.\n4 - CF_SLI_OVERRIDE\n    Set SLIID (override IP results).\n6 - CF_DONT_DROP\n    Don't drop frame.\n2 - CF_FWD_TO_DLIID\n    Forward to DLIID (i.e. dliid_dgid_sliid is a DLIID).\n3 - CF_FWD_TO_DGID\n    Forward to DGID (i.e. dliid_dgid_sliid is a DGID).\n5 - CF_DROP\n    Drop frame.",
    /* CB_CFP_ACTION_IA_WDATA_PART4 */ "METER: Select one of 8:0 meters; A value of zero indicates\nno metering.\nDP: DP to be overridden if change_dp is set.\n3 - DROP\n    Used as a drop indicator.\n0 - GREEN\n    Indicates a packet with low drop precedence.\n2 - RED\n    The highest drop precedence.\n1 - YELLOW\n    Indicates a packet of medium drop precedence.\nCHANGE_DP: If set, then override the DP used in metering with this DP\n(if meter = 0, then override output DP).\nCOUNTER_MODE: If counter_mode[0]=0, then the associated counters are a byte/packet pair.\nIf counter_mode[0]=1, then the associated counters are an in-profile/out-profile\npair. If counter_mode[1]=0, then the counter pair is only updated if there is\nan active primary policy (including override). If counter_mode[1]=1, then the\ncounter pair is ALWAYS updated.\nDLF_OVERRIDE: If set, and if dst FM lookup fails, override drop_ulf & drop_mlf (dont drop)\nSLI_LPBK_ENA: If set, and Change Forard policy is active, then allow frame to be sent back to the\nport on which is arrived\nOVERRIDE: When set, Actions of lower priority lookups should be ignored\nand not merged into the final result.",
    /* CB_CFP_ART_IA_CAPABILITY  */ "The ART indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to ART Config register for descriptions of the indirect\naccess operations.",
    /* CB_CFP_ART_IA_CONFIG      */ "The ART indirect access config register is used to initiate\nread/write accesses to the ART table. The data to be written\nis provided via the ART_IA_WData register(s). Read\ndata is returned via the ART_IA_RData register(s).",
    /* CB_CFP_ART_IA_RDATA_PART0 */ "Each TCAM entry corresponds to an entry in this redirection table.",
    /* CB_CFP_ART_IA_STATUS      */ "The ART indirect access status register is used to provide\ninformation about ART indirect accesses.",
    /* CB_CFP_ART_IA_WDATA_PART0 */ "Each TCAM entry corresponds to an entry in this redirection table.",
    /* CB_CFP_BIMC_CMD0          */ "DATA: Data field to transmit along BIMC memory chain\nType: rw",
    /* CB_CFP_BIMC_CMD1          */ "ADDR: Data field to transmit\nType: rw\nMEM: Memory number to target. Value is typically greater than 0.\nType: rw\nMEMTYPE: Type field.\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_CFP_BIMC_CMD2          */ "OPCODE: OpCode field instruction for memory.\nType: rw\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nSEND: Write 1 to initiate command transmission of CMD0/1/2 contents to the\nmemories. Otherwise zero this field if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to\nthe memories. Use this to check that SEND has taken place.\nType: w1tc",
    /* CB_CFP_BIMC_DBGCMD0       */ "DATA: Data field received from BIMC memory chain\nData field to transmit\nType: ro",
    /* CB_CFP_BIMC_DBGCMD1       */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_CFP_BIMC_DBGCMD2       */ "OPCODE: OpCode field instruction (should match transmitted value). ,\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_CFP_BIMC_ECCPAR_DEBUG  */ "MEMADDR: Memory id to execute the forced data integrity error\nType: rw\nMEMTYPE: Memory type to force data integrity error\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.\nECCPAR_CORRUPT: Type: rw\nENCODINGS\n2 - FLIP_ONEBIT_READ\n    While asserted, all reads from the memory will have one bit inverted.\n0 - NO_CORRUPTION\n    Normal operation\n1 - FORCE_UNCORRECTABLE_WRITE\n    While asserted, all writes to the memory will have two ECC (or 1 Parity) bits inverted.\n3 - FLIP_TWOBIT_READ\n    While asserted, all reads from the memory will have uncorrectable errors.\n    Two bits inverted on the read side for ECC. Not meant for usage in Parity protected memories.\nECCPAR_DISABLE: Disable ECC or Parity of selected memory. Two bits to allow for separate write/read\ndisable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single\ndisable use Bit[0].\nType: rw\nSEND: Write 1 to initiate command transmission to the memories. Otherwise zero this\nfield if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.\nUse this to check that SEND has taken place.\nType: w1tc\nJABBER_OFF: Disable ECC or Parity error reporting of selected memory(s). Separate bits\nfor disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.\nMemories with single disable use Bit[0].\nType: rw",
    /* CB_CFP_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "CORRECTABLE_ECC: Number of polling events reporting a new correctable ECC error event.\nType: counter, clear on read",
    /* CB_CFP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "UNCORRECTABLE_ECC: Number of polling events reporting a new uncorrectable ECC error event.\nType: counter, clear on read",
    /* CB_CFP_BIMC_GLOBAL_CONFIG */ "SOFT_RESET: Software sets this active high to instigate reset to the BIMC chain slaves.\nUser must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when\ndeasserting reset.\nType: rw\nRESERVE: Type: rw\nBIMC_MEM_INIT_DONE: This bit is set at the conclusion of memory ID assignment which starts after\nreset deassertion.\nType: rw\nMEM_WR_INIT: Write 1 to start the memory content initialization process for internal memories\nsupporting this memory wrapper feature.\nType: rw\nPOLL_ECC_PAR_ERROR: Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling\nof the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified.\nType: rw\nDEBUG_WRITE_EN: When this bit is set bimc_error_detection_cnt can be written.\nType: rw\nPOLL_ECC_PAR_TIMER: Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.\nMax of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC\nframes 2x(2x73) or other commands may not get serviced.\nType: rw",
    /* CB_CFP_BIMC_MEMID         */ "MAX_MEMID: Reports the last/max memid on the BIMC memory chain. Value is typically equivalent\nto the number of memories.\nType: ro",
    /* CB_CFP_BIMC_MONITOR       */ "UNCORRECTABLE_ECC_ERROR: Uncorrectable ECC event occured.\nType: w1tc\nCORRECTABLE_ECC_ERROR: Correctable ECC event occured\nType: w1tc\nPARITY_ERROR: Parity Error event occured.\nType: w1tc\nRESERVE: Type: w1tc\nBIMC_CHAIN_RCV_ERROR: Unrecognized BIMC chain command/data received.\nType: w1tc\nRCV_INVALID_OPCODE: Opcode in received response frame is illegal. Corruption, or\nslave operation error. Read BIMC_RXCMD's.\nType: w1tc\nUNANSWERED_READ: Read command returned without response by any memories. Read\nBIMC_RXCMD's to analyze what read_reg command went unanswered.\nType: w1tc",
    /* CB_CFP_BIMC_MONITOR_MASK  */ "UNCORRECTABLE_ECC_ERROR_ENABLE: Mask for Uncorrectable ECC event\nType: rw\nCORRECTABLE_ECC_ERROR_ENABLE: Mask for Correctable ECC event\nType: rw\nPARITY_ERROR_ENABLE: Mask for Parity error event\nType: rw\nBIMC_CHAIN_RCV_ERROR_ENABLE: Mask unrecognized BIMC chain command/data received. Deassert\nafter 1st complete frame sent following bimc_global_confic.soft_reset deassertion.\nType: rw\nRCV_INVALID_OPCODE: Mask illegal response frame Opcode interrupts.\nType: rw\nUNANSWERED_READ: Mask notification of unanswered read requests.\nType: rw",
    /* CB_CFP_BIMC_PARITY_ERROR_CNT */ "PARITY_ERRORS: Number of polling events reporting a new parity error event.\nType: counter, clear on read",
    /* CB_CFP_BIMC_POLLRSP0      */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_CFP_BIMC_POLLRSP1      */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_CFP_BIMC_POLLRSP2      */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_CFP_BIMC_RXCMD0        */ "DATA: Data field received from BIMC memory chain\nType: ro",
    /* CB_CFP_BIMC_RXCMD1        */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_CFP_BIMC_RXCMD2        */ "OPCODE: OpCode field instruction for memory\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_CFP_BIMC_RXRSP0        */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_CFP_BIMC_RXRSP1        */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_CFP_BIMC_RXRSP2        */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_CFP_BUCKET_IA_CAPABILITY */ "The BUCKET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_CFP_BUCKET_IA_CONFIG   */ "The BUCKET indirect access config register is used to initiate\nread/write accesses to the BUCKET table. The data to be written\nis provided via the BUCKET_IA_WData register(s). Read\ndata is returned via the BUCKET_IA_RData register(s).",
    /* CB_CFP_BUCKET_IA_RDATA_PART0 */ "Contents of Meter Excess Bucket",
    /* CB_CFP_BUCKET_IA_RDATA_PART1 */ "Contents of Meter Committed Bucket",
    /* CB_CFP_BUCKET_IA_STATUS   */ "The BUCKET indirect access status register is used to provide\ninformation about BUCKET indirect accesses.",
    /* CB_CFP_BUCKET_IA_WDATA_PART0 */ "Contents of Meter Excess Bucket",
    /* CB_CFP_BUCKET_IA_WDATA_PART1 */ "Contents of Meter Committed Bucket",
    /* CB_CFP_CB_CFP_INT_MASKED_STATUS */ "BIMC_INT: BIMC Interrupt\nTCAM_SCRUBBER_MULTI_BIT_ERROR: TCAM scrubber has detected a multi-bit error. The CB_CFP_SCRUBBER_MBE_ADDRESS\ncontains the address at which the error occurred.\nTCAM_SCRUBBER_SINGLE_BIT_ERROR: TCAM scrubber has detected a single-bit error. The CB_CFP_SCRUBBER_SBE_ADDRESS\ncontains the address at which the error occurred.\nIPP_INFO_FIFO_OVERFLOW: IPP info FIFO (storing length, dp, and tag) has overflowed. THIS SHOULD NOT\nOCCUR.\nIPP_KEY_FIFO_OVERFLOW: IPP key FIFO has overflowed. THIS SHOULD NOT OCCUR.\nMETER_BKTE_RAILED_ERROR: A CFP meter E token bucket has lost information. THIS SHOULD NOT OCCUR.\nMETER_BKTC_RAILED_ERROR: A CFP meter C token bucket has lost information. THIS SHOULD NOT OCCUR.\nMETER_FIFO_OVERFLOW: CFP Meter FIFO has overflowed. THIS SHOULD NOT OCCUR.",
    /* CB_CFP_CB_CFP_INT_MASK_CONFIG */ "BIMC_INT: BIMC Interrupt\nTCAM_SCRUBBER_MULTI_BIT_ERROR: TCAM scrubber has detected a multi-bit error. The CB_CFP_SCRUBBER_MBE_ADDRESS\ncontains the address at which the error occurred.\nTCAM_SCRUBBER_SINGLE_BIT_ERROR: TCAM scrubber has detected a single-bit error. The CB_CFP_SCRUBBER_SBE_ADDRESS\ncontains the address at which the error occurred.\nIPP_INFO_FIFO_OVERFLOW: IPP info FIFO (storing length, dp, and tag) has overflowed. THIS SHOULD NOT\nOCCUR.\nIPP_KEY_FIFO_OVERFLOW: IPP key FIFO has overflowed. THIS SHOULD NOT OCCUR.\nMETER_BKTE_RAILED_ERROR: A CFP meter E token bucket has lost information. THIS SHOULD NOT OCCUR.\nMETER_BKTC_RAILED_ERROR: A CFP meter C token bucket has lost information. THIS SHOULD NOT OCCUR.\nMETER_FIFO_OVERFLOW: CFP Meter FIFO has overflowed. THIS SHOULD NOT OCCUR.",
    /* CB_CFP_CB_CFP_INT_RAW_STATUS */ "BIMC_INT: BIMC Interrupt\nTCAM_SCRUBBER_MULTI_BIT_ERROR: TCAM scrubber has detected a multi-bit error. The CB_CFP_SCRUBBER_MBE_ADDRESS\ncontains the address at which the error occurred.\nTCAM_SCRUBBER_SINGLE_BIT_ERROR: TCAM scrubber has detected a single-bit error. The CB_CFP_SCRUBBER_SBE_ADDRESS\ncontains the address at which the error occurred.\nIPP_INFO_FIFO_OVERFLOW: IPP info FIFO (storing length, dp, and tag) has overflowed. THIS SHOULD NOT\nOCCUR.\nIPP_KEY_FIFO_OVERFLOW: IPP key FIFO has overflowed. THIS SHOULD NOT OCCUR.\nMETER_BKTE_RAILED_ERROR: A CFP meter E token bucket has lost information. THIS SHOULD NOT OCCUR.\nMETER_BKTC_RAILED_ERROR: A CFP meter C token bucket has lost information. THIS SHOULD NOT OCCUR.\nMETER_FIFO_OVERFLOW: CFP Meter FIFO has overflowed. THIS SHOULD NOT OCCUR.",
    /* CB_CFP_CFPCAM_CAMBIST_0_CONTROL */ "BIST_EN: Used to enable/disable BIST mode on the CAM.\nWhen set, BIST testing will be performed and the results will be posted upon completion.\nWhen cleared normal functional mode CAM access will be enabled .",
    /* CB_CFP_CFPCAM_CAMBIST_0_DATA_SLICE_OR_STATUS_SEL */ "BIST_DBG_DATA_SLICE_OR_STATUS_SEL: Used to select the CAM BIST status word to read following the completion of a BIST test. Also used to select the data slice when writing data directly to the CAM using the CAM BIST mechanism.",
    /* CB_CFP_CFPCAM_CAMBIST_0_DBG_CONTROL */ "BIST_DBG_EN: Enable CFPCAM_CAMBIST debug, selects one of the two CAMs (supported by the BIST engine). For single CAM macro set this register to 0x0.\nBIST_DBG_DATA_VALID: Writing a 0x1 causing a 0->1 transition indicates the data on BIST_DBG_DATA bus is valid.\nBIST_DBG_COMPARE_EN: Enables compare",
    /* CB_CFP_CFPCAM_CAMBIST_0_DBG_DATA */ "BIST_DBG_DATA: Program the slice of debug data that is selected by the CAM_BIST_DBG_DATA_SLICE_OR_STATUS_SEL register.",
    /* CB_CFP_CFPCAM_CAMBIST_0_RST */ "BIST_RSTN: Active low CAM BIST reset. Write a 0x0 and a 0x1 to reset the CAM BIST engine.",
    /* CB_CFP_CFPCAM_CAMBIST_0_SKIP_ERROR_CNT */ "BIST_SKIP_ERROR_CNT: Provides a threshold for the number of CAM BIST errors that are acceptable before reporting CAM BIST failure status.",
    /* CB_CFP_CFPCAM_CAMBIST_0_STATUS */ "BIST_STATUS: Provides read-only access to the CAM BIST status word selected by CAM_BIST_DBG_DATA_SLICE_OR_STATUS_SEL register.",
    /* CB_CFP_CFPCAM_CAMBIST_1_CONTROL */ "BIST_EN: Used to enable/disable BIST mode on the CAM.\nWhen set, BIST testing will be performed and the results will be posted upon completion.\nWhen cleared normal functional mode CAM access will be enabled .",
    /* CB_CFP_CFPCAM_CAMBIST_1_DATA_SLICE_OR_STATUS_SEL */ "BIST_DBG_DATA_SLICE_OR_STATUS_SEL: Used to select the CAM BIST status word to read following the completion of a BIST test. Also used to select the data slice when writing data directly to the CAM using the CAM BIST mechanism.",
    /* CB_CFP_CFPCAM_CAMBIST_1_DBG_CONTROL */ "BIST_DBG_EN: Enable CFPCAM_CAMBIST debug, selects one of the two CAMs (supported by the BIST engine). For single CAM macro set this register to 0x0.\nBIST_DBG_DATA_VALID: Writing a 0x1 causing a 0->1 transition indicates the data on BIST_DBG_DATA bus is valid.\nBIST_DBG_COMPARE_EN: Enables compare",
    /* CB_CFP_CFPCAM_CAMBIST_1_DBG_DATA */ "BIST_DBG_DATA: Program the slice of debug data that is selected by the CAM_BIST_DBG_DATA_SLICE_OR_STATUS_SEL register.",
    /* CB_CFP_CFPCAM_CAMBIST_1_RST */ "BIST_RSTN: Active low CAM BIST reset. Write a 0x0 and a 0x1 to reset the CAM BIST engine.",
    /* CB_CFP_CFPCAM_CAMBIST_1_SKIP_ERROR_CNT */ "BIST_SKIP_ERROR_CNT: Provides a threshold for the number of CAM BIST errors that are acceptable before reporting CAM BIST failure status.",
    /* CB_CFP_CFPCAM_CAMBIST_1_STATUS */ "BIST_STATUS: Provides read-only access to the CAM BIST status word selected by CAM_BIST_DBG_DATA_SLICE_OR_STATUS_SEL register.",
    /* CB_CFP_CFPCAM_CAMBIST_2_CONTROL */ "BIST_EN: Used to enable/disable BIST mode on the CAM.\nWhen set, BIST testing will be performed and the results will be posted upon completion.\nWhen cleared normal functional mode CAM access will be enabled .",
    /* CB_CFP_CFPCAM_CAMBIST_2_DATA_SLICE_OR_STATUS_SEL */ "BIST_DBG_DATA_SLICE_OR_STATUS_SEL: Used to select the CAM BIST status word to read following the completion of a BIST test. Also used to select the data slice when writing data directly to the CAM using the CAM BIST mechanism.",
    /* CB_CFP_CFPCAM_CAMBIST_2_DBG_CONTROL */ "BIST_DBG_EN: Enable CFPCAM_CAMBIST debug, selects one of the two CAMs (supported by the BIST engine). For single CAM macro set this register to 0x0.\nBIST_DBG_DATA_VALID: Writing a 0x1 causing a 0->1 transition indicates the data on BIST_DBG_DATA bus is valid.\nBIST_DBG_COMPARE_EN: Enables compare",
    /* CB_CFP_CFPCAM_CAMBIST_2_DBG_DATA */ "BIST_DBG_DATA: Program the slice of debug data that is selected by the CAM_BIST_DBG_DATA_SLICE_OR_STATUS_SEL register.",
    /* CB_CFP_CFPCAM_CAMBIST_2_RST */ "BIST_RSTN: Active low CAM BIST reset. Write a 0x0 and a 0x1 to reset the CAM BIST engine.",
    /* CB_CFP_CFPCAM_CAMBIST_2_SKIP_ERROR_CNT */ "BIST_SKIP_ERROR_CNT: Provides a threshold for the number of CAM BIST errors that are acceptable before reporting CAM BIST failure status.",
    /* CB_CFP_CFPCAM_CAMBIST_2_STATUS */ "BIST_STATUS: Provides read-only access to the CAM BIST status word selected by CAM_BIST_DBG_DATA_SLICE_OR_STATUS_SEL register.",
    /* CB_CFP_CFPCAM_CAMBIST_3_CONTROL */ "BIST_EN: Used to enable/disable BIST mode on the CAM.\nWhen set, BIST testing will be performed and the results will be posted upon completion.\nWhen cleared normal functional mode CAM access will be enabled .",
    /* CB_CFP_CFPCAM_CAMBIST_3_DATA_SLICE_OR_STATUS_SEL */ "BIST_DBG_DATA_SLICE_OR_STATUS_SEL: Used to select the CAM BIST status word to read following the completion of a BIST test. Also used to select the data slice when writing data directly to the CAM using the CAM BIST mechanism.",
    /* CB_CFP_CFPCAM_CAMBIST_3_DBG_CONTROL */ "BIST_DBG_EN: Enable CFPCAM_CAMBIST debug, selects one of the two CAMs (supported by the BIST engine). For single CAM macro set this register to 0x0.\nBIST_DBG_DATA_VALID: Writing a 0x1 causing a 0->1 transition indicates the data on BIST_DBG_DATA bus is valid.\nBIST_DBG_COMPARE_EN: Enables compare",
    /* CB_CFP_CFPCAM_CAMBIST_3_DBG_DATA */ "BIST_DBG_DATA: Program the slice of debug data that is selected by the CAM_BIST_DBG_DATA_SLICE_OR_STATUS_SEL register.",
    /* CB_CFP_CFPCAM_CAMBIST_3_RST */ "BIST_RSTN: Active low CAM BIST reset. Write a 0x0 and a 0x1 to reset the CAM BIST engine.",
    /* CB_CFP_CFPCAM_CAMBIST_3_SKIP_ERROR_CNT */ "BIST_SKIP_ERROR_CNT: Provides a threshold for the number of CAM BIST errors that are acceptable before reporting CAM BIST failure status.",
    /* CB_CFP_CFPCAM_CAMBIST_3_STATUS */ "BIST_STATUS: Provides read-only access to the CAM BIST status word selected by CAM_BIST_DBG_DATA_SLICE_OR_STATUS_SEL register.",
    /* CB_CFP_CFPCAM_IA_CAPABILITY */ "The CFPCAM indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to CFPCAM Config register for descriptions of the indirect\naccess operations.",
    /* CB_CFP_CFPCAM_IA_CONFIG   */ "The CFPCAM indirect access config register is used to initiate\nread/write accesses to the CFPCAM table. The data to be written\nis provided via the CFPCAM_IA_WData register(s). Read\ndata is returned via the CFPCAM_IA_RData register(s).",
    /* CB_CFP_CFPCAM_IA_RDATA_PART0 */ "This 1024 entry TCAM is the repository for CFP rules.\nThere are 2048 physical address locations.\nEven entries contain the X bits and valid bits.\nOdd entires contain the Y bits. For bit N, X[N]=0/Y[N]=0 indicates match any,\nX[N]=0/Y[N]=1 indicates match 0, and X[N]=1/Y[N]=0 indicates match 1.",
    /* CB_CFP_CFPCAM_IA_RDATA_PART1 */ "TCAM_DATA1: If addr is even, X[63:32]\nIf addr is odd, Y[63:32]\nIf COMPARE op, SearchKey[63:32]",
    /* CB_CFP_CFPCAM_IA_RDATA_PART2 */ "TCAM_DATA2: If addr is even, X[95:64]\nIf addr is odd, Y[95:64]\nIf COMPARE op, SearchKey[95:64]",
    /* CB_CFP_CFPCAM_IA_RDATA_PART3 */ "TCAM_DATA3: If addr is even, X[127:96]\nIf addr is odd, Y[127:96]\nIf COMPARE op, SearchKey[127:96]",
    /* CB_CFP_CFPCAM_IA_RDATA_PART4 */ "TCAM_DATA4: If addr is even, X[159:128]\nIf addr is odd, Y[159:128]\nIf COMPARE op, SearchKey[159:128]",
    /* CB_CFP_CFPCAM_IA_RDATA_PART5 */ "TCAM_DATA5: If addr is even, X[191:160]\nIf addr is odd, Y[191:160]\nIf COMPARE op, SearchKey[191:160]",
    /* CB_CFP_CFPCAM_IA_RDATA_PART6 */ "TCAM_VALID: 2 valid bits of the TCAM entry (not present for odd addresses)\nIf COMPARE op, this is dont care",
    /* CB_CFP_CFPCAM_IA_STATUS   */ "The CFPCAM indirect access status register is used to provide\ninformation about CFPCAM indirect accesses.",
    /* CB_CFP_CFPCAM_IA_WDATA_PART0 */ "This 1024 entry TCAM is the repository for CFP rules.\nThere are 2048 physical address locations.\nEven entries contain the X bits and valid bits.\nOdd entires contain the Y bits. For bit N, X[N]=0/Y[N]=0 indicates match any,\nX[N]=0/Y[N]=1 indicates match 0, and X[N]=1/Y[N]=0 indicates match 1.",
    /* CB_CFP_CFPCAM_IA_WDATA_PART1 */ "TCAM_DATA1: If addr is even, X[63:32]\nIf addr is odd, Y[63:32]\nIf COMPARE op, SearchKey[63:32]",
    /* CB_CFP_CFPCAM_IA_WDATA_PART2 */ "TCAM_DATA2: If addr is even, X[95:64]\nIf addr is odd, Y[95:64]\nIf COMPARE op, SearchKey[95:64]",
    /* CB_CFP_CFPCAM_IA_WDATA_PART3 */ "TCAM_DATA3: If addr is even, X[127:96]\nIf addr is odd, Y[127:96]\nIf COMPARE op, SearchKey[127:96]",
    /* CB_CFP_CFPCAM_IA_WDATA_PART4 */ "TCAM_DATA4: If addr is even, X[159:128]\nIf addr is odd, Y[159:128]\nIf COMPARE op, SearchKey[159:128]",
    /* CB_CFP_CFPCAM_IA_WDATA_PART5 */ "TCAM_DATA5: If addr is even, X[191:160]\nIf addr is odd, Y[191:160]\nIf COMPARE op, SearchKey[191:160]",
    /* CB_CFP_CFPCAM_IA_WDATA_PART6 */ "TCAM_VALID: 2 valid bits of the TCAM entry (not present for odd addresses)\nIf COMPARE op, this is dont care",
    /* CB_CFP_CFPCAM_SCRUBBER_CONFIG */ "SCRUBBER_EN: Enables Scrubber Operation.\nCORRECT_SBE: Automatically correct single bit errors if detected.\nINV_MBE: Automatically invalidate multibit error entries if detected.\nFORCE_SBE: Force Single Bit Errors in all TCAM operations.\nFORCE_MBE: Force Multi Bit Errors in all TCAM operations.",
    /* CB_CFP_CFPCAM_SCRUBBER_INTERVAL_CONFIG */ "SCRUB_INTERVAL: Number of cycles between scrub operations.\nA scrub operation consists of reading a TCAM entry, verifying ECC and correct/invalidate errors depending on config.\nAll scrub operations have the lowest priority amongst SW and HW paths.",
    /* CB_CFP_CFPCAM_SCRUBBER_MBE_ADDRESS */ "MBE_ADDRESS: Address of the last Multi Bit Error detected by scrubber.",
    /* CB_CFP_CFPCAM_SCRUBBER_SBE_ADDRESS */ "SBE_ADDRESS: Address of the last Single Bit Error detected by scrubber.",
    /* CB_CFP_GLOBAL_CONFIG      */ "General configuration settings.",
    /* CB_CFP_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_CFP_MBE_COUNT_A        */ "This register consists of the single field:",
    /* CB_CFP_MTR_CONTROL        */ "PMON_SEL: pmon_sel selects which meter to monitor.\nPMON_EN: While pmon_en deasserted, pmon registers are held reset.\nREFRESH_EN: While refresh_en is deasserted, refresh timer is held reset.\nBKTE_NODEC: When bkte_nodec is set, tokens are never decremented from bkte,\nthe packet is green/yellow.\nBKTC_NODEC: When bktc_nodec is set, tokens are never decremented from bktc,\neven when the packet is green.\nPKT_MODE_LEN: When pkt_mode is set, pkt_mode_len is used in place of pkt_len.\nBYPASS_MODE: When bypass_mode is set, dp is passed through unmodified.",
    /* CB_CFP_MTR_PARAMS         */ "METERS: number of meters\nPROFILES: number of meter profiles\nTAGBITS: number of bits in mtr_req_tag field",
    /* CB_CFP_MTR_REF_TIMER      */ "COUNT: value of 125 MHz refresh timer/counter",
    /* CB_CFP_MTR_STATUS         */ "BKTE_METER_ID: bkte error meter id\nBKTC_METER_ID: bktc error meter id\nERR_BKTE_RAILED: high assertion indicates bkte has railed; cleared on read\nERR_BKTC_RAILED: high assertion indicates bktc has railed; cleared on read\nERR_CMD_FIFO_OVFL: high assertion indicates command fifo has overflowed; cleared on read",
    /* CB_CFP_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_CFP_PMON_IA_CAPABILITY */ "The PMON indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_CFP_PMON_IA_CONFIG     */ "The PMON indirect access config register is used to initiate\nread/write accesses to the PMON table. The data to be written\nis provided via the PMON_IA_WData register(s). Read\ndata is returned via the PMON_IA_RData register(s).",
    /* CB_CFP_PMON_IA_RDATA_PART0 */ "low order data bits for 64b PMON register",
    /* CB_CFP_PMON_IA_RDATA_PART1 */ "high order data bits for 64b PMON register",
    /* CB_CFP_PMON_IA_STATUS     */ "The PMON indirect access status register is used to provide\ninformation about PMON indirect accesses.",
    /* CB_CFP_PMON_IA_WDATA_PART0 */ "low order data bits for 64b PMON register",
    /* CB_CFP_PMON_IA_WDATA_PART1 */ "high order data bits for 64b PMON register",
    /* CB_CFP_PPTR_IA_CAPABILITY */ "The PPTR indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_CFP_PPTR_IA_CONFIG     */ "The PPTR indirect access config register is used to initiate\nread/write accesses to the PPTR table. The data to be written\nis provided via the PPTR_IA_WData register(s). Read\ndata is returned via the PPTR_IA_RData register(s).",
    /* CB_CFP_PPTR_IA_RDATA_PART0 */ "Selects a profile from the profile table for each meter",
    /* CB_CFP_PPTR_IA_STATUS     */ "The PPTR indirect access status register is used to provide\ninformation about PPTR indirect accesses.",
    /* CB_CFP_PPTR_IA_WDATA_PART0 */ "Selects a profile from the profile table for each meter",
    /* CB_CFP_PROFILE_IA_CAPABILITY */ "The PROFILE indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_CFP_PROFILE_IA_CONFIG  */ "The PROFILE indirect access config register is used to initiate\nread/write accesses to the PROFILE table. The data to be written\nis provided via the PROFILE_IA_WData register(s). Read\ndata is returned via the PROFILE_IA_RData register(s).",
    /* CB_CFP_PROFILE_IA_RDATA_PART0 */ "Burst Size and Rate Config for Committed Bucket",
    /* CB_CFP_PROFILE_IA_RDATA_PART1 */ "Burst Size and Rate Config for Excess Bucket",
    /* CB_CFP_PROFILE_IA_RDATA_PART2 */ "Config Options",
    /* CB_CFP_PROFILE_IA_STATUS  */ "The PROFILE indirect access status register is used to provide\ninformation about PROFILE indirect accesses.",
    /* CB_CFP_PROFILE_IA_WDATA_PART0 */ "Burst Size and Rate Config for Committed Bucket",
    /* CB_CFP_PROFILE_IA_WDATA_PART1 */ "Burst Size and Rate Config for Excess Bucket",
    /* CB_CFP_PROFILE_IA_WDATA_PART2 */ "Config Options",
    /* CB_CFP_RSCALE_IA_CAPABILITY */ "The RSCALE indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_CFP_RSCALE_IA_CONFIG   */ "The RSCALE indirect access config register is used to initiate\nread/write accesses to the RSCALE table. The data to be written\nis provided via the RSCALE_IA_WData register(s). Read\ndata is returned via the RSCALE_IA_RData register(s).",
    /* CB_CFP_RSCALE_IA_RDATA_PART0 */ "Meter Refresh Scale",
    /* CB_CFP_RSCALE_IA_STATUS   */ "The RSCALE indirect access status register is used to provide\ninformation about RSCALE indirect accesses.",
    /* CB_CFP_RSCALE_IA_WDATA_PART0 */ "Meter Refresh Scale",
    /* CB_CFP_SBE_COUNT_A        */ "This register consists of the single field:",
    /* CB_CFP_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_CFP_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_CFP_STAT_IA_CAPABILITY */ "The STAT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to STAT Config register for descriptions of the indirect\naccess operations.",
    /* CB_CFP_STAT_IA_CONFIG     */ "The STAT indirect access config register is used to initiate\nread/write accesses to the STAT table. The data to be written\nis provided via the STAT_IA_WData register(s). Read\ndata is returned via the STAT_IA_RData register(s).",
    /* CB_CFP_STAT_IA_RDATA_PART0 */ "STAT RAM Read data Register 0\nIf count_mode = 2'bx0, then STAT ram will store the 38 bit byte counter\nand 32 bit packet coutner\nIf count_mode = 2'bx1, then STAT ram will store the 38 bit inprofile\npacket counter and 32 bit outprofile packet counter",
    /* CB_CFP_STAT_IA_RDATA_PART1 */ "STAT RAM Read data Register 0\nIf count_mode = 2'bx0, then STAT ram will store the 38 bit byte counter\nand 32 bit packet coutner\nIf count_mode = 2'bx1, then STAT ram will store the 38 bit inprofile\npacket counter and 32 bit outprofile packet counter",
    /* CB_CFP_STAT_IA_RDATA_PART2 */ "STAT RAM Read data Register 2\nIf count_mode = 2'bx0, then STAT ram will store the 38 bit byte counter\nand 32 bit packet coutner\nIf count_mode = 2'bx1, then STAT ram will store the 38 bit inprofile\npacket counter and 32 bit outprofile packet counter",
    /* CB_CFP_STAT_IA_RDATA_PART3 */ "STAT RAM Read data Register 3\nIf count_mode = 2'bx0, then STAT ram will store the 38 bit byte counter\nand 32 bit packet coutner\nIf count_mode = 2'bx1, then STAT ram will store the 38 bit inprofile\npacket counter and 32 bit outprofile packet counter",
    /* CB_CFP_STAT_IA_STATUS     */ "The STAT indirect access status register is used to provide\ninformation about STAT indirect accesses.",
    /* CB_CFP_STAT_IA_WDATA_PART0 */ "STAT RAM Read data Register 0\nIf count_mode = 2'bx0, then STAT ram will store the 38 bit byte counter\nand 32 bit packet coutner\nIf count_mode = 2'bx1, then STAT ram will store the 38 bit inprofile\npacket counter and 32 bit outprofile packet counter",
    /* CB_CFP_STAT_IA_WDATA_PART1 */ "STAT RAM Read data Register 0\nIf count_mode = 2'bx0, then STAT ram will store the 38 bit byte counter\nand 32 bit packet coutner\nIf count_mode = 2'bx1, then STAT ram will store the 38 bit inprofile\npacket counter and 32 bit outprofile packet counter",
    /* CB_CFP_STAT_IA_WDATA_PART2 */ "STAT RAM Read data Register 2\nIf count_mode = 2'bx0, then STAT ram will store the 38 bit byte counter\nand 32 bit packet coutner\nIf count_mode = 2'bx1, then STAT ram will store the 38 bit inprofile\npacket counter and 32 bit outprofile packet counter",
    /* CB_CFP_STAT_IA_WDATA_PART3 */ "STAT RAM Read data Register 3\nIf count_mode = 2'bx0, then STAT ram will store the 38 bit byte counter\nand 32 bit packet coutner\nIf count_mode = 2'bx1, then STAT ram will store the 38 bit inprofile\npacket counter and 32 bit outprofile packet counter",
    /* CB_CFP_TCAM_CONFIG        */ "CFP uses four instances of a TCAM hard macro (256 rules each).\nFrom this register, individual TCAMs can be\nput in power down mode. Also, the reset field can be\nused to invalidate ALL entries.",
    /* CB_CFP_TECC_IA_CAPABILITY */ "The TECC indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to TECC Config register for descriptions of the indirect\naccess operations.",
    /* CB_CFP_TECC_IA_CONFIG     */ "The TECC indirect access config register is used to initiate\nread/write accesses to the TECC table. The data to be written\nis provided via the TECC_IA_WData register(s). Read\ndata is returned via the TECC_IA_RData register(s).",
    /* CB_CFP_TECC_IA_RDATA_PART0 */ "Each entry holds the ECC of a corresponding TCAM word.",
    /* CB_CFP_TECC_IA_STATUS     */ "The TECC indirect access status register is used to provide\ninformation about TECC indirect accesses.",
    /* CB_CFP_TECC_IA_WDATA_PART0 */ "Each entry holds the ECC of a corresponding TCAM word.",
    /* CB_CFP_WRT_IA_CAPABILITY  */ "The WRT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to WRT Config register for descriptions of the indirect\naccess operations.",
    /* CB_CFP_WRT_IA_CONFIG      */ "The WRT indirect access config register is used to initiate\nread/write accesses to the WRT table. The data to be written\nis provided via the WRT_IA_WData register(s). Read\ndata is returned via the WRT_IA_RData register(s).",
    /* CB_CFP_WRT_IA_RDATA_PART0 */ "Wide Rule Table\nCFP Supports combining an even/odd pair of consecutive rules into a\nwide rule. This is implemented using the\nWRT(wide rule table). WRT is a 1024x1b table. If an\nentry N is 0, it means that rules N*2 and N*2+1 are 2 narrow rules.\nIf entry N is 1, it means the rules N*2 and N*2+1 are combined to form\na wide rule.",
    /* CB_CFP_WRT_IA_STATUS      */ "The WRT indirect access status register is used to provide\ninformation about WRT indirect accesses.",
    /* CB_CFP_WRT_IA_WDATA_PART0 */ "Wide Rule Table\nCFP Supports combining an even/odd pair of consecutive rules into a\nwide rule. This is implemented using the\nWRT(wide rule table). WRT is a 1024x1b table. If an\nentry N is 0, it means that rules N*2 and N*2+1 are 2 narrow rules.\nIf entry N is 1, it means the rules N*2 and N*2+1 are combined to form\na wide rule.",
    /* CB_CMM_BIMC_CMD0          */ "DATA: Data field to transmit along BIMC memory chain\nType: rw",
    /* CB_CMM_BIMC_CMD1          */ "ADDR: Data field to transmit\nType: rw\nMEM: Memory number to target. Value is typically greater than 0.\nType: rw\nMEMTYPE: Type field.\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_CMM_BIMC_CMD2          */ "OPCODE: OpCode field instruction for memory.\nType: rw\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nSEND: Write 1 to initiate command transmission of CMD0/1/2 contents to the\nmemories. Otherwise zero this field if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to\nthe memories. Use this to check that SEND has taken place.\nType: w1tc",
    /* CB_CMM_BIMC_DBGCMD0       */ "DATA: Data field received from BIMC memory chain\nData field to transmit\nType: ro",
    /* CB_CMM_BIMC_DBGCMD1       */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_CMM_BIMC_DBGCMD2       */ "OPCODE: OpCode field instruction (should match transmitted value). ,\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_CMM_BIMC_ECCPAR_DEBUG  */ "MEMADDR: Memory id to execute the forced data integrity error\nType: rw\nMEMTYPE: Memory type to force data integrity error\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.\nECCPAR_CORRUPT: Type: rw\nENCODINGS\n2 - FLIP_ONEBIT_READ\n    While asserted, all reads from the memory will have one bit inverted.\n0 - NO_CORRUPTION\n    Normal operation\n1 - FORCE_UNCORRECTABLE_WRITE\n    While asserted, all writes to the memory will have two ECC (or 1 Parity) bits inverted.\n3 - FLIP_TWOBIT_READ\n    While asserted, all reads from the memory will have uncorrectable errors.\n    Two bits inverted on the read side for ECC. Not meant for usage in Parity protected memories.\nECCPAR_DISABLE: Disable ECC or Parity of selected memory. Two bits to allow for separate write/read\ndisable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single\ndisable use Bit[0].\nType: rw\nSEND: Write 1 to initiate command transmission to the memories. Otherwise zero this\nfield if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.\nUse this to check that SEND has taken place.\nType: w1tc\nJABBER_OFF: Disable ECC or Parity error reporting of selected memory(s). Separate bits\nfor disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.\nMemories with single disable use Bit[0].\nType: rw",
    /* CB_CMM_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "CORRECTABLE_ECC: Number of polling events reporting a new correctable ECC error event.\nType: counter, clear on read",
    /* CB_CMM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "UNCORRECTABLE_ECC: Number of polling events reporting a new uncorrectable ECC error event.\nType: counter, clear on read",
    /* CB_CMM_BIMC_GLOBAL_CONFIG */ "SOFT_RESET: Software sets this active high to instigate reset to the BIMC chain slaves.\nUser must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when\ndeasserting reset.\nType: rw\nRESERVE: Type: rw\nBIMC_MEM_INIT_DONE: This bit is set at the conclusion of memory ID assignment which starts after\nreset deassertion.\nType: rw\nMEM_WR_INIT: Write 1 to start the memory content initialization process for internal memories\nsupporting this memory wrapper feature.\nType: rw\nPOLL_ECC_PAR_ERROR: Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling\nof the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified.\nType: rw\nDEBUG_WRITE_EN: When this bit is set bimc_error_detection_cnt can be written.\nType: rw\nPOLL_ECC_PAR_TIMER: Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.\nMax of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC\nframes 2x(2x73) or other commands may not get serviced.\nType: rw",
    /* CB_CMM_BIMC_MEMID         */ "MAX_MEMID: Reports the last/max memid on the BIMC memory chain. Value is typically equivalent\nto the number of memories.\nType: ro",
    /* CB_CMM_BIMC_MONITOR       */ "UNCORRECTABLE_ECC_ERROR: Uncorrectable ECC event occured.\nType: w1tc\nCORRECTABLE_ECC_ERROR: Correctable ECC event occured\nType: w1tc\nPARITY_ERROR: Parity Error event occured.\nType: w1tc\nRESERVE: Type: w1tc\nBIMC_CHAIN_RCV_ERROR: Unrecognized BIMC chain command/data received.\nType: w1tc\nRCV_INVALID_OPCODE: Opcode in received response frame is illegal. Corruption, or\nslave operation error. Read BIMC_RXCMD's.\nType: w1tc\nUNANSWERED_READ: Read command returned without response by any memories. Read\nBIMC_RXCMD's to analyze what read_reg command went unanswered.\nType: w1tc",
    /* CB_CMM_BIMC_MONITOR_MASK  */ "UNCORRECTABLE_ECC_ERROR_ENABLE: Mask for Uncorrectable ECC event\nType: rw\nCORRECTABLE_ECC_ERROR_ENABLE: Mask for Correctable ECC event\nType: rw\nPARITY_ERROR_ENABLE: Mask for Parity error event\nType: rw\nBIMC_CHAIN_RCV_ERROR_ENABLE: Mask unrecognized BIMC chain command/data received. Deassert\nafter 1st complete frame sent following bimc_global_confic.soft_reset deassertion.\nType: rw\nRCV_INVALID_OPCODE: Mask illegal response frame Opcode interrupts.\nType: rw\nUNANSWERED_READ: Mask notification of unanswered read requests.\nType: rw",
    /* CB_CMM_BIMC_PARITY_ERROR_CNT */ "PARITY_ERRORS: Number of polling events reporting a new parity error event.\nType: counter, clear on read",
    /* CB_CMM_BIMC_POLLRSP0      */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_CMM_BIMC_POLLRSP1      */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_CMM_BIMC_POLLRSP2      */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_CMM_BIMC_RXCMD0        */ "DATA: Data field received from BIMC memory chain\nType: ro",
    /* CB_CMM_BIMC_RXCMD1        */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_CMM_BIMC_RXCMD2        */ "OPCODE: OpCode field instruction for memory\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_CMM_BIMC_RXRSP0        */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_CMM_BIMC_RXRSP1        */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_CMM_BIMC_RXRSP2        */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_CMM_CB_CMM_INT_MASKED_STATUS */ "BIMC_INT: BIMC interrupt\nPM_CNT_DONE: PM counter done when in count down mode\nRD_0_ADDR_ERR: Read Port 0 address out of range error\nRD_1_ADDR_ERR: Read Port 1 address out of range error\nRD_2_ADDR_ERR: Read Port 2 address out of range error\nRD_3_ADDR_ERR: Read Port 3 address out of range error\nWR_0_ADDR_ERR: Write Port 0 address out of range error\nWR_1_ADDR_ERR: Write Port 1 address out of range error\nWR_2_ADDR_ERR: Write Port 2 address out of range error\nWR_3_ADDR_ERR: Write Port 3 address out of range error\nRD_0_OVFLW_ERR: Read Port 0 FIFO overflow error\nRD_1_OVFLW_ERR: Read Port 1 FIFO overflow error\nRD_2_OVFLW_ERR: Read Port 2 FIFO overflow error\nRD_3_OVFLW_ERR: Read Port 3 FIFO overflow error\nWR_0_OVFLW_ERR: Write Port 0 FIFO overflow error\nWR_1_OVFLW_ERR: Write Port 1 FIFO overflow error\nWR_2_OVFLW_ERR: Write Port 2 FIFO overflow error\nWR_3_OVFLW_ERR: Write Port 3 FIFO overflow error",
    /* CB_CMM_CB_CMM_INT_MASK_CONFIG */ "BIMC_INT: BIMC interrupt\nPM_CNT_DONE: PM counter done when in count down mode\nRD_0_ADDR_ERR: Read Port 0 address out of range error\nRD_1_ADDR_ERR: Read Port 1 address out of range error\nRD_2_ADDR_ERR: Read Port 2 address out of range error\nRD_3_ADDR_ERR: Read Port 3 address out of range error\nWR_0_ADDR_ERR: Write Port 0 address out of range error\nWR_1_ADDR_ERR: Write Port 1 address out of range error\nWR_2_ADDR_ERR: Write Port 2 address out of range error\nWR_3_ADDR_ERR: Write Port 3 address out of range error\nRD_0_OVFLW_ERR: Read Port 0 FIFO overflow error\nRD_1_OVFLW_ERR: Read Port 1 FIFO overflow error\nRD_2_OVFLW_ERR: Read Port 2 FIFO overflow error\nRD_3_OVFLW_ERR: Read Port 3 FIFO overflow error\nWR_0_OVFLW_ERR: Write Port 0 FIFO overflow error\nWR_1_OVFLW_ERR: Write Port 1 FIFO overflow error\nWR_2_OVFLW_ERR: Write Port 2 FIFO overflow error\nWR_3_OVFLW_ERR: Write Port 3 FIFO overflow error",
    /* CB_CMM_CB_CMM_INT_RAW_STATUS */ "BIMC_INT: BIMC interrupt\nPM_CNT_DONE: PM counter done when in count down mode\nRD_0_ADDR_ERR: Read Port 0 address out of range error\nRD_1_ADDR_ERR: Read Port 1 address out of range error\nRD_2_ADDR_ERR: Read Port 2 address out of range error\nRD_3_ADDR_ERR: Read Port 3 address out of range error\nWR_0_ADDR_ERR: Write Port 0 address out of range error\nWR_1_ADDR_ERR: Write Port 1 address out of range error\nWR_2_ADDR_ERR: Write Port 2 address out of range error\nWR_3_ADDR_ERR: Write Port 3 address out of range error\nRD_0_OVFLW_ERR: Read Port 0 FIFO overflow error\nRD_1_OVFLW_ERR: Read Port 1 FIFO overflow error\nRD_2_OVFLW_ERR: Read Port 2 FIFO overflow error\nRD_3_OVFLW_ERR: Read Port 3 FIFO overflow error\nWR_0_OVFLW_ERR: Write Port 0 FIFO overflow error\nWR_1_OVFLW_ERR: Write Port 1 FIFO overflow error\nWR_2_OVFLW_ERR: Write Port 2 FIFO overflow error\nWR_3_OVFLW_ERR: Write Port 3 FIFO overflow error",
    /* CB_CMM_DBG_CTRL_0         */ "RD_PORT_0_DBG: 'Read port 0 debug control, allows the servicing of a port to be delayed. '\n'Can be used to test back pressure in the system or functionally to throttle a port. '\n'0 = full performance '\n'1 = service every 2 clock cycles '\n'2 = service every 4 clock cycles '\n'3 = service every 8 clock cycles '\n'4 = service every 16 clock cycles '\n'5 = service every 32 clock cycles '\n'6 = service every 64 clock cycles '\nRD_PORT_1_DBG: 'Read port 1 debug control'\nRD_PORT_2_DBG: 'Read port 2 debug control'\nRD_PORT_3_DBG: 'Read port 3 debug control'",
    /* CB_CMM_DBG_CTRL_1         */ "WR_PORT_0_DBG: 'Write port 0 debug control, allows the servicing of a port to be delayed. '\n'Can be used to test back pressure in the system or functionally to throttle a port. '\n'0 = full performance '\n'1 = service every 2 clock cycles '\n'2 = service every 4 clock cycles '\n'3 = service every 8 clock cycles '\n'4 = service every 16 clock cycles '\n'5 = service every 32 clock cycles '\n'6 = service every 64 clock cycles '\nWR_PORT_1_DBG: 'Write port 1 debug control'\nWR_PORT_2_DBG: 'Write port 2 debug control'\nWR_PORT_3_DBG: 'Write port 3 debug control'",
    /* CB_CMM_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_CMM_INIT_CTRL          */ "INIT_ENABLE: 'This register can be written to begin the CMM memory initialization process. '\n'Write a 1 to begin the process'",
    /* CB_CMM_INIT_STAT          */ "INIT_DONE: 'This register can be read to determine when the CMM memory initialization process '\n'is done. 0 = not done, 1 = done'",
    /* CB_CMM_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_CMM_PM_CTRL_0          */ "PM_ENABLE: 'Performance monitor read clear and enable control. '\n'1 = Performance monitor enabled. '\n'0 = Performance monitor halted, latency histogram and total transaction counter values can be read. '\n'All histogram and transaction counter registers are cleared when this register is written from '\n'0 to 1. The performance monitor interrupt source is also cleared on a 0 to 1 write. '\nPM_MODE: 'Performance monitor mode.'\n'0 = histogram counters are free running when pm_enable is a 0 '\n'1 = histogram counters will stop after 1000 x pm_count_value port transactions '\nPM_PORT_SEL: 'This register selects which set of read or write port histogram and total transaction counters to read. '\n'0 = Read port 0 '\n'1 = Read port 1 '\n'2 = Read port 2 '\n'3 = Read port 3 '\n'4 = Write port 0 '\n'5 = Write port 1 '\n'6 = Write port 2 '\n'7 = Write port 3 '\nPM_BASE_LATENCY: 'There are 16, 40 bit histogram counters in the performance monitor, this register sets the base latency to record. '\n'For example, if this register is set to a value of 8, the 16 latency histogram counters will record the following values: '\n'histogram counter 0 = latencies of 8 or less. '\n'histogram counter 1 = latencies of 9. '\n'histogram counter 2 = latencies of 10. '\n'histogram counter 3 = latencies of 11. '\n'... '\n'histogram counter 14 = latencies of 22. '\n'histogram counter 15 = latencies of 23 and higher. '",
    /* CB_CMM_PM_CTRL_1          */ "PM_COUNT_VALUE: 'Number of port transactions x 1000 after which counting will stop when pm_mode is set to 1.'",
    /* CB_CMM_PM_STAT_HI         */ "PM_HIST_HI: 'Historgram results 39:32.'",
    /* CB_CMM_PM_STAT_LO         */ "PM_HIST_LO: 'Historgram results 31:0.'",
    /* CB_CMM_PM_TOT_TRANS_HI    */ "PM_TOT_TRANS_HI: 'Total transaction count results 63:32.'",
    /* CB_CMM_PM_TOT_TRANS_LO    */ "PM_TOT_TRANS_LO: 'Total transaction count results 31:0.'",
    /* CB_CMM_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_CMM_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_EPP_BIMC_CMD0          */ "DATA: Data field to transmit along BIMC memory chain\nType: rw",
    /* CB_EPP_BIMC_CMD1          */ "ADDR: Data field to transmit\nType: rw\nMEM: Memory number to target. Value is typically greater than 0.\nType: rw\nMEMTYPE: Type field.\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_EPP_BIMC_CMD2          */ "OPCODE: OpCode field instruction for memory.\nType: rw\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nSEND: Write 1 to initiate command transmission of CMD0/1/2 contents to the\nmemories. Otherwise zero this field if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to\nthe memories. Use this to check that SEND has taken place.\nType: w1tc",
    /* CB_EPP_BIMC_DBGCMD0       */ "DATA: Data field received from BIMC memory chain\nData field to transmit\nType: ro",
    /* CB_EPP_BIMC_DBGCMD1       */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_EPP_BIMC_DBGCMD2       */ "OPCODE: OpCode field instruction (should match transmitted value). ,\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_EPP_BIMC_ECCPAR_DEBUG  */ "MEMADDR: Memory id to execute the forced data integrity error\nType: rw\nMEMTYPE: Memory type to force data integrity error\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.\nECCPAR_CORRUPT: Type: rw\nENCODINGS\n2 - FLIP_ONEBIT_READ\n    While asserted, all reads from the memory will have one bit inverted.\n0 - NO_CORRUPTION\n    Normal operation\n1 - FORCE_UNCORRECTABLE_WRITE\n    While asserted, all writes to the memory will have two ECC (or 1 Parity) bits inverted.\n3 - FLIP_TWOBIT_READ\n    While asserted, all reads from the memory will have uncorrectable errors.\n    Two bits inverted on the read side for ECC. Not meant for usage in Parity protected memories.\nECCPAR_DISABLE: Disable ECC or Parity of selected memory. Two bits to allow for separate write/read\ndisable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single\ndisable use Bit[0].\nType: rw\nSEND: Write 1 to initiate command transmission to the memories. Otherwise zero this\nfield if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.\nUse this to check that SEND has taken place.\nType: w1tc\nJABBER_OFF: Disable ECC or Parity error reporting of selected memory(s). Separate bits\nfor disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.\nMemories with single disable use Bit[0].\nType: rw",
    /* CB_EPP_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "CORRECTABLE_ECC: Number of polling events reporting a new correctable ECC error event.\nType: counter, clear on read",
    /* CB_EPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "UNCORRECTABLE_ECC: Number of polling events reporting a new uncorrectable ECC error event.\nType: counter, clear on read",
    /* CB_EPP_BIMC_GLOBAL_CONFIG */ "SOFT_RESET: Software sets this active high to instigate reset to the BIMC chain slaves.\nUser must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when\ndeasserting reset.\nType: rw\nRESERVE: Type: rw\nBIMC_MEM_INIT_DONE: This bit is set at the conclusion of memory ID assignment which starts after\nreset deassertion.\nType: rw\nMEM_WR_INIT: Write 1 to start the memory content initialization process for internal memories\nsupporting this memory wrapper feature.\nType: rw\nPOLL_ECC_PAR_ERROR: Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling\nof the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified.\nType: rw\nDEBUG_WRITE_EN: When this bit is set bimc_error_detection_cnt can be written.\nType: rw\nPOLL_ECC_PAR_TIMER: Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.\nMax of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC\nframes 2x(2x73) or other commands may not get serviced.\nType: rw",
    /* CB_EPP_BIMC_MEMID         */ "MAX_MEMID: Reports the last/max memid on the BIMC memory chain. Value is typically equivalent\nto the number of memories.\nType: ro",
    /* CB_EPP_BIMC_MONITOR       */ "UNCORRECTABLE_ECC_ERROR: Uncorrectable ECC event occured.\nType: w1tc\nCORRECTABLE_ECC_ERROR: Correctable ECC event occured\nType: w1tc\nPARITY_ERROR: Parity Error event occured.\nType: w1tc\nRESERVE: Type: w1tc\nBIMC_CHAIN_RCV_ERROR: Unrecognized BIMC chain command/data received.\nType: w1tc\nRCV_INVALID_OPCODE: Opcode in received response frame is illegal. Corruption, or\nslave operation error. Read BIMC_RXCMD's.\nType: w1tc\nUNANSWERED_READ: Read command returned without response by any memories. Read\nBIMC_RXCMD's to analyze what read_reg command went unanswered.\nType: w1tc",
    /* CB_EPP_BIMC_MONITOR_MASK  */ "UNCORRECTABLE_ECC_ERROR_ENABLE: Mask for Uncorrectable ECC event\nType: rw\nCORRECTABLE_ECC_ERROR_ENABLE: Mask for Correctable ECC event\nType: rw\nPARITY_ERROR_ENABLE: Mask for Parity error event\nType: rw\nBIMC_CHAIN_RCV_ERROR_ENABLE: Mask unrecognized BIMC chain command/data received. Deassert\nafter 1st complete frame sent following bimc_global_confic.soft_reset deassertion.\nType: rw\nRCV_INVALID_OPCODE: Mask illegal response frame Opcode interrupts.\nType: rw\nUNANSWERED_READ: Mask notification of unanswered read requests.\nType: rw",
    /* CB_EPP_BIMC_PARITY_ERROR_CNT */ "PARITY_ERRORS: Number of polling events reporting a new parity error event.\nType: counter, clear on read",
    /* CB_EPP_BIMC_POLLRSP0      */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_EPP_BIMC_POLLRSP1      */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_EPP_BIMC_POLLRSP2      */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_EPP_BIMC_RXCMD0        */ "DATA: Data field received from BIMC memory chain\nType: ro",
    /* CB_EPP_BIMC_RXCMD1        */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_EPP_BIMC_RXCMD2        */ "OPCODE: OpCode field instruction for memory\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_EPP_BIMC_RXRSP0        */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_EPP_BIMC_RXRSP1        */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_EPP_BIMC_RXRSP2        */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_EPP_CAL_SLOTS          */ "NUM_SLOTS: Specifies the number of slots in the EPP-SID Calender.",
    /* CB_EPP_CB_EPP_INT_MASKED_STATUS */ "TTL_UPDATE_FAIL_ZERO_VAL: Indicates that TLL update directive failed to execute, since\nthe TTL value in the packet was zero.\nRES1: Reserved\nTTL_UPDATE_FAIL_NO_TTL: Indicates that TLL update directive failed to execute, since\nthe TTL field was not present in the packet's list of headers.\nRES2: Reserved\nSVLAN_EDIT_FAIL: Indicates that SVLAN edit directive failed to execute, since\nSVLAN was not present in the packet's list of headers.\nRES3: Reserved\nPTP_EDIT_FAIL: Indicates PTP correction directive failed to execute, since\na PTP header was not present in the packet's list of headers.\nRES4: Reserved\nEORE_DIRECTIVE: Indicates and end or record error occured. An end of record error occurs for\nany of the following reasons,\n1. An EOR (end of record) directive was missing from the encap record.\n2. An EORE (end of record error) directive was present in the encap record.\n3. An unknown directive (opcode) was encountered in the encap record.\nRES5: Reserved\nDSCP_REWRITE_FAIL: Indicates that DSCP rewrite failed to execute, since\nDSCP was not found in the packet's list of headers\nRES6: Reserved\nCVLAN_EDIT_FAIL: Indicates that CVLAN edit directive failed to execute, since\nCVLAN was not found in the packet's headers.\nPD_STACK_OVERFLOW: Indicates that the number of headers in parse descriptor stack has exceeded 19\nheaders (the maximum supported, including the PAYLOAD header type).\nPD_UNKNOWN_HEADER_TYPE: Indicates that the parse descriptor contained a header type value unknown\nto the EPP. This prevents the EPP from correctly re-assembling a well formed\npacket, and causes the EPP to drop the packet.\nRES7: Reserved\nPACKET_DROP: Indicates that a packet was dropped by the hardware.\nPACKET_ERROR: Inidcates that a packet was Errored out due Error received from BMU.\nBIMC: When set this indicates that the BIMC controller is asserting an\ninterrupt condition.",
    /* CB_EPP_CB_EPP_INT_MASK_CONFIG */ "TTL_UPDATE_FAIL_ZERO_VAL: Indicates that TLL update directive failed to execute, since\nthe TTL value in the packet was zero.\nRES1: Reserved\nTTL_UPDATE_FAIL_NO_TTL: Indicates that TLL update directive failed to execute, since\nthe TTL field was not present in the packet's list of headers.\nRES2: Reserved\nSVLAN_EDIT_FAIL: Indicates that SVLAN edit directive failed to execute, since\nSVLAN was not present in the packet's list of headers.\nRES3: Reserved\nPTP_EDIT_FAIL: Indicates PTP correction directive failed to execute, since\na PTP header was not present in the packet's list of headers.\nRES4: Reserved\nEORE_DIRECTIVE: Indicates and end or record error occured. An end of record error occurs for\nany of the following reasons,\n1. An EOR (end of record) directive was missing from the encap record.\n2. An EORE (end of record error) directive was present in the encap record.\n3. An unknown directive (opcode) was encountered in the encap record.\nRES5: Reserved\nDSCP_REWRITE_FAIL: Indicates that DSCP rewrite failed to execute, since\nDSCP was not found in the packet's list of headers\nRES6: Reserved\nCVLAN_EDIT_FAIL: Indicates that CVLAN edit directive failed to execute, since\nCVLAN was not found in the packet's headers.\nPD_STACK_OVERFLOW: Indicates that the number of headers in parse descriptor stack has exceeded 19\nheaders (the maximum supported, including the PAYLOAD header type).\nPD_UNKNOWN_HEADER_TYPE: Indicates that the parse descriptor contained a header type value unknown\nto the EPP. This prevents the EPP from correctly re-assembling a well formed\npacket, and causes the EPP to drop the packet.\nRES7: Reserved\nPACKET_DROP: Indicates that a packet was dropped by the hardware.\nPACKET_ERROR: Inidcates that a packet was Errored out due Error received from BMU.\nBIMC: When set this indicates that the BIMC controller is asserting an\ninterrupt condition.",
    /* CB_EPP_CB_EPP_INT_RAW_STATUS */ "TTL_UPDATE_FAIL_ZERO_VAL: Indicates that TLL update directive failed to execute, since\nthe TTL value in the packet was zero.\nRES1: Reserved\nTTL_UPDATE_FAIL_NO_TTL: Indicates that TLL update directive failed to execute, since\nthe TTL field was not present in the packet's list of headers.\nRES2: Reserved\nSVLAN_EDIT_FAIL: Indicates that SVLAN edit directive failed to execute, since\nSVLAN was not present in the packet's list of headers.\nRES3: Reserved\nPTP_EDIT_FAIL: Indicates PTP correction directive failed to execute, since\na PTP header was not present in the packet's list of headers.\nRES4: Reserved\nEORE_DIRECTIVE: Indicates and end or record error occured. An end of record error occurs for\nany of the following reasons,\n1. An EOR (end of record) directive was missing from the encap record.\n2. An EORE (end of record error) directive was present in the encap record.\n3. An unknown directive (opcode) was encountered in the encap record.\nRES5: Reserved\nDSCP_REWRITE_FAIL: Indicates that DSCP rewrite failed to execute, since\nDSCP was not found in the packet's list of headers\nRES6: Reserved\nCVLAN_EDIT_FAIL: Indicates that CVLAN edit directive failed to execute, since\nCVLAN was not found in the packet's headers.\nPD_STACK_OVERFLOW: Indicates that the number of headers in parse descriptor stack has exceeded 19\nheaders (the maximum supported, including the PAYLOAD header type).\nPD_UNKNOWN_HEADER_TYPE: Indicates that the parse descriptor contained a header type value unknown\nto the EPP. This prevents the EPP from correctly re-assembling a well formed\npacket, and causes the EPP to drop the packet.\nRES7: Reserved\nPACKET_DROP: Indicates that a packet was dropped by the hardware.\nPACKET_ERROR: Inidcates that a packet was Errored out due Error received from BMU.\nBIMC: When set this indicates that the BIMC controller is asserting an\ninterrupt condition.",
    /* CB_EPP_COUNT_EPP_DROP_COUNT_A */ "Indexed by 0ocenum EPP_DROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_EPP_COUNT_EPP_ERR_COUNT_A */ "Indexed by 0ocenum EPP_ERR_Counter_e%.\nThis register consists of the single field:",
    /* CB_EPP_COUNT_EPP_OK_COUNT_A */ "Indexed by 0ocenum EPP_OK_Counter_e%.\nThis register consists of the single field:",
    /* CB_EPP_DEBUG_REG          */ "DISABLE_DROP: Normally the EPP will drop a packet if it receives an\nedit directive for a header that does not exist in the\nheader stack.\nIf disable_drop is set, however, the EPP will not drop the packet\ndue to an edit directive for a non-existing header. An error event\nwill still occur, however the packet will not be dropped and\nsimply forwarded unedited.\nDISABLE_HTYP_CHECK: Normally the EPP check the header type value in the\nparse descriptor received from the IPP, and drop the\npacket if it finds a header type is does not recognize.\nHeader types must be known in order to properly re-assemble\nand forward a well formed packet, and an unknown header\ntype will result in a malforemed packet being forwareded.\nDisabling the header type check is for debug only.",
    /* CB_EPP_DISABLE_PTP_MSG_TYPE */ "DISABLE_PTP_MSG_TYPE: Bit map to disable updating the correction field for\nptp message types 0 through 15.",
    /* CB_EPP_EGRESS_PORT_MAP_BASE */ "BASE: Base address for the 8 bit Maps.",
    /* CB_EPP_EGRESS_SOURCE_PORT_GROUP_TABLE */ "MD_SIZE0: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE1: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE2: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE3: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE4: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE5: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE6: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE7: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE8: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE9: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE10: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE11: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE12: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE13: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE14: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,\nMD_SIZE15: 2'b00 = No MetaData,\n2'b01 = 16B MetaData,\n2'b10 = 32B MetaData,",
    /* CB_EPP_EP0_CVLAN          */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP0_DSCP           */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP0_PTP            */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP0_SVLAN          */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP0_TTL            */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP1_CVLAN          */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP1_DSCP           */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP1_PTP            */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP1_SVLAN          */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP1_TTL            */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP2_CVLAN          */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP2_DSCP           */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP2_PTP            */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP2_SVLAN          */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP2_TTL            */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP3_CVLAN          */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP3_DSCP           */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP3_PTP            */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP3_SVLAN          */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EP3_TTL            */ "DLI: Contains DLI where the edit failed.",
    /* CB_EPP_EPGT_IA_CAPABILITY */ "The EPGT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to EPGT Config register for descriptions of the indirect\naccess operations.",
    /* CB_EPP_EPGT_IA_CONFIG     */ "The EPGT indirect access config register is used to initiate\nread/write accesses to the EPGT table. The data to be written\nis provided via the EPGT_IA_WData register(s). Read\ndata is returned via the EPGT_IA_RData register(s).",
    /* CB_EPP_EPGT_IA_RDATA_PART0 */ "The EPGT is maintained in the EPP. It is indexed by Local Destination\nPort Group and used to determine the MTU for a given port and whether\nor not to mirror on that port.",
    /* CB_EPP_EPGT_IA_RDATA_PART1 */ "MTU: Indicates the Maximum Transmission Unit for a port group. The EPP\ndrops frames whose length exceed this. Set to zero to disable MTU\nchecking.",
    /* CB_EPP_EPGT_IA_STATUS     */ "The EPGT indirect access status register is used to provide\ninformation about EPGT indirect accesses.",
    /* CB_EPP_EPGT_IA_WDATA_PART0 */ "The EPGT is maintained in the EPP. It is indexed by Local Destination\nPort Group and used to determine the MTU for a given port and whether\nor not to mirror on that port.",
    /* CB_EPP_EPGT_IA_WDATA_PART1 */ "MTU: Indicates the Maximum Transmission Unit for a port group. The EPP\ndrops frames whose length exceed this. Set to zero to disable MTU\nchecking.",
    /* CB_EPP_EPMT_IA_CAPABILITY */ "The EPMT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to EPMT Config register for descriptions of the indirect\naccess operations.",
    /* CB_EPP_EPMT_IA_CONFIG     */ "The EPMT indirect access config register is used to initiate\nread/write accesses to the EPMT table. The data to be written\nis provided via the EPMT_IA_WData register(s). Read\ndata is returned via the EPMT_IA_RData register(s).",
    /* CB_EPP_EPMT_IA_RDATA_PART0 */ "The priority map table contains entries used to map the drop\nprecedence (DP[1:0]) and traffic class (TC[1:0]) of the packet\nbeing edited to some corresponding field in the final edited\nheader as directed by an encap record directive.",
    /* CB_EPP_EPMT_IA_STATUS     */ "The EPMT indirect access status register is used to provide\ninformation about EPMT indirect accesses.",
    /* CB_EPP_EPMT_IA_WDATA_PART0 */ "The priority map table contains entries used to map the drop\nprecedence (DP[1:0]) and traffic class (TC[1:0]) of the packet\nbeing edited to some corresponding field in the final edited\nheader as directed by an encap record directive.",
    /* CB_EPP_EPPSID0_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID0.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID0_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of EPPSID0 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID10_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID10.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID10_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of EPPSID10 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID11_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID11.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID11_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of EPPSID11 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID12_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID12.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID12_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of EPPSID12 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID13_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID13.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID13_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of EPPSID13 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID14_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID14.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID14_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of EPPSID14 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID15_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID15.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID15_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of EPPSID15 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID1_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID1.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID1_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of EPPSID1 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID2_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID2.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID2_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of EPPSID2 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID3_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID3.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID3_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of EPPSID3 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID4_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID4.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID4_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of EPPSID4 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID5_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID5.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID5_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of EPPSID5 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID6_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID6.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID6_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of EPPSID6 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID7_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID7.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID7_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of EPPSID7 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID8_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID8.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID8_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of EPPSID8 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPPSID9_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to EPPSID9.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_EPPSID9_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of EPPSID9 credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITY */ "The EPP_BMU_TX_REORDER_REQ_LMT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to EPP_BMU_TX_REORDER_REQ_LMT Config register for descriptions of the indirect\naccess operations.",
    /* CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIG */ "The EPP_BMU_TX_REORDER_REQ_LMT indirect access config register is used to initiate\nread/write accesses to the EPP_BMU_TX_REORDER_REQ_LMT table. The data to be written\nis provided via the EPP_BMU_TX_REORDER_REQ_LMT_IA_WData register(s). Read\ndata is returned via the EPP_BMU_TX_REORDER_REQ_LMT_IA_RData register(s).",
    /* CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0 */ "per port control which limit the max out standing request over EPP BMU Tx reorder FIFO interface\nThe max value allowed on Port 0-7 and Port 14-15 is 16 (default value is 16)\nThe max value allowed on Port 8-11 is 16 (default value is 16)\nThe max value allowed on Port 12-13 is 32 (default value is 16)",
    /* CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUS */ "The EPP_BMU_TX_REORDER_REQ_LMT indirect access status register is used to provide\ninformation about EPP_BMU_TX_REORDER_REQ_LMT indirect accesses.",
    /* CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0 */ "per port control which limit the max out standing request over EPP BMU Tx reorder FIFO interface\nThe max value allowed on Port 0-7 and Port 14-15 is 16 (default value is 16)\nThe max value allowed on Port 8-11 is 16 (default value is 16)\nThe max value allowed on Port 12-13 is 32 (default value is 16)",
    /* CB_EPP_EPP_CALENDAR_IA_CAPABILITY */ "The EPP_CALENDAR indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to EPP_CALENDAR Config register for descriptions of the indirect\naccess operations.",
    /* CB_EPP_EPP_CALENDAR_IA_CONFIG */ "The EPP_CALENDAR indirect access config register is used to initiate\nread/write accesses to the EPP_CALENDAR table. The data to be written\nis provided via the EPP_CALENDAR_IA_WData register(s). Read\ndata is returned via the EPP_CALENDAR_IA_RData register(s).",
    /* CB_EPP_EPP_CALENDAR_IA_RDATA_PART0 */ "Calendar and Port mapping",
    /* CB_EPP_EPP_CALENDAR_IA_STATUS */ "The EPP_CALENDAR indirect access status register is used to provide\ninformation about EPP_CALENDAR indirect accesses.",
    /* CB_EPP_EPP_CALENDAR_IA_WDATA_PART0 */ "Calendar and Port mapping",
    /* CB_EPP_EPP_SID_PORT_EN_CONFIG */ "ENABLE: Each enable corresponds to a single channel on the PORT interface.\nThe bit must be set to enable transmit on that channel.",
    /* CB_EPP_EP_CONFIG0         */ "CPRX_DEVICE_ID: various ep config",
    /* CB_EPP_EP_SOFT_TAG_0      */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_1      */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_2      */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_3      */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_4      */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_5      */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_6      */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_7      */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_8      */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_9      */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_10     */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_11     */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_12     */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_13     */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_14     */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_EP_SOFT_TAG_15     */ "HDR_TYPE: soft tag type encoding\nHDR_LENGTH: soft tag byte length",
    /* CB_EPP_ETHERTYPE_CONFIG   */ "DIAG_ETYPE: EtherType to be used in Diagnostic tag.\nCB_ETYPE: EtherType to be used in CB IMP header tag.For packets sent from Switch to CPU.",
    /* CB_EPP_ETHERTYPE_CONFIG_TS */ "TS_ETYPE: Ether Type to be used in timestamp packet sent to CPU on IMP port.",
    /* CB_EPP_EVMT_VSI0          */ "VSI: Contains VSI to be matched with incoming packet.",
    /* CB_EPP_EVMT_VSI1          */ "VSI: Contains VSI to be matched with incoming packet.",
    /* CB_EPP_EVMT_VSI2          */ "VSI: Contains VSI to be matched with incoming packet.",
    /* CB_EPP_EVMT_VSI3          */ "VSI: Contains VSI to be matched with incoming packet.",
    /* CB_EPP_EVMT_VSI0_DATA     */ "SAMPLE: When non-zero this field controls the probability of mirroring this frame\non egress; zero indicates no sampling (i.e. always forward). Non-zero\nindicates probability of sample/(2^ 17) (resultant probability is from\nabout 1:128 (0.8%) down to 1:128K (0.0008%)).\nMDP: DP to be used in the mirror.\nMirror is no applied when DP is 3.\nMTC: TC to be used in mirror.\nMGP: When 0, mirroring is disabled.\nWhen non-zero, it indicates the mirror group packet is egress mirrored to.",
    /* CB_EPP_EVMT_VSI1_DATA     */ "SAMPLE: When non-zero this field controls the probability of mirroring this frame\non egress; zero indicates no sampling (i.e. always forward). Non-zero\nindicates probability of sample/(2^ 17) (resultant probability is from\nabout 1:128 (0.8%) down to 1:128K (0.0008%)).\nMDP: DP to be used in the mirror.\nMirror is no applied when DP is 3.\nMTC: TC to be used in mirror.\nMGP: When 0, mirroring is disabled.\nWhen non-zero, it indicates the mirror group packet is egress mirrored to.",
    /* CB_EPP_EVMT_VSI2_DATA     */ "SAMPLE: When non-zero this field controls the probability of mirroring this frame\non egress; zero indicates no sampling (i.e. always forward). Non-zero\nindicates probability of sample/(2^ 17) (resultant probability is from\nabout 1:128 (0.8%) down to 1:128K (0.0008%)).\nMDP: DP to be used in the mirror.\nMirror is no applied when DP is 3.\nMTC: TC to be used in mirror.\nMGP: When 0, mirroring is disabled.\nWhen non-zero, it indicates the mirror group packet is egress mirrored to.",
    /* CB_EPP_EVMT_VSI3_DATA     */ "SAMPLE: When non-zero this field controls the probability of mirroring this frame\non egress; zero indicates no sampling (i.e. always forward). Non-zero\nindicates probability of sample/(2^ 17) (resultant probability is from\nabout 1:128 (0.8%) down to 1:128K (0.0008%)).\nMDP: DP to be used in the mirror.\nMirror is no applied when DP is 3.\nMTC: TC to be used in mirror.\nMGP: When 0, mirroring is disabled.\nWhen non-zero, it indicates the mirror group packet is egress mirrored to.",
    /* CB_EPP_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_EPP_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_EPP_PPREQ_CM_CONFIG    */ "CREDIT_LIMIT: Configures the amount of credit made available to PPREQ.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_PPREQ_CM_STATUS    */ "CREDIT_ISSUED: Indicates the number of PPREQ credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_EPP_SET_IA_CAPABILITY  */ "The SET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to SET Config register for descriptions of the indirect\naccess operations.",
    /* CB_EPP_SET_IA_CONFIG      */ "The SET indirect access config register is used to initiate\nread/write accesses to the SET table. The data to be written\nis provided via the SET_IA_WData register(s). Read\ndata is returned via the SET_IA_RData register(s).",
    /* CB_EPP_SET_IA_RDATA_PART0 */ "SMAC_LSB: Least significant 32b of an SMAC address.",
    /* CB_EPP_SET_IA_RDATA_PART1 */ "This table is maintained in the EPP. It contains 32 x 48b\nSMAC entries used by Ethernet encapsulation directives.",
    /* CB_EPP_SET_IA_STATUS      */ "The SET indirect access status register is used to provide\ninformation about SET indirect accesses.",
    /* CB_EPP_SET_IA_WDATA_PART0 */ "SMAC_LSB: Least significant 32b of an SMAC address.",
    /* CB_EPP_SET_IA_WDATA_PART1 */ "This table is maintained in the EPP. It contains 32 x 48b\nSMAC entries used by Ethernet encapsulation directives.",
    /* CB_EPP_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_EPP_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_EPP_SPLDT_IA_CAPABILITY */ "The SPLDT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to SPLDT Config register for descriptions of the indirect\naccess operations.",
    /* CB_EPP_SPLDT_IA_CONFIG    */ "The SPLDT indirect access config register is used to initiate\nread/write accesses to the SPLDT table. The data to be written\nis provided via the SPLDT_IA_WData register(s). Read\ndata is returned via the SPLDT_IA_RData register(s).",
    /* CB_EPP_SPLDT_IA_RDATA_PART0 */ "This table is maintained in the EPP. It contains 16 x 16b entries,\nwhich hold a compensation factor of Ingress Link Delay in case of Peer to Peer Transparent Clock.\nThis is used along with PTP correction field update directive.\nThe content of this table will be added to the correction field.",
    /* CB_EPP_SPLDT_IA_STATUS    */ "The SPLDT indirect access status register is used to provide\ninformation about SPLDT indirect accesses.",
    /* CB_EPP_SPLDT_IA_WDATA_PART0 */ "This table is maintained in the EPP. It contains 16 x 16b entries,\nwhich hold a compensation factor of Ingress Link Delay in case of Peer to Peer Transparent Clock.\nThis is used along with PTP correction field update directive.\nThe content of this table will be added to the correction field.",
    /* CB_EPP_TET_IA_CAPABILITY  */ "The TET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to TET Config register for descriptions of the indirect\naccess operations.",
    /* CB_EPP_TET_IA_CONFIG      */ "The TET indirect access config register is used to initiate\nread/write accesses to the TET table. The data to be written\nis provided via the TET_IA_WData register(s). Read\ndata is returned via the TET_IA_RData register(s).",
    /* CB_EPP_TET_IA_RDATA_PART0 */ "This table is maintained in the EPP. It contains 8 x 16b\nentries. Each entry holds a 16b TPID to be used as part of any tags\ninserted by the EPP. A directive that instructs the EPP to insert a\ntag will contain (as part of the directive) an index into this table\nto retreive the given TPID for the associated tag insertion.",
    /* CB_EPP_TET_IA_STATUS      */ "The TET indirect access status register is used to provide\ninformation about TET indirect accesses.",
    /* CB_EPP_TET_IA_WDATA_PART0 */ "This table is maintained in the EPP. It contains 8 x 16b\nentries. Each entry holds a 16b TPID to be used as part of any tags\ninserted by the EPP. A directive that instructs the EPP to insert a\ntag will contain (as part of the directive) an index into this table\nto retreive the given TPID for the associated tag insertion.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_0 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_1 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_2 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_3 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_4 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_5 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_6 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_7 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_8 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_9 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_10 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_11 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_12 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_13 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_14 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_THRESHOLD_SID_FIFO_PORT_15 */ "THRESHOLD: Corresponds to the start threshold value on the SID interface.",
    /* CB_EPP_TXREQ_CM_CONFIG    */ "CREDIT_LIMIT: Configures the amount of credit made available to TXREQ.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_EPP_TXREQ_CM_STATUS    */ "CREDIT_ISSUED: Indicates the number of TXREQ credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_ETM_BIMC_CMD0          */ "DATA: Data field to transmit along BIMC memory chain\nType: rw",
    /* CB_ETM_BIMC_CMD1          */ "ADDR: Data field to transmit\nType: rw\nMEM: Memory number to target. Value is typically greater than 0.\nType: rw\nMEMTYPE: Type field.\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_ETM_BIMC_CMD2          */ "OPCODE: OpCode field instruction for memory.\nType: rw\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nSEND: Write 1 to initiate command transmission of CMD0/1/2 contents to the\nmemories. Otherwise zero this field if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to\nthe memories. Use this to check that SEND has taken place.\nType: w1tc",
    /* CB_ETM_BIMC_DBGCMD0       */ "DATA: Data field received from BIMC memory chain\nData field to transmit\nType: ro",
    /* CB_ETM_BIMC_DBGCMD1       */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_ETM_BIMC_DBGCMD2       */ "OPCODE: OpCode field instruction (should match transmitted value). ,\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_ETM_BIMC_ECCPAR_DEBUG  */ "MEMADDR: Memory id to execute the forced data integrity error\nType: rw\nMEMTYPE: Memory type to force data integrity error\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.\nECCPAR_CORRUPT: Type: rw\nENCODINGS\n2 - FLIP_ONEBIT_READ\n    While asserted, all reads from the memory will have one bit inverted.\n0 - NO_CORRUPTION\n    Normal operation\n1 - FORCE_UNCORRECTABLE_WRITE\n    While asserted, all writes to the memory will have two ECC (or 1 Parity) bits inverted.\n3 - FLIP_TWOBIT_READ\n    While asserted, all reads from the memory will have uncorrectable errors.\n    Two bits inverted on the read side for ECC. Not meant for usage in Parity protected memories.\nECCPAR_DISABLE: Disable ECC or Parity of selected memory. Two bits to allow for separate write/read\ndisable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single\ndisable use Bit[0].\nType: rw\nSEND: Write 1 to initiate command transmission to the memories. Otherwise zero this\nfield if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.\nUse this to check that SEND has taken place.\nType: w1tc\nJABBER_OFF: Disable ECC or Parity error reporting of selected memory(s). Separate bits\nfor disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.\nMemories with single disable use Bit[0].\nType: rw",
    /* CB_ETM_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "CORRECTABLE_ECC: Number of polling events reporting a new correctable ECC error event.\nType: counter, clear on read",
    /* CB_ETM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "UNCORRECTABLE_ECC: Number of polling events reporting a new uncorrectable ECC error event.\nType: counter, clear on read",
    /* CB_ETM_BIMC_GLOBAL_CONFIG */ "SOFT_RESET: Software sets this active high to instigate reset to the BIMC chain slaves.\nUser must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when\ndeasserting reset.\nType: rw\nRESERVE: Type: rw\nBIMC_MEM_INIT_DONE: This bit is set at the conclusion of memory ID assignment which starts after\nreset deassertion.\nType: rw\nMEM_WR_INIT: Write 1 to start the memory content initialization process for internal memories\nsupporting this memory wrapper feature.\nType: rw\nPOLL_ECC_PAR_ERROR: Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling\nof the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified.\nType: rw\nDEBUG_WRITE_EN: When this bit is set bimc_error_detection_cnt can be written.\nType: rw\nPOLL_ECC_PAR_TIMER: Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.\nMax of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC\nframes 2x(2x73) or other commands may not get serviced.\nType: rw",
    /* CB_ETM_BIMC_MEMID         */ "MAX_MEMID: Reports the last/max memid on the BIMC memory chain. Value is typically equivalent\nto the number of memories.\nType: ro",
    /* CB_ETM_BIMC_MONITOR       */ "UNCORRECTABLE_ECC_ERROR: Uncorrectable ECC event occured.\nType: w1tc\nCORRECTABLE_ECC_ERROR: Correctable ECC event occured\nType: w1tc\nPARITY_ERROR: Parity Error event occured.\nType: w1tc\nRESERVE: Type: w1tc\nBIMC_CHAIN_RCV_ERROR: Unrecognized BIMC chain command/data received.\nType: w1tc\nRCV_INVALID_OPCODE: Opcode in received response frame is illegal. Corruption, or\nslave operation error. Read BIMC_RXCMD's.\nType: w1tc\nUNANSWERED_READ: Read command returned without response by any memories. Read\nBIMC_RXCMD's to analyze what read_reg command went unanswered.\nType: w1tc",
    /* CB_ETM_BIMC_MONITOR_MASK  */ "UNCORRECTABLE_ECC_ERROR_ENABLE: Mask for Uncorrectable ECC event\nType: rw\nCORRECTABLE_ECC_ERROR_ENABLE: Mask for Correctable ECC event\nType: rw\nPARITY_ERROR_ENABLE: Mask for Parity error event\nType: rw\nBIMC_CHAIN_RCV_ERROR_ENABLE: Mask unrecognized BIMC chain command/data received. Deassert\nafter 1st complete frame sent following bimc_global_confic.soft_reset deassertion.\nType: rw\nRCV_INVALID_OPCODE: Mask illegal response frame Opcode interrupts.\nType: rw\nUNANSWERED_READ: Mask notification of unanswered read requests.\nType: rw",
    /* CB_ETM_BIMC_PARITY_ERROR_CNT */ "PARITY_ERRORS: Number of polling events reporting a new parity error event.\nType: counter, clear on read",
    /* CB_ETM_BIMC_POLLRSP0      */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_ETM_BIMC_POLLRSP1      */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_ETM_BIMC_POLLRSP2      */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_ETM_BIMC_RXCMD0        */ "DATA: Data field received from BIMC memory chain\nType: ro",
    /* CB_ETM_BIMC_RXCMD1        */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_ETM_BIMC_RXCMD2        */ "OPCODE: OpCode field instruction for memory\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_ETM_BIMC_RXRSP0        */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_ETM_BIMC_RXRSP1        */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_ETM_BIMC_RXRSP2        */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_ETM_CASCADE_PORT_ENABLE */ "The bits set in this register will indicate whehter the port is cascade port or not\nSet to 1 if cascade port 0 non-cascade port",
    /* CB_ETM_CB_ETM_INT_MASKED_STATUS */ "EPP_REQ_OVERFLOW: Requests from EPP overflowing resulting in loss of requests. Though the recommended limit is 4, the interrupt will only be generated in the case where\nrequest is lost because of back pressure. This depends solely on the amount of response data the requests generate.\nThe number of outstanding requests at which overflow occurs can range from 7(all LIN type requests) to infinite (all PV type requests).\nDLIET_ERROR: Software programming error in DLIET, indicates EOR is not followed by NOP.\nERT_ERROR: Software programming error in ERT, indicates EOR is not followed by NOP.\nPET_ERROR: Software programming error in PET, indicates EOR is not followed by NOP.\nBIMC_INTERRUPT: Interrupt coming from BIMC Master which includes ECC correctable errors, parity errors, BIMC command errors",
    /* CB_ETM_CB_ETM_INT_MASK_CONFIG */ "EPP_REQ_OVERFLOW: Requests from EPP overflowing resulting in loss of requests. Though the recommended limit is 4, the interrupt will only be generated in the case where\nrequest is lost because of back pressure. This depends solely on the amount of response data the requests generate.\nThe number of outstanding requests at which overflow occurs can range from 7(all LIN type requests) to infinite (all PV type requests).\nDLIET_ERROR: Software programming error in DLIET, indicates EOR is not followed by NOP.\nERT_ERROR: Software programming error in ERT, indicates EOR is not followed by NOP.\nPET_ERROR: Software programming error in PET, indicates EOR is not followed by NOP.\nBIMC_INTERRUPT: Interrupt coming from BIMC Master which includes ECC correctable errors, parity errors, BIMC command errors",
    /* CB_ETM_CB_ETM_INT_RAW_STATUS */ "EPP_REQ_OVERFLOW: Requests from EPP overflowing resulting in loss of requests. Though the recommended limit is 4, the interrupt will only be generated in the case where\nrequest is lost because of back pressure. This depends solely on the amount of response data the requests generate.\nThe number of outstanding requests at which overflow occurs can range from 7(all LIN type requests) to infinite (all PV type requests).\nDLIET_ERROR: Software programming error in DLIET, indicates EOR is not followed by NOP.\nERT_ERROR: Software programming error in ERT, indicates EOR is not followed by NOP.\nPET_ERROR: Software programming error in PET, indicates EOR is not followed by NOP.\nBIMC_INTERRUPT: Interrupt coming from BIMC Master which includes ECC correctable errors, parity errors, BIMC command errors",
    /* CB_ETM_DLIET_IA_CAPABILITY */ "The DLIET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to DLIET Config register for descriptions of the indirect\naccess operations.",
    /* CB_ETM_DLIET_IA_CONFIG    */ "The DLIET indirect access config register is used to initiate\nread/write accesses to the DLIET table. The data to be written\nis provided via the DLIET_IA_WData register(s). Read\ndata is returned via the DLIET_IA_RData register(s).",
    /* CB_ETM_DLIET_IA_RDATA_PART0 */ "The DLIET is used to determine how\nto encapsulate a frame on a given DLI. It is indexed by DLIID.N\nwhen that field is valid. It is intended that for VID translation\nnothing other than the DLIET need be accessed assuring high\nperformance for these operations.\n</P><P>\nThe encap field is a byte array of directives. Logic determines\nhow many bytes are valid in this array by examining it from the last\nbyte (encap[7]) down to the first byte (encap[0]).\nIf the full bit is set then the number of valid bytes is 8 otherwise\nif there exists a byte in encap[n] where n&lt;8 such that\nencap[n]==EOR and encap[n+i]==0 for all n+i&lt;8 then the\nnumber of valid bytes is n otherwise it is 0. Note that the EOR byte\nis not transferred from here to the final directives list to the EPP.",
    /* CB_ETM_DLIET_IA_RDATA_PART1 */ "ENCAP3: The fourth byte of encap data.\nENCAP2: The third byte of encap data.\nENCAP1: The second byte of encap data.\nENCAP0: The first byte of encap data.",
    /* CB_ETM_DLIET_IA_RDATA_PART2 */ "UC_ENCAP_PTR: Unicast Packet Encapsulation pointer to the ERT Table. A value\ngreater than or equal to 255 indicates no data.\nMC_ENCAP_PTR: Multicast Packet Encapsulation pointer to the ERT Table. A value\ngreater than or equal to 255 indicates no data.\nFULL: Indicates that all encap bytes in the record are valid and there is\nno trailing EOR byte.",
    /* CB_ETM_DLIET_IA_STATUS    */ "The DLIET indirect access status register is used to provide\ninformation about DLIET indirect accesses.",
    /* CB_ETM_DLIET_IA_WDATA_PART0 */ "The DLIET is used to determine how\nto encapsulate a frame on a given DLI. It is indexed by DLIID.N\nwhen that field is valid. It is intended that for VID translation\nnothing other than the DLIET need be accessed assuring high\nperformance for these operations.\n</P><P>\nThe encap field is a byte array of directives. Logic determines\nhow many bytes are valid in this array by examining it from the last\nbyte (encap[7]) down to the first byte (encap[0]).\nIf the full bit is set then the number of valid bytes is 8 otherwise\nif there exists a byte in encap[n] where n&lt;8 such that\nencap[n]==EOR and encap[n+i]==0 for all n+i&lt;8 then the\nnumber of valid bytes is n otherwise it is 0. Note that the EOR byte\nis not transferred from here to the final directives list to the EPP.",
    /* CB_ETM_DLIET_IA_WDATA_PART1 */ "ENCAP3: The fourth byte of encap data.\nENCAP2: The third byte of encap data.\nENCAP1: The second byte of encap data.\nENCAP0: The first byte of encap data.",
    /* CB_ETM_DLIET_IA_WDATA_PART2 */ "UC_ENCAP_PTR: Unicast Packet Encapsulation pointer to the ERT Table. A value\ngreater than or equal to 255 indicates no data.\nMC_ENCAP_PTR: Multicast Packet Encapsulation pointer to the ERT Table. A value\ngreater than or equal to 255 indicates no data.\nFULL: Indicates that all encap bytes in the record are valid and there is\nno trailing EOR byte.",
    /* CB_ETM_ERT_IA_CAPABILITY  */ "The ERT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to ERT Config register for descriptions of the indirect\naccess operations.",
    /* CB_ETM_ERT_IA_CONFIG      */ "The ERT indirect access config register is used to initiate\nread/write accesses to the ERT table. The data to be written\nis provided via the ERT_IA_WData register(s). Read\ndata is returned via the ERT_IA_RData register(s).",
    /* CB_ETM_ERT_IA_RDATA_PART0 */ "If the DLIET indicates that an encapsulation record is\nto be applied the ETM pre-fetches that record for the EPP.\nEncapsulation records have variable length and consist\nof variable length directives.\n</P><P>\nThe encap field is a byte array of directives. Logic determines\nhow many bytes are valid in this array by examining it from the last\nbyte (encap[11]) down to the first byte (encap[0]).\nIf the full bit is set then the number of valid bytes is 12 otherwise\nif there exists a byte encap[n] where n&lt;12 such that\nencap[n]==EOR and encap[n+i]==0 for all n+i&lt;12 then the\nnumber of valid bytes is n otherwise it is 0. Note that the EOR byte\nis not transferred from here to the final directives list to the EPP.\n</P><P>\nNote that we have the ability to concatanate two entries from this\ntable to form up to 24B of directives. However please note that if the\napplication demands precisely 12B of directives then we have to use\ntwo entries in the ERT and the second entry must contain EOR at\nencap[0] and 0 in all encap[1] thru encap[11].",
    /* CB_ETM_ERT_IA_RDATA_PART1 */ "ENCAP7: The eight byte of encap data.\nENCAP6: The seventh byte of encap data.\nENCAP5: The sixth byte of encap data.\nENCAP4: The fifth byte of encap data.",
    /* CB_ETM_ERT_IA_RDATA_PART2 */ "ENCAP3: The fourth byte of encap data.\nENCAP2: The third byte of encap data.\nENCAP1: The second byte of encap data.\nENCAP0: The first byte of encap data.",
    /* CB_ETM_ERT_IA_RDATA_PART3 */ "FULL: Indicates that all encap bytes in the record are valid and there is\nno trailing EOR byte.",
    /* CB_ETM_ERT_IA_STATUS      */ "The ERT indirect access status register is used to provide\ninformation about ERT indirect accesses.",
    /* CB_ETM_ERT_IA_WDATA_PART0 */ "If the DLIET indicates that an encapsulation record is\nto be applied the ETM pre-fetches that record for the EPP.\nEncapsulation records have variable length and consist\nof variable length directives.\n</P><P>\nThe encap field is a byte array of directives. Logic determines\nhow many bytes are valid in this array by examining it from the last\nbyte (encap[11]) down to the first byte (encap[0]).\nIf the full bit is set then the number of valid bytes is 12 otherwise\nif there exists a byte encap[n] where n&lt;12 such that\nencap[n]==EOR and encap[n+i]==0 for all n+i&lt;12 then the\nnumber of valid bytes is n otherwise it is 0. Note that the EOR byte\nis not transferred from here to the final directives list to the EPP.\n</P><P>\nNote that we have the ability to concatanate two entries from this\ntable to form up to 24B of directives. However please note that if the\napplication demands precisely 12B of directives then we have to use\ntwo entries in the ERT and the second entry must contain EOR at\nencap[0] and 0 in all encap[1] thru encap[11].",
    /* CB_ETM_ERT_IA_WDATA_PART1 */ "ENCAP7: The eight byte of encap data.\nENCAP6: The seventh byte of encap data.\nENCAP5: The sixth byte of encap data.\nENCAP4: The fifth byte of encap data.",
    /* CB_ETM_ERT_IA_WDATA_PART2 */ "ENCAP3: The fourth byte of encap data.\nENCAP2: The third byte of encap data.\nENCAP1: The second byte of encap data.\nENCAP0: The first byte of encap data.",
    /* CB_ETM_ERT_IA_WDATA_PART3 */ "FULL: Indicates that all encap bytes in the record are valid and there is\nno trailing EOR byte.",
    /* CB_ETM_ETCT_IA_CAPABILITY */ "The ETCT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to ETCT Config register for descriptions of the indirect\naccess operations.",
    /* CB_ETM_ETCT_IA_CONFIG     */ "The ETCT indirect access config register is used to initiate\nread/write accesses to the ETCT table. The data to be written\nis provided via the ETCT_IA_WData register(s). Read\ndata is returned via the ETCT_IA_RData register(s).",
    /* CB_ETM_ETCT_IA_RDATA_PART0 */ "The ETCT is used to complete simple single VLAN tagging on egress.\nThe ETCT is indexed using the Local DPG derived from DLIID.PG.\nThe ETM constructs an encapsulation recird with a single insert\nVLAN tag directive using the information in this table.",
    /* CB_ETM_ETCT_IA_STATUS     */ "The ETCT indirect access status register is used to provide\ninformation about ETCT indirect accesses.",
    /* CB_ETM_ETCT_IA_WDATA_PART0 */ "The ETCT is used to complete simple single VLAN tagging on egress.\nThe ETCT is indexed using the Local DPG derived from DLIID.PG.\nThe ETM constructs an encapsulation recird with a single insert\nVLAN tag directive using the information in this table.",
    /* CB_ETM_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_ETM_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_ETM_PET_IA_CAPABILITY  */ "The PET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to PET Config register for descriptions of the indirect\naccess operations.",
    /* CB_ETM_PET_IA_CONFIG      */ "The PET indirect access config register is used to initiate\nread/write accesses to the PET table. The data to be written\nis provided via the PET_IA_WData register(s). Read\ndata is returned via the PET_IA_RData register(s).",
    /* CB_ETM_PET_IA_RDATA_PART0 */ "The PET is used to determine how\nto encapsulate a frame on a given DPP. It is indexed by Local Destination\nPhysical Port Group (LDPG).\n</P><P>\nThe encap field is a byte array of directives. Logic determines\nhow many bytes are valid in this array by examining it from the last\nbyte (encap[7]) down to the first byte (encap[0]).\nIf the full bit is set then the number of valid bytes is 8 otherwise\nif there exists a byte encap[n] where n&lt;8 such that\nencap[n]==EOR and encap[n+i]==0 for all n+i&lt;8 then the\nnumber of valid bytes is n otherwise it is 0. Note that the EOR byte\nis not transferred from here to the final directives list to the EPP.",
    /* CB_ETM_PET_IA_RDATA_PART1 */ "ENCAP3: The fourth byte of encap data.\nENCAP2: The third byte of encap data.\nENCAP1: The second byte of encap data.\nENCAP0: The first byte of encap data.",
    /* CB_ETM_PET_IA_RDATA_PART2 */ "FULL: Indicates that all encap bytes in the record are valid and there is\nno trailing EOR byte.",
    /* CB_ETM_PET_IA_STATUS      */ "The PET indirect access status register is used to provide\ninformation about PET indirect accesses.",
    /* CB_ETM_PET_IA_WDATA_PART0 */ "The PET is used to determine how\nto encapsulate a frame on a given DPP. It is indexed by Local Destination\nPhysical Port Group (LDPG).\n</P><P>\nThe encap field is a byte array of directives. Logic determines\nhow many bytes are valid in this array by examining it from the last\nbyte (encap[7]) down to the first byte (encap[0]).\nIf the full bit is set then the number of valid bytes is 8 otherwise\nif there exists a byte encap[n] where n&lt;8 such that\nencap[n]==EOR and encap[n+i]==0 for all n+i&lt;8 then the\nnumber of valid bytes is n otherwise it is 0. Note that the EOR byte\nis not transferred from here to the final directives list to the EPP.",
    /* CB_ETM_PET_IA_WDATA_PART1 */ "ENCAP3: The fourth byte of encap data.\nENCAP2: The third byte of encap data.\nENCAP1: The second byte of encap data.\nENCAP0: The first byte of encap data.",
    /* CB_ETM_PET_IA_WDATA_PART2 */ "FULL: Indicates that all encap bytes in the record are valid and there is\nno trailing EOR byte.",
    /* CB_ETM_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_ETM_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_ETM_VTCT_IA_CAPABILITY */ "The VTCT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to VTCT Config register for descriptions of the indirect\naccess operations.",
    /* CB_ETM_VTCT_IA_CONFIG     */ "The VTCT indirect access config register is used to initiate\nread/write accesses to the VTCT table. The data to be written\nis provided via the VTCT_IA_WData register(s). Read\ndata is returned via the VTCT_IA_RData register(s).",
    /* CB_ETM_VTCT_IA_RDATA_PART0 */ "It is used to control VLAN\ntagging on egress. ETM only uses this table when DLIID.T is set\nindicating that DLIID.VSI and DLIID.PG are valid. ETM indexes the\ntable using DLIID.VSI. The legal range is [0, 4095]",
    /* CB_ETM_VTCT_IA_RDATA_PART1 */ "The Tag Control Array controls tagging per Local Destination Port\nGroup.",
    /* CB_ETM_VTCT_IA_STATUS     */ "The VTCT indirect access status register is used to provide\ninformation about VTCT indirect accesses.",
    /* CB_ETM_VTCT_IA_WDATA_PART0 */ "It is used to control VLAN\ntagging on egress. ETM only uses this table when DLIID.T is set\nindicating that DLIID.VSI and DLIID.PG are valid. ETM indexes the\ntable using DLIID.VSI. The legal range is [0, 4095]",
    /* CB_ETM_VTCT_IA_WDATA_PART1 */ "The Tag Control Array controls tagging per Local Destination Port\nGroup.",
    /* CB_ID                     */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_IPP_BA_QUEUE_CONFIG    */ "The BA maintains per TC linked list of BIDs from BMU\nEach TC can be mapped to one of 8 groups\nEach group has RR arbitration within the group and\nSP arbitration among the groups",
    /* CB_IPP_BIMC_CMD0          */ "DATA: Data field to transmit along BIMC memory chain\nType: rw",
    /* CB_IPP_BIMC_CMD1          */ "ADDR: Data field to transmit\nType: rw\nMEM: Memory number to target. Value is typically greater than 0.\nType: rw\nMEMTYPE: Type field.\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_IPP_BIMC_CMD2          */ "OPCODE: OpCode field instruction for memory.\nType: rw\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nSEND: Write 1 to initiate command transmission of CMD0/1/2 contents to the\nmemories. Otherwise zero this field if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to\nthe memories. Use this to check that SEND has taken place.\nType: w1tc",
    /* CB_IPP_BIMC_DBGCMD0       */ "DATA: Data field received from BIMC memory chain\nData field to transmit\nType: ro",
    /* CB_IPP_BIMC_DBGCMD1       */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_IPP_BIMC_DBGCMD2       */ "OPCODE: OpCode field instruction (should match transmitted value). ,\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_IPP_BIMC_ECCPAR_DEBUG  */ "MEMADDR: Memory id to execute the forced data integrity error\nType: rw\nMEMTYPE: Memory type to force data integrity error\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.\nECCPAR_CORRUPT: Type: rw\nENCODINGS\n2 - FLIP_ONEBIT_READ\n    While asserted, all reads from the memory will have one bit inverted.\n0 - NO_CORRUPTION\n    Normal operation\n1 - FORCE_UNCORRECTABLE_WRITE\n    While asserted, all writes to the memory will have two ECC (or 1 Parity) bits inverted.\n3 - FLIP_TWOBIT_READ\n    While asserted, all reads from the memory will have uncorrectable errors.\n    Two bits inverted on the read side for ECC. Not meant for usage in Parity protected memories.\nECCPAR_DISABLE: Disable ECC or Parity of selected memory. Two bits to allow for separate write/read\ndisable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single\ndisable use Bit[0].\nType: rw\nSEND: Write 1 to initiate command transmission to the memories. Otherwise zero this\nfield if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.\nUse this to check that SEND has taken place.\nType: w1tc\nJABBER_OFF: Disable ECC or Parity error reporting of selected memory(s). Separate bits\nfor disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.\nMemories with single disable use Bit[0].\nType: rw",
    /* CB_IPP_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "CORRECTABLE_ECC: Number of polling events reporting a new correctable ECC error event.\nType: counter, clear on read",
    /* CB_IPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "UNCORRECTABLE_ECC: Number of polling events reporting a new uncorrectable ECC error event.\nType: counter, clear on read",
    /* CB_IPP_BIMC_GLOBAL_CONFIG */ "SOFT_RESET: Software sets this active high to instigate reset to the BIMC chain slaves.\nUser must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when\ndeasserting reset.\nType: rw\nRESERVE: Type: rw\nBIMC_MEM_INIT_DONE: This bit is set at the conclusion of memory ID assignment which starts after\nreset deassertion.\nType: rw\nMEM_WR_INIT: Write 1 to start the memory content initialization process for internal memories\nsupporting this memory wrapper feature.\nType: rw\nPOLL_ECC_PAR_ERROR: Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling\nof the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified.\nType: rw\nDEBUG_WRITE_EN: When this bit is set bimc_error_detection_cnt can be written.\nType: rw\nPOLL_ECC_PAR_TIMER: Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.\nMax of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC\nframes 2x(2x73) or other commands may not get serviced.\nType: rw",
    /* CB_IPP_BIMC_MEMID         */ "MAX_MEMID: Reports the last/max memid on the BIMC memory chain. Value is typically equivalent\nto the number of memories.\nType: ro",
    /* CB_IPP_BIMC_MONITOR       */ "UNCORRECTABLE_ECC_ERROR: Uncorrectable ECC event occured.\nType: w1tc\nCORRECTABLE_ECC_ERROR: Correctable ECC event occured\nType: w1tc\nPARITY_ERROR: Parity Error event occured.\nType: w1tc\nRESERVE: Type: w1tc\nBIMC_CHAIN_RCV_ERROR: Unrecognized BIMC chain command/data received.\nType: w1tc\nRCV_INVALID_OPCODE: Opcode in received response frame is illegal. Corruption, or\nslave operation error. Read BIMC_RXCMD's.\nType: w1tc\nUNANSWERED_READ: Read command returned without response by any memories. Read\nBIMC_RXCMD's to analyze what read_reg command went unanswered.\nType: w1tc",
    /* CB_IPP_BIMC_MONITOR_MASK  */ "UNCORRECTABLE_ECC_ERROR_ENABLE: Mask for Uncorrectable ECC event\nType: rw\nCORRECTABLE_ECC_ERROR_ENABLE: Mask for Correctable ECC event\nType: rw\nPARITY_ERROR_ENABLE: Mask for Parity error event\nType: rw\nBIMC_CHAIN_RCV_ERROR_ENABLE: Mask unrecognized BIMC chain command/data received. Deassert\nafter 1st complete frame sent following bimc_global_confic.soft_reset deassertion.\nType: rw\nRCV_INVALID_OPCODE: Mask illegal response frame Opcode interrupts.\nType: rw\nUNANSWERED_READ: Mask notification of unanswered read requests.\nType: rw",
    /* CB_IPP_BIMC_PARITY_ERROR_CNT */ "PARITY_ERRORS: Number of polling events reporting a new parity error event.\nType: counter, clear on read",
    /* CB_IPP_BIMC_POLLRSP0      */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_IPP_BIMC_POLLRSP1      */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_IPP_BIMC_POLLRSP2      */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_IPP_BIMC_RXCMD0        */ "DATA: Data field received from BIMC memory chain\nType: ro",
    /* CB_IPP_BIMC_RXCMD1        */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_IPP_BIMC_RXCMD2        */ "OPCODE: OpCode field instruction for memory\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_IPP_BIMC_RXRSP0        */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_IPP_BIMC_RXRSP1        */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_IPP_BIMC_RXRSP2        */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_IPP_BMU_PPREQ_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_PPREQ.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_BMU_PPREQ_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of BMU_PPREQ credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_BMU_PPWR_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_PPWR.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_BMU_PPWR_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of BMU_PPWR credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_BMU_QUAL_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_QUAL.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_BMU_QUAL_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of BMU_QUAL credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_BMU_RXMETA_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_RXMETA.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_BMU_RXMETA_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of BMU_RXMETA credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_BMU_RX_CM_CONFIG   */ "CREDIT_LIMIT: Configures the amount of credit made available to BMU_RX.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_BMU_RX_CM_STATUS   */ "CREDIT_ISSUED: Indicates the number of BMU_RX credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_BUCKET_IA_CAPABILITY */ "The BUCKET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_IPP_BUCKET_IA_CONFIG   */ "The BUCKET indirect access config register is used to initiate\nread/write accesses to the BUCKET table. The data to be written\nis provided via the BUCKET_IA_WData register(s). Read\ndata is returned via the BUCKET_IA_RData register(s).",
    /* CB_IPP_BUCKET_IA_RDATA_PART0 */ "Contents of Meter Excess Bucket",
    /* CB_IPP_BUCKET_IA_RDATA_PART1 */ "Contents of Meter Committed Bucket",
    /* CB_IPP_BUCKET_IA_STATUS   */ "The BUCKET indirect access status register is used to provide\ninformation about BUCKET indirect accesses.",
    /* CB_IPP_BUCKET_IA_WDATA_PART0 */ "Contents of Meter Excess Bucket",
    /* CB_IPP_BUCKET_IA_WDATA_PART1 */ "Contents of Meter Committed Bucket",
    /* CB_IPP_CB_IPP_INT_MASKED_STATUS */ "BIMC: When set this indicates that the BIMC controller is asserting an\ninterrupt condition.\nSLICMAP_ECC_FATAL: Indicates that the SLICMAP TCAM Scubbing logic has encountered an\nuncorrectable ECC error.\nSLICMAP_ECC_ERROR: Indicates that the SLICMAP TCAM Scrubbing logic has encounterd a\ncorrectable ECC error. Software should rewrite that entry as soon\nas possible.\nQUAL_FIFO_OVF: Indicates that the qualification command FIFO has overflowed.\nBAU_MDF_FIFO_OVF: Indicates that the MDF output FIFO within the BAU\nhas overflowed.\nSLICM_MDW_FIFO_OVF: Indicates that the metadata write FIFO within the SLIC mapping\nfunction has overflowed.\nSLICM_SRT_FIFO_OVF: Indicates that the SLIC Redirection Table FIFO within the SLIC mapping\nfunction has overflowed.\nSLICM_RPSLICT_FIFO_OVF: Indicates that the Receive Processor SLIC Table FIFO within the SLIC\nmapping function has overflowed.\nSLICM_SLICMAP_FIFO_OVF: Indicates that the SLICMAP FIFO within the SLIC mapping function has\noverflowed.\nSLICM_TTP_FIFO_OVF: Indicates that the TTP Result FIFO within the SLIC mapping function has\noverflowed.\nBID_FIFO_OVF: Indicates that the Free Buffer ID FIFO has overflowed.\nSIA_FIFO_OVF: Indicates that the Receive Data FIFO has overflowed.\nMTR_BKTE_RAILED: Indicates that some excess bucket state has railed.\nMTR_BKTC_RAILED: Indicates that some committed bucket state has railed.\nMTR_FIFO_OVF: Indicates that the meter functions command FIFO has overflowed.\nBAU_PEND_FIFO_OVF: Indicates that the arbiter fifo in BAU\nhas overflowed.",
    /* CB_IPP_CB_IPP_INT_MASK_CONFIG */ "BIMC: When set this indicates that the BIMC controller is asserting an\ninterrupt condition.\nSLICMAP_ECC_FATAL: Indicates that the SLICMAP TCAM Scubbing logic has encountered an\nuncorrectable ECC error.\nSLICMAP_ECC_ERROR: Indicates that the SLICMAP TCAM Scrubbing logic has encounterd a\ncorrectable ECC error. Software should rewrite that entry as soon\nas possible.\nQUAL_FIFO_OVF: Indicates that the qualification command FIFO has overflowed.\nBAU_MDF_FIFO_OVF: Indicates that the MDF output FIFO within the BAU\nhas overflowed.\nSLICM_MDW_FIFO_OVF: Indicates that the metadata write FIFO within the SLIC mapping\nfunction has overflowed.\nSLICM_SRT_FIFO_OVF: Indicates that the SLIC Redirection Table FIFO within the SLIC mapping\nfunction has overflowed.\nSLICM_RPSLICT_FIFO_OVF: Indicates that the Receive Processor SLIC Table FIFO within the SLIC\nmapping function has overflowed.\nSLICM_SLICMAP_FIFO_OVF: Indicates that the SLICMAP FIFO within the SLIC mapping function has\noverflowed.\nSLICM_TTP_FIFO_OVF: Indicates that the TTP Result FIFO within the SLIC mapping function has\noverflowed.\nBID_FIFO_OVF: Indicates that the Free Buffer ID FIFO has overflowed.\nSIA_FIFO_OVF: Indicates that the Receive Data FIFO has overflowed.\nMTR_BKTE_RAILED: Indicates that some excess bucket state has railed.\nMTR_BKTC_RAILED: Indicates that some committed bucket state has railed.\nMTR_FIFO_OVF: Indicates that the meter functions command FIFO has overflowed.\nBAU_PEND_FIFO_OVF: Indicates that the arbiter fifo in BAU\nhas overflowed.",
    /* CB_IPP_CB_IPP_INT_RAW_STATUS */ "BIMC: When set this indicates that the BIMC controller is asserting an\ninterrupt condition.\nSLICMAP_ECC_FATAL: Indicates that the SLICMAP TCAM Scubbing logic has encountered an\nuncorrectable ECC error.\nSLICMAP_ECC_ERROR: Indicates that the SLICMAP TCAM Scrubbing logic has encounterd a\ncorrectable ECC error. Software should rewrite that entry as soon\nas possible.\nQUAL_FIFO_OVF: Indicates that the qualification command FIFO has overflowed.\nBAU_MDF_FIFO_OVF: Indicates that the MDF output FIFO within the BAU\nhas overflowed.\nSLICM_MDW_FIFO_OVF: Indicates that the metadata write FIFO within the SLIC mapping\nfunction has overflowed.\nSLICM_SRT_FIFO_OVF: Indicates that the SLIC Redirection Table FIFO within the SLIC mapping\nfunction has overflowed.\nSLICM_RPSLICT_FIFO_OVF: Indicates that the Receive Processor SLIC Table FIFO within the SLIC\nmapping function has overflowed.\nSLICM_SLICMAP_FIFO_OVF: Indicates that the SLICMAP FIFO within the SLIC mapping function has\noverflowed.\nSLICM_TTP_FIFO_OVF: Indicates that the TTP Result FIFO within the SLIC mapping function has\noverflowed.\nBID_FIFO_OVF: Indicates that the Free Buffer ID FIFO has overflowed.\nSIA_FIFO_OVF: Indicates that the Receive Data FIFO has overflowed.\nMTR_BKTE_RAILED: Indicates that some excess bucket state has railed.\nMTR_BKTC_RAILED: Indicates that some committed bucket state has railed.\nMTR_FIFO_OVF: Indicates that the meter functions command FIFO has overflowed.\nBAU_PEND_FIFO_OVF: Indicates that the arbiter fifo in BAU\nhas overflowed.",
    /* CB_IPP_CFP_CM_CONFIG      */ "CREDIT_LIMIT: Configures the amount of credit made available to CFP.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_CFP_CM_STATUS      */ "CREDIT_ISSUED: Indicates the number of CFP credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_CFP_TAG_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to CFP_TAG.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_CFP_TAG_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of CFP_TAG credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_CPMT_IA_CAPABILITY */ "The CPMT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to CPMT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_CPMT_IA_CONFIG     */ "The CPMT indirect access config register is used to initiate\nread/write accesses to the CPMT table. The data to be written\nis provided via the CPMT_IA_WData register(s). Read\ndata is returned via the CPMT_IA_RData register(s).",
    /* CB_IPP_CPMT_IA_RDATA_PART0 */ "The CPMT consists of 384 entries where each entry\ncontains a canonical {TC, DP}. This table is indexed by a winning CoS\nfield extracted from a frame as determined by the srcN fields in the\nPGT offset from a corresponding pri_baseN field (also in the\nPGT). The CPMT provides for up to 48 8-entry\nmaps, 24 16-entry maps,\n12 32-entry maps or\n6 64-entry maps or any combination of\nthese that does not exceed 384 entries\nin total.</P>\n<P>The default arrangement of the CPMT contains 16\n{PCP, DEI} maps (one per physical port) that map PCP directly to\nTC and DEI of zero to DP of GREEN, DEI of one to DP of YELLOW. The map\nfor port n is located at offset n*16 in the CPMT. </P>\n<P>Additionally (by default) the CPMT contains two 64 entry DSCP\nmaps at offsets 256 and\n320. These maps are defaulted such that all\nDSCP values map to DP of GREEN and all DSCP values map to TC of zero\nexcept for the following:\n<UL>\n<LI>DSCP=10 maps to TC=2</LI>\n<LI>DSCP=18 maps to TC=1</LI>\n<LI>DSCP=26 maps to TC=3</LI>\n<LI>DSCP=34 maps to TC=4</LI>\n<LI>DSCP=46 maps to TC=5</LI>\n<LI>DSCP=48 maps to TC=6</LI>\n<LI>DSCP=56 maps to TC=7</LI>\n</UL>",
    /* CB_IPP_CPMT_IA_STATUS     */ "The CPMT indirect access status register is used to provide\ninformation about CPMT indirect accesses.",
    /* CB_IPP_CPMT_IA_WDATA_PART0 */ "The CPMT consists of 384 entries where each entry\ncontains a canonical {TC, DP}. This table is indexed by a winning CoS\nfield extracted from a frame as determined by the srcN fields in the\nPGT offset from a corresponding pri_baseN field (also in the\nPGT). The CPMT provides for up to 48 8-entry\nmaps, 24 16-entry maps,\n12 32-entry maps or\n6 64-entry maps or any combination of\nthese that does not exceed 384 entries\nin total.</P>\n<P>The default arrangement of the CPMT contains 16\n{PCP, DEI} maps (one per physical port) that map PCP directly to\nTC and DEI of zero to DP of GREEN, DEI of one to DP of YELLOW. The map\nfor port n is located at offset n*16 in the CPMT. </P>\n<P>Additionally (by default) the CPMT contains two 64 entry DSCP\nmaps at offsets 256 and\n320. These maps are defaulted such that all\nDSCP values map to DP of GREEN and all DSCP values map to TC of zero\nexcept for the following:\n<UL>\n<LI>DSCP=10 maps to TC=2</LI>\n<LI>DSCP=18 maps to TC=1</LI>\n<LI>DSCP=26 maps to TC=3</LI>\n<LI>DSCP=34 maps to TC=4</LI>\n<LI>DSCP=46 maps to TC=5</LI>\n<LI>DSCP=48 maps to TC=6</LI>\n<LI>DSCP=56 maps to TC=7</LI>\n</UL>",
    /* CB_IPP_DFP_PACKET_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to DFP_PACKET.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_DFP_PACKET_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of DFP_PACKET credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_ETHERKEY_CONFIG    */ "This register configures the location of TCI data from the natively\nsupported tags in the Ethernet key.",
    /* CB_IPP_FM_CM_CONFIG       */ "CREDIT_LIMIT: Configures the amount of credit made available to FM.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_FM_CM_STATUS       */ "CREDIT_ISSUED: Indicates the number of FM credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_FORWARD_COUNT_A    */ "Indexed by 0ocenum Forward_Counter_e%.\nThis register consists of the single field:",
    /* CB_IPP_FPSLICT_IA_CAPABILITY */ "The FPSLICT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to FPSLICT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_FPSLICT_IA_CONFIG  */ "The FPSLICT indirect access config register is used to initiate\nread/write accesses to the FPSLICT table. The data to be written\nis provided via the FPSLICT_IA_WData register(s). Read\ndata is returned via the FPSLICT_IA_RData register(s).",
    /* CB_IPP_FPSLICT_IA_RDATA_PART0 */ "The FPSLICT maintains per SLIC properties for the Forwarding\nProcessor. It is indexed by a SLICID determined by the SLIC\nmapping function.",
    /* CB_IPP_FPSLICT_IA_RDATA_PART1 */ "RSVD: A sad and lonely reserved bit.",
    /* CB_IPP_FPSLICT_IA_RDATA_PART2 */ "DEFAULT_SLI: Default Source Logical Interface. This is used when any one\nor more of the LI mapping mechanisms (PV2LI, LI Map 0 and LI Map\n1) fail to assign an SLI. That is it is the default result for\na failure to map an SLI within this context.\nIt is also used if none of the LI mapping mechanisms are enabled and\nthis field is non-zero.\nIf default_sli.T is set then the SPG for the frame is\nsubstituted into the default_sli.PG. Thus a single SLIC may be used to\nmap multiple SPGs to a single VSI. If default_sli.T is clear then the\ncurrent SLIC may only default to a single SPG independent SLI.\nIf no LI mapping is enabled and this field is zero then the PGT\nprovided default is used.\nPV2LI_MAP_EN: Enable PV2LI mapping.",
    /* CB_IPP_FPSLICT_IA_RDATA_PART3 */ "PV_DECAP: An index to the Header Decapsulation Table that indicates the\nheaders to remove if the SLI source was the PV SLI.\nLI_MAP1_DECAP: An index to the Header Decapsulation Table that indicates the\nheaders to remove if the SLI source was LI Map 1.\nLI_MAP0_DECAP: An index to the Header Decapsulation Table that indicates the\nheaders to remove if the SLI source was LI Map 0.\nSLIC_DECAP: An index to the Header Decapsulation Table that indicates the\nheaders to remove if the SLI source was the SLIC.\nLI_MAP0: Logical Interface Map Zero. Indicates a first LI lookup\ntable. The corresponding key is determined by indexing the Table\nto Key (M2TK) map described below. The resultant key ID is used to\nbuild the corresponding key as described in the Key Field Table\n(KFT).\nLI_MAP0_EN: Enable LI mapping using li_map0.\nLI_MAP1: Logical Interface Map One. Indicates a second LI lookup\ntable. The corresponding key is determined by indexing the Table\nto Key (M2TK) map described below. The resultant key ID is used to\nbuild the corresponding key as described in the Key Field Table\n(KFT). A match in this table has lower priority than a match in\nli_map0.\nLI_MAP1_EN: Enable LI mapping using li_map1. Note that if only one LI mapping\nis specified then it *must* be li_map0. So one *must not* set\nli_map1_en unless li_map0_en is set.",
    /* CB_IPP_FPSLICT_IA_STATUS  */ "The FPSLICT indirect access status register is used to provide\ninformation about FPSLICT indirect accesses.",
    /* CB_IPP_FPSLICT_IA_WDATA_PART0 */ "The FPSLICT maintains per SLIC properties for the Forwarding\nProcessor. It is indexed by a SLICID determined by the SLIC\nmapping function.",
    /* CB_IPP_FPSLICT_IA_WDATA_PART1 */ "RSVD: A sad and lonely reserved bit.",
    /* CB_IPP_FPSLICT_IA_WDATA_PART2 */ "DEFAULT_SLI: Default Source Logical Interface. This is used when any one\nor more of the LI mapping mechanisms (PV2LI, LI Map 0 and LI Map\n1) fail to assign an SLI. That is it is the default result for\na failure to map an SLI within this context.\nIt is also used if none of the LI mapping mechanisms are enabled and\nthis field is non-zero.\nIf default_sli.T is set then the SPG for the frame is\nsubstituted into the default_sli.PG. Thus a single SLIC may be used to\nmap multiple SPGs to a single VSI. If default_sli.T is clear then the\ncurrent SLIC may only default to a single SPG independent SLI.\nIf no LI mapping is enabled and this field is zero then the PGT\nprovided default is used.\nPV2LI_MAP_EN: Enable PV2LI mapping.",
    /* CB_IPP_FPSLICT_IA_WDATA_PART3 */ "PV_DECAP: An index to the Header Decapsulation Table that indicates the\nheaders to remove if the SLI source was the PV SLI.\nLI_MAP1_DECAP: An index to the Header Decapsulation Table that indicates the\nheaders to remove if the SLI source was LI Map 1.\nLI_MAP0_DECAP: An index to the Header Decapsulation Table that indicates the\nheaders to remove if the SLI source was LI Map 0.\nSLIC_DECAP: An index to the Header Decapsulation Table that indicates the\nheaders to remove if the SLI source was the SLIC.\nLI_MAP0: Logical Interface Map Zero. Indicates a first LI lookup\ntable. The corresponding key is determined by indexing the Table\nto Key (M2TK) map described below. The resultant key ID is used to\nbuild the corresponding key as described in the Key Field Table\n(KFT).\nLI_MAP0_EN: Enable LI mapping using li_map0.\nLI_MAP1: Logical Interface Map One. Indicates a second LI lookup\ntable. The corresponding key is determined by indexing the Table\nto Key (M2TK) map described below. The resultant key ID is used to\nbuild the corresponding key as described in the Key Field Table\n(KFT). A match in this table has lower priority than a match in\nli_map0.\nLI_MAP1_EN: Enable LI mapping using li_map1. Note that if only one LI mapping\nis specified then it *must* be li_map0. So one *must not* set\nli_map1_en unless li_map0_en is set.",
    /* CB_IPP_GSPG2IG_IA_CAPABILITY */ "The GSPG2IG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to GSPG2IG Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_GSPG2IG_IA_CONFIG  */ "The GSPG2IG indirect access config register is used to initiate\nread/write accesses to the GSPG2IG table. The data to be written\nis provided via the GSPG2IG_IA_WData register(s). Read\ndata is returned via the GSPG2IG_IA_RData register(s).",
    /* CB_IPP_GSPG2IG_IA_RDATA_PART0 */ "The GSPG2IG is indexed by the global SPG and returns the\nisolation group. Isolation groups are used to implement\nPrivate VLANs. There are three types of private VLAN ports:\n<UL>\n<LI>Promiscuous ports that can communicate with all ports.\nThese ports are assigned to IG=0.\n</LI>\n<LI>Isolated ports which can only communicate with promiscuous\nports. These ports are assigned to IG 15.\n</LI>\n<LI>Community ports that can only communicate with each other and\npromiscuous ports. Up to 2 community\nport groups may be defined using IG 1 through\n14.\n</LI>\n</UL>",
    /* CB_IPP_GSPG2IG_IA_STATUS  */ "The GSPG2IG indirect access status register is used to provide\ninformation about GSPG2IG indirect accesses.",
    /* CB_IPP_GSPG2IG_IA_WDATA_PART0 */ "The GSPG2IG is indexed by the global SPG and returns the\nisolation group. Isolation groups are used to implement\nPrivate VLANs. There are three types of private VLAN ports:\n<UL>\n<LI>Promiscuous ports that can communicate with all ports.\nThese ports are assigned to IG=0.\n</LI>\n<LI>Isolated ports which can only communicate with promiscuous\nports. These ports are assigned to IG 15.\n</LI>\n<LI>Community ports that can only communicate with each other and\npromiscuous ports. Up to 2 community\nport groups may be defined using IG 1 through\n14.\n</LI>\n</UL>",
    /* CB_IPP_HDT_IA_CAPABILITY  */ "The HDT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to HDT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_HDT_IA_CONFIG      */ "The HDT indirect access config register is used to initiate\nread/write accesses to the HDT table. The data to be written\nis provided via the HDT_IA_WData register(s). Read\ndata is returned via the HDT_IA_RData register(s).",
    /* CB_IPP_HDT_IA_RDATA_PART0 */ "The Header Decapsulation Table describes up to sixteen\ndecapsulation methods. Each entry amounts to a set of headers\nthat are to be removed from the parse descriptor and when they\nare to be removed.\n<P>Decapsulation is performed after the SLI has been determined.\nThe nature of the decapsulation performed is a function of\nprecisely how the SLI has been determined.</P>\n<P>A header instance to be removed is defined in terms of its\ntype and its position relative to other headers of the same type\n(e.g. ipv4.1 references the first IPv4 header, mpls.3 references\nthe third MPLS header).</P>\n<P>NOTE THAT ENTRY ZERO OF THIS TABLE MUST BE SET TO ALL ZEROES.\n</P>",
    /* CB_IPP_HDT_IA_RDATA_PART1 */ "TYPE2: The type of the header to be decapsulated.\n1 - NT_TAG_INVALID\n    Indicates an invalid tag. Should not appear on the parse stack.\n105 - NT_IPV6_FRAG_EH\n    An IPV6 fragment extension header, 8B in length\n87 - NT_BLOB8\n    Blob header type, 8 bytes in length\n99 - NT_BLOB20\n    Blob header type, 20 bytes in length\n101 - NT_DIAG\n    A 64B diag tag with ether type populated from\n    config register, DEBUG_TAG_ETHERTYPE\n71 - NT_ICMP\n    V4 or V6 Proto equals 1\n2 - NT_ING_TIMESTAMP\n0 - NT_NOP\n3 - NT_CTAG\n    Recognized when a TPID is parsed that matches ctpid0 or ctpid1 as\n    selected per Port Group.\n11 - NT_ITAG\n    Recognized when a TPID is parsed that matches itpid. MAC-in-MAC\n    Service Identifier Tag. Note that technically the ITAG is deemed to\n    be 16B and contains the C-DMAC and C-SMAC of the encapsulated\n    frame. We choose instead to view it as a 6B tag immediately followed\n    by an implicit MAC header. So when we recognize an ITAG we push\n    two types onto the stack (NT_ITAG/6, NT_MAC/6).\n15 - NT_SNAP\n    Recognized by the Deep Frame Parser when the last parsed header is LLC\n    and LLC.DSAP[7:1]=0x55, LLC.SSAP[7:1]=0x55 and LLC.CTRL[1:0]=3.\n255 - NT_HWH\n    Hardware Header.\n17 - NT_COE4\n    4B Broadcom Channel over Ethernet Tag. The COE4 tag needs to be\n    configured as a soft tag if it is required as it is not supported\n    natively by the TAG parser. However the Traffic Class and Drop\n    Precedence translation process does extract PCP/DE fields from the\n    header that matches this native type. Therefore when configuring\n    recognition of COE4 the selected soft_tag must have its ntype field\n    set to NT_COE4 for the TC/DP selection to work properly.\n27 - NT_IMP0\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n7 - NT_ETYPE\n    This is implicitly pushed by the tag parser prior to a terminal\n    header.\n5 - NT_STAG\n    Recognized when a TPID is parsed that matches stpid0 or stpid1 as\n    selected per Port Group.\n37 - NT_UTAG2\n    Available for assignment as a soft tag.\n39 - NT_UTAG3\n    Available for assignment as a soft tag.\n33 - NT_UTAG0\n    Available for assignment as a soft tag.\n35 - NT_UTAG1\n    Available for assignment as a soft tag.\n13 - NT_LLC\n    TPID in [0, llc_config.limit]. If the TAG parser observes a\n    TPID&lt;=llc_config.limit it can recognize an LLC header.\n    The Deep Frame Parser has an LLC entry point and is capable of\n    parsing beyond the LLC header.\n55 - NT_PPPOE\n    Recognized by the tag parser when ETYPE=0x8864.\n45 - NT_PAYLOAD\n    Default when the tag parser does not recognize etype/tpid or fails to\n    recognize the LLC/SNAP header.\n253 - NT_RAW\n    Only used by the key-builder to provide raw access to metadata and header\n    data.\n23 - NT_CP2SW\n    CB (CP/cascade) tag (CP2SW format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n67 - NT_UDP\n    V4 or V6 Proto equals 17\n9 - NT_ETAG\n    Recognized when a TPID is parsed that matches etpid.\n69 - NT_TCP\n    V4 or V6 Proto equals 6\n89 - NT_BLOB10\n    Blob header type, 10 bytes in length\n95 - NT_BLOB16\n    Blob header type, 16 bytes in length\n93 - NT_BLOB14\n    Blob header type, 14 bytes in length\n49 - NT_IPV6\n    Recognized by the tag parser when ETYPE=0x86DD. Also recognized by the\n    deep frame parser when the IP protocol field is 41 or the PPPoE protocol\n    field is 0x0057.\n97 - NT_BLOB18\n    Blob header type, 18 bytes in length\n41 - NT_UTAG4\n    Available for assignment as a soft tag.\n53 - NT_MCMPLS\n    Recognized by the tag parser when ETYPE=0x8848. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0283.\n43 - NT_UTAG5\n    Available for assignment as a soft tag.\n12 - NT_EGR_TIMESTAMP\n77 - NT_ARP\n    Address Resolution Protocol\n103 - NT_IPV6_EH\n    An IPV6 extension header of variable length\n73 - NT_IGMP\n    V4 or V6 Proto equals 2\n81 - NT_BLOB2\n    Blob header type, 2 bytes in length\n83 - NT_BLOB4\n    Blob header type, 4 bytes in length\n47 - NT_IPV4\n    Recognized by the tag parser when ETYPE=0x0800. Also recognized by the\n    deep frame parser when the IP protocol field is 4 or the PPPoE protocol\n    field is 0x0021.\n85 - NT_BLOB6\n    Blob header type, 6 bytes in length\n51 - NT_UCMPLS\n    Recognized by the tag parser when ETYPE=0x8847. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0281.\n91 - NT_BLOB12\n    Blob header type, 12 bytes in length\n75 - NT_PTP\n    Precision Time Protocol\n21 - NT_SW2CP\n    CB (CP/cascade) tag (SW2CP format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n31 - NT_MAC\n    MAC header. This is the 12B header consisting of the DMAC and SMAC.\n29 - NT_IMP1\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n19 - NT_COE8\n    8B Broadcom Channel over Ethernet Tag. Like the COE4 tag, the COE8\n    tag is not natively supported by the TAG parser and requires a soft\n    tag if it is to be recognized. Again the TC and DP translation process\n    does extract priority information from the header marked with this\n    native type. Accordingly when a soft_tag is configured to recognize\n    COE8 then its ntype field should be set to NT_COE8.\n107 - NT_IPV6_ICMP\n    IPV6 Internet Control Message.\n4 - NT_MIRROR\n25 - NT_BRCM\n    Proto1 can be used to recognize a BRCM header. If proto1 is BRCM\n    header then this is the NT pushed on to the PD. A specific NT is\n    required for BRCM header so that it can be recognized and processed\n    by the FP downstream. If proto0/proto1 are not BRCM header then\n    NT_IMP0/NT_IMP1 are pushed on to the PD. These are not processed\n    by the FP.\nWHICH2: Which of possibly several instances of the indicated type to\ndecap where 0 indicates no decap.\nUPTILL2: If this bit is set then all headers up till header indicated by\ntype2 are deleted\nTYPE3: The type of the header to be decapsulated.\n1 - NT_TAG_INVALID\n    Indicates an invalid tag. Should not appear on the parse stack.\n105 - NT_IPV6_FRAG_EH\n    An IPV6 fragment extension header, 8B in length\n87 - NT_BLOB8\n    Blob header type, 8 bytes in length\n99 - NT_BLOB20\n    Blob header type, 20 bytes in length\n101 - NT_DIAG\n    A 64B diag tag with ether type populated from\n    config register, DEBUG_TAG_ETHERTYPE\n71 - NT_ICMP\n    V4 or V6 Proto equals 1\n2 - NT_ING_TIMESTAMP\n0 - NT_NOP\n3 - NT_CTAG\n    Recognized when a TPID is parsed that matches ctpid0 or ctpid1 as\n    selected per Port Group.\n11 - NT_ITAG\n    Recognized when a TPID is parsed that matches itpid. MAC-in-MAC\n    Service Identifier Tag. Note that technically the ITAG is deemed to\n    be 16B and contains the C-DMAC and C-SMAC of the encapsulated\n    frame. We choose instead to view it as a 6B tag immediately followed\n    by an implicit MAC header. So when we recognize an ITAG we push\n    two types onto the stack (NT_ITAG/6, NT_MAC/6).\n15 - NT_SNAP\n    Recognized by the Deep Frame Parser when the last parsed header is LLC\n    and LLC.DSAP[7:1]=0x55, LLC.SSAP[7:1]=0x55 and LLC.CTRL[1:0]=3.\n255 - NT_HWH\n    Hardware Header.\n17 - NT_COE4\n    4B Broadcom Channel over Ethernet Tag. The COE4 tag needs to be\n    configured as a soft tag if it is required as it is not supported\n    natively by the TAG parser. However the Traffic Class and Drop\n    Precedence translation process does extract PCP/DE fields from the\n    header that matches this native type. Therefore when configuring\n    recognition of COE4 the selected soft_tag must have its ntype field\n    set to NT_COE4 for the TC/DP selection to work properly.\n27 - NT_IMP0\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n7 - NT_ETYPE\n    This is implicitly pushed by the tag parser prior to a terminal\n    header.\n5 - NT_STAG\n    Recognized when a TPID is parsed that matches stpid0 or stpid1 as\n    selected per Port Group.\n37 - NT_UTAG2\n    Available for assignment as a soft tag.\n39 - NT_UTAG3\n    Available for assignment as a soft tag.\n33 - NT_UTAG0\n    Available for assignment as a soft tag.\n35 - NT_UTAG1\n    Available for assignment as a soft tag.\n13 - NT_LLC\n    TPID in [0, llc_config.limit]. If the TAG parser observes a\n    TPID&lt;=llc_config.limit it can recognize an LLC header.\n    The Deep Frame Parser has an LLC entry point and is capable of\n    parsing beyond the LLC header.\n55 - NT_PPPOE\n    Recognized by the tag parser when ETYPE=0x8864.\n45 - NT_PAYLOAD\n    Default when the tag parser does not recognize etype/tpid or fails to\n    recognize the LLC/SNAP header.\n253 - NT_RAW\n    Only used by the key-builder to provide raw access to metadata and header\n    data.\n23 - NT_CP2SW\n    CB (CP/cascade) tag (CP2SW format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n67 - NT_UDP\n    V4 or V6 Proto equals 17\n9 - NT_ETAG\n    Recognized when a TPID is parsed that matches etpid.\n69 - NT_TCP\n    V4 or V6 Proto equals 6\n89 - NT_BLOB10\n    Blob header type, 10 bytes in length\n95 - NT_BLOB16\n    Blob header type, 16 bytes in length\n93 - NT_BLOB14\n    Blob header type, 14 bytes in length\n49 - NT_IPV6\n    Recognized by the tag parser when ETYPE=0x86DD. Also recognized by the\n    deep frame parser when the IP protocol field is 41 or the PPPoE protocol\n    field is 0x0057.\n97 - NT_BLOB18\n    Blob header type, 18 bytes in length\n41 - NT_UTAG4\n    Available for assignment as a soft tag.\n53 - NT_MCMPLS\n    Recognized by the tag parser when ETYPE=0x8848. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0283.\n43 - NT_UTAG5\n    Available for assignment as a soft tag.\n12 - NT_EGR_TIMESTAMP\n77 - NT_ARP\n    Address Resolution Protocol\n103 - NT_IPV6_EH\n    An IPV6 extension header of variable length\n73 - NT_IGMP\n    V4 or V6 Proto equals 2\n81 - NT_BLOB2\n    Blob header type, 2 bytes in length\n83 - NT_BLOB4\n    Blob header type, 4 bytes in length\n47 - NT_IPV4\n    Recognized by the tag parser when ETYPE=0x0800. Also recognized by the\n    deep frame parser when the IP protocol field is 4 or the PPPoE protocol\n    field is 0x0021.\n85 - NT_BLOB6\n    Blob header type, 6 bytes in length\n51 - NT_UCMPLS\n    Recognized by the tag parser when ETYPE=0x8847. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0281.\n91 - NT_BLOB12\n    Blob header type, 12 bytes in length\n75 - NT_PTP\n    Precision Time Protocol\n21 - NT_SW2CP\n    CB (CP/cascade) tag (SW2CP format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n31 - NT_MAC\n    MAC header. This is the 12B header consisting of the DMAC and SMAC.\n29 - NT_IMP1\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n19 - NT_COE8\n    8B Broadcom Channel over Ethernet Tag. Like the COE4 tag, the COE8\n    tag is not natively supported by the TAG parser and requires a soft\n    tag if it is to be recognized. Again the TC and DP translation process\n    does extract priority information from the header marked with this\n    native type. Accordingly when a soft_tag is configured to recognize\n    COE8 then its ntype field should be set to NT_COE8.\n107 - NT_IPV6_ICMP\n    IPV6 Internet Control Message.\n4 - NT_MIRROR\n25 - NT_BRCM\n    Proto1 can be used to recognize a BRCM header. If proto1 is BRCM\n    header then this is the NT pushed on to the PD. A specific NT is\n    required for BRCM header so that it can be recognized and processed\n    by the FP downstream. If proto0/proto1 are not BRCM header then\n    NT_IMP0/NT_IMP1 are pushed on to the PD. These are not processed\n    by the FP.\nWHICH3: Which of possibly several instances of the indicated type to\ndecap where 0 indicates no decap.\nUPTILL3: If this bit is set then all headers up till header indicated by\ntype3 are deleted",
    /* CB_IPP_HDT_IA_STATUS      */ "The HDT indirect access status register is used to provide\ninformation about HDT indirect accesses.",
    /* CB_IPP_HDT_IA_WDATA_PART0 */ "The Header Decapsulation Table describes up to sixteen\ndecapsulation methods. Each entry amounts to a set of headers\nthat are to be removed from the parse descriptor and when they\nare to be removed.\n<P>Decapsulation is performed after the SLI has been determined.\nThe nature of the decapsulation performed is a function of\nprecisely how the SLI has been determined.</P>\n<P>A header instance to be removed is defined in terms of its\ntype and its position relative to other headers of the same type\n(e.g. ipv4.1 references the first IPv4 header, mpls.3 references\nthe third MPLS header).</P>\n<P>NOTE THAT ENTRY ZERO OF THIS TABLE MUST BE SET TO ALL ZEROES.\n</P>",
    /* CB_IPP_HDT_IA_WDATA_PART1 */ "TYPE2: The type of the header to be decapsulated.\n1 - NT_TAG_INVALID\n    Indicates an invalid tag. Should not appear on the parse stack.\n105 - NT_IPV6_FRAG_EH\n    An IPV6 fragment extension header, 8B in length\n87 - NT_BLOB8\n    Blob header type, 8 bytes in length\n99 - NT_BLOB20\n    Blob header type, 20 bytes in length\n101 - NT_DIAG\n    A 64B diag tag with ether type populated from\n    config register, DEBUG_TAG_ETHERTYPE\n71 - NT_ICMP\n    V4 or V6 Proto equals 1\n2 - NT_ING_TIMESTAMP\n0 - NT_NOP\n3 - NT_CTAG\n    Recognized when a TPID is parsed that matches ctpid0 or ctpid1 as\n    selected per Port Group.\n11 - NT_ITAG\n    Recognized when a TPID is parsed that matches itpid. MAC-in-MAC\n    Service Identifier Tag. Note that technically the ITAG is deemed to\n    be 16B and contains the C-DMAC and C-SMAC of the encapsulated\n    frame. We choose instead to view it as a 6B tag immediately followed\n    by an implicit MAC header. So when we recognize an ITAG we push\n    two types onto the stack (NT_ITAG/6, NT_MAC/6).\n15 - NT_SNAP\n    Recognized by the Deep Frame Parser when the last parsed header is LLC\n    and LLC.DSAP[7:1]=0x55, LLC.SSAP[7:1]=0x55 and LLC.CTRL[1:0]=3.\n255 - NT_HWH\n    Hardware Header.\n17 - NT_COE4\n    4B Broadcom Channel over Ethernet Tag. The COE4 tag needs to be\n    configured as a soft tag if it is required as it is not supported\n    natively by the TAG parser. However the Traffic Class and Drop\n    Precedence translation process does extract PCP/DE fields from the\n    header that matches this native type. Therefore when configuring\n    recognition of COE4 the selected soft_tag must have its ntype field\n    set to NT_COE4 for the TC/DP selection to work properly.\n27 - NT_IMP0\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n7 - NT_ETYPE\n    This is implicitly pushed by the tag parser prior to a terminal\n    header.\n5 - NT_STAG\n    Recognized when a TPID is parsed that matches stpid0 or stpid1 as\n    selected per Port Group.\n37 - NT_UTAG2\n    Available for assignment as a soft tag.\n39 - NT_UTAG3\n    Available for assignment as a soft tag.\n33 - NT_UTAG0\n    Available for assignment as a soft tag.\n35 - NT_UTAG1\n    Available for assignment as a soft tag.\n13 - NT_LLC\n    TPID in [0, llc_config.limit]. If the TAG parser observes a\n    TPID&lt;=llc_config.limit it can recognize an LLC header.\n    The Deep Frame Parser has an LLC entry point and is capable of\n    parsing beyond the LLC header.\n55 - NT_PPPOE\n    Recognized by the tag parser when ETYPE=0x8864.\n45 - NT_PAYLOAD\n    Default when the tag parser does not recognize etype/tpid or fails to\n    recognize the LLC/SNAP header.\n253 - NT_RAW\n    Only used by the key-builder to provide raw access to metadata and header\n    data.\n23 - NT_CP2SW\n    CB (CP/cascade) tag (CP2SW format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n67 - NT_UDP\n    V4 or V6 Proto equals 17\n9 - NT_ETAG\n    Recognized when a TPID is parsed that matches etpid.\n69 - NT_TCP\n    V4 or V6 Proto equals 6\n89 - NT_BLOB10\n    Blob header type, 10 bytes in length\n95 - NT_BLOB16\n    Blob header type, 16 bytes in length\n93 - NT_BLOB14\n    Blob header type, 14 bytes in length\n49 - NT_IPV6\n    Recognized by the tag parser when ETYPE=0x86DD. Also recognized by the\n    deep frame parser when the IP protocol field is 41 or the PPPoE protocol\n    field is 0x0057.\n97 - NT_BLOB18\n    Blob header type, 18 bytes in length\n41 - NT_UTAG4\n    Available for assignment as a soft tag.\n53 - NT_MCMPLS\n    Recognized by the tag parser when ETYPE=0x8848. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0283.\n43 - NT_UTAG5\n    Available for assignment as a soft tag.\n12 - NT_EGR_TIMESTAMP\n77 - NT_ARP\n    Address Resolution Protocol\n103 - NT_IPV6_EH\n    An IPV6 extension header of variable length\n73 - NT_IGMP\n    V4 or V6 Proto equals 2\n81 - NT_BLOB2\n    Blob header type, 2 bytes in length\n83 - NT_BLOB4\n    Blob header type, 4 bytes in length\n47 - NT_IPV4\n    Recognized by the tag parser when ETYPE=0x0800. Also recognized by the\n    deep frame parser when the IP protocol field is 4 or the PPPoE protocol\n    field is 0x0021.\n85 - NT_BLOB6\n    Blob header type, 6 bytes in length\n51 - NT_UCMPLS\n    Recognized by the tag parser when ETYPE=0x8847. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0281.\n91 - NT_BLOB12\n    Blob header type, 12 bytes in length\n75 - NT_PTP\n    Precision Time Protocol\n21 - NT_SW2CP\n    CB (CP/cascade) tag (SW2CP format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n31 - NT_MAC\n    MAC header. This is the 12B header consisting of the DMAC and SMAC.\n29 - NT_IMP1\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n19 - NT_COE8\n    8B Broadcom Channel over Ethernet Tag. Like the COE4 tag, the COE8\n    tag is not natively supported by the TAG parser and requires a soft\n    tag if it is to be recognized. Again the TC and DP translation process\n    does extract priority information from the header marked with this\n    native type. Accordingly when a soft_tag is configured to recognize\n    COE8 then its ntype field should be set to NT_COE8.\n107 - NT_IPV6_ICMP\n    IPV6 Internet Control Message.\n4 - NT_MIRROR\n25 - NT_BRCM\n    Proto1 can be used to recognize a BRCM header. If proto1 is BRCM\n    header then this is the NT pushed on to the PD. A specific NT is\n    required for BRCM header so that it can be recognized and processed\n    by the FP downstream. If proto0/proto1 are not BRCM header then\n    NT_IMP0/NT_IMP1 are pushed on to the PD. These are not processed\n    by the FP.\nWHICH2: Which of possibly several instances of the indicated type to\ndecap where 0 indicates no decap.\nUPTILL2: If this bit is set then all headers up till header indicated by\ntype2 are deleted\nTYPE3: The type of the header to be decapsulated.\n1 - NT_TAG_INVALID\n    Indicates an invalid tag. Should not appear on the parse stack.\n105 - NT_IPV6_FRAG_EH\n    An IPV6 fragment extension header, 8B in length\n87 - NT_BLOB8\n    Blob header type, 8 bytes in length\n99 - NT_BLOB20\n    Blob header type, 20 bytes in length\n101 - NT_DIAG\n    A 64B diag tag with ether type populated from\n    config register, DEBUG_TAG_ETHERTYPE\n71 - NT_ICMP\n    V4 or V6 Proto equals 1\n2 - NT_ING_TIMESTAMP\n0 - NT_NOP\n3 - NT_CTAG\n    Recognized when a TPID is parsed that matches ctpid0 or ctpid1 as\n    selected per Port Group.\n11 - NT_ITAG\n    Recognized when a TPID is parsed that matches itpid. MAC-in-MAC\n    Service Identifier Tag. Note that technically the ITAG is deemed to\n    be 16B and contains the C-DMAC and C-SMAC of the encapsulated\n    frame. We choose instead to view it as a 6B tag immediately followed\n    by an implicit MAC header. So when we recognize an ITAG we push\n    two types onto the stack (NT_ITAG/6, NT_MAC/6).\n15 - NT_SNAP\n    Recognized by the Deep Frame Parser when the last parsed header is LLC\n    and LLC.DSAP[7:1]=0x55, LLC.SSAP[7:1]=0x55 and LLC.CTRL[1:0]=3.\n255 - NT_HWH\n    Hardware Header.\n17 - NT_COE4\n    4B Broadcom Channel over Ethernet Tag. The COE4 tag needs to be\n    configured as a soft tag if it is required as it is not supported\n    natively by the TAG parser. However the Traffic Class and Drop\n    Precedence translation process does extract PCP/DE fields from the\n    header that matches this native type. Therefore when configuring\n    recognition of COE4 the selected soft_tag must have its ntype field\n    set to NT_COE4 for the TC/DP selection to work properly.\n27 - NT_IMP0\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n7 - NT_ETYPE\n    This is implicitly pushed by the tag parser prior to a terminal\n    header.\n5 - NT_STAG\n    Recognized when a TPID is parsed that matches stpid0 or stpid1 as\n    selected per Port Group.\n37 - NT_UTAG2\n    Available for assignment as a soft tag.\n39 - NT_UTAG3\n    Available for assignment as a soft tag.\n33 - NT_UTAG0\n    Available for assignment as a soft tag.\n35 - NT_UTAG1\n    Available for assignment as a soft tag.\n13 - NT_LLC\n    TPID in [0, llc_config.limit]. If the TAG parser observes a\n    TPID&lt;=llc_config.limit it can recognize an LLC header.\n    The Deep Frame Parser has an LLC entry point and is capable of\n    parsing beyond the LLC header.\n55 - NT_PPPOE\n    Recognized by the tag parser when ETYPE=0x8864.\n45 - NT_PAYLOAD\n    Default when the tag parser does not recognize etype/tpid or fails to\n    recognize the LLC/SNAP header.\n253 - NT_RAW\n    Only used by the key-builder to provide raw access to metadata and header\n    data.\n23 - NT_CP2SW\n    CB (CP/cascade) tag (CP2SW format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n67 - NT_UDP\n    V4 or V6 Proto equals 17\n9 - NT_ETAG\n    Recognized when a TPID is parsed that matches etpid.\n69 - NT_TCP\n    V4 or V6 Proto equals 6\n89 - NT_BLOB10\n    Blob header type, 10 bytes in length\n95 - NT_BLOB16\n    Blob header type, 16 bytes in length\n93 - NT_BLOB14\n    Blob header type, 14 bytes in length\n49 - NT_IPV6\n    Recognized by the tag parser when ETYPE=0x86DD. Also recognized by the\n    deep frame parser when the IP protocol field is 41 or the PPPoE protocol\n    field is 0x0057.\n97 - NT_BLOB18\n    Blob header type, 18 bytes in length\n41 - NT_UTAG4\n    Available for assignment as a soft tag.\n53 - NT_MCMPLS\n    Recognized by the tag parser when ETYPE=0x8848. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0283.\n43 - NT_UTAG5\n    Available for assignment as a soft tag.\n12 - NT_EGR_TIMESTAMP\n77 - NT_ARP\n    Address Resolution Protocol\n103 - NT_IPV6_EH\n    An IPV6 extension header of variable length\n73 - NT_IGMP\n    V4 or V6 Proto equals 2\n81 - NT_BLOB2\n    Blob header type, 2 bytes in length\n83 - NT_BLOB4\n    Blob header type, 4 bytes in length\n47 - NT_IPV4\n    Recognized by the tag parser when ETYPE=0x0800. Also recognized by the\n    deep frame parser when the IP protocol field is 4 or the PPPoE protocol\n    field is 0x0021.\n85 - NT_BLOB6\n    Blob header type, 6 bytes in length\n51 - NT_UCMPLS\n    Recognized by the tag parser when ETYPE=0x8847. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0281.\n91 - NT_BLOB12\n    Blob header type, 12 bytes in length\n75 - NT_PTP\n    Precision Time Protocol\n21 - NT_SW2CP\n    CB (CP/cascade) tag (SW2CP format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n31 - NT_MAC\n    MAC header. This is the 12B header consisting of the DMAC and SMAC.\n29 - NT_IMP1\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n19 - NT_COE8\n    8B Broadcom Channel over Ethernet Tag. Like the COE4 tag, the COE8\n    tag is not natively supported by the TAG parser and requires a soft\n    tag if it is to be recognized. Again the TC and DP translation process\n    does extract priority information from the header marked with this\n    native type. Accordingly when a soft_tag is configured to recognize\n    COE8 then its ntype field should be set to NT_COE8.\n107 - NT_IPV6_ICMP\n    IPV6 Internet Control Message.\n4 - NT_MIRROR\n25 - NT_BRCM\n    Proto1 can be used to recognize a BRCM header. If proto1 is BRCM\n    header then this is the NT pushed on to the PD. A specific NT is\n    required for BRCM header so that it can be recognized and processed\n    by the FP downstream. If proto0/proto1 are not BRCM header then\n    NT_IMP0/NT_IMP1 are pushed on to the PD. These are not processed\n    by the FP.\nWHICH3: Which of possibly several instances of the indicated type to\ndecap where 0 indicates no decap.\nUPTILL3: If this bit is set then all headers up till header indicated by\ntype3 are deleted",
    /* CB_IPP_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_IPP_IKFT_IA_CAPABILITY */ "The IKFT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to IKFT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_IKFT_IA_CONFIG     */ "The IKFT indirect access config register is used to initiate\nread/write accesses to the IKFT table. The data to be written\nis provided via the IKFT_IA_WData register(s). Read\ndata is returned via the IKFT_IA_RData register(s).",
    /* CB_IPP_IKFT_IA_RDATA_PART0 */ "The Ingress Key Field Table describes up to 32\nkey fields for up to 16 keys.",
    /* CB_IPP_IKFT_IA_RDATA_PART1 */ "OFFSET: A bit offset into the header which describes the start of the field\nto be extracted (max. 256B reach)\nLENGTH: the length of the field to be extracted; the maximum that may be\nextracted is 64b which means that values greater than 64 are invalid\nlengths; note that if the header does not exist then an appropriate\nnumber of zero bits are pushed to the stack; a length of zero is\nmeaningful and can be used to push only the 'exists' bit onto the\nstack\nHPOSN: The header ordinal from which to extract a field - i.e. the first,\nsecond, third or fourth occurrence of the header of the given htype.",
    /* CB_IPP_IKFT_IA_RDATA_PART2 */ "KEY: Which of up to 16 keys should receive the field value.\nIf all bits are clear here then the key field is not used.\nEXISTS: Which of up to 16 keys should receive the 'exists' bit for\nthe header; use this to ensure that there is only one 'exists' bit for\na given header in a given key. Bit n of this vector is only valid when\nbit n of the key vector is set.",
    /* CB_IPP_IKFT_IA_STATUS     */ "The IKFT indirect access status register is used to provide\ninformation about IKFT indirect accesses.",
    /* CB_IPP_IKFT_IA_WDATA_PART0 */ "The Ingress Key Field Table describes up to 32\nkey fields for up to 16 keys.",
    /* CB_IPP_IKFT_IA_WDATA_PART1 */ "OFFSET: A bit offset into the header which describes the start of the field\nto be extracted (max. 256B reach)\nLENGTH: the length of the field to be extracted; the maximum that may be\nextracted is 64b which means that values greater than 64 are invalid\nlengths; note that if the header does not exist then an appropriate\nnumber of zero bits are pushed to the stack; a length of zero is\nmeaningful and can be used to push only the 'exists' bit onto the\nstack\nHPOSN: The header ordinal from which to extract a field - i.e. the first,\nsecond, third or fourth occurrence of the header of the given htype.",
    /* CB_IPP_IKFT_IA_WDATA_PART2 */ "KEY: Which of up to 16 keys should receive the field value.\nIf all bits are clear here then the key field is not used.\nEXISTS: Which of up to 16 keys should receive the 'exists' bit for\nthe header; use this to ensure that there is only one 'exists' bit for\na given header in a given key. Bit n of this vector is only valid when\nbit n of the key vector is set.",
    /* CB_IPP_IPP_CONFIG         */ "DEV: This bit indicates which of two devices this instance is in a\ncascade configuration. It is used to populate the dev field in\na CBTAG when this device generates one unless the received\nframe already had a CBTAG in which case the dev field of the\nthe received CBTAG is used to populate the CBTAG of the\nforwarded frame.",
    /* CB_IPP_ISTGET_IA_CAPABILITY */ "The ISTGET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to ISTGET Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_ISTGET_IA_CONFIG   */ "The ISTGET indirect access config register is used to initiate\nread/write accesses to the ISTGET table. The data to be written\nis provided via the ISTGET_IA_WData register(s). Read\ndata is returned via the ISTGET_IA_RData register(s).",
    /* CB_IPP_ISTGET_IA_RDATA_PART0 */ "The ISTGET is indexed by a Spanning Tree Group Identifier (STGID)\nwhich is derived from the VSIT. It returns a 16b\nport group map which determines if the corresponding port is\nenabled for receive.",
    /* CB_IPP_ISTGET_IA_STATUS   */ "The ISTGET indirect access status register is used to provide\ninformation about ISTGET indirect accesses.",
    /* CB_IPP_ISTGET_IA_WDATA_PART0 */ "The ISTGET is indexed by a Spanning Tree Group Identifier (STGID)\nwhich is derived from the VSIT. It returns a 16b\nport group map which determines if the corresponding port is\nenabled for receive.",
    /* CB_IPP_ITAG_CONFIG        */ "TPID: Indicates the TPID to be used to recognize a MAC-in-MAC ITAG.",
    /* CB_IPP_ITM_LIM_TAG_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to ITM_LIM_TAG.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_ITM_LIM_TAG_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of ITM_LIM_TAG credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_IVMT_A             */ "Use this table to ingress mirror up to 4 VSIs.",
    /* CB_IPP_KBU_CONFIG         */ "NFIELDS: The number of valid fields in the IKFT. The maximum valid setting\nfor this field is 32. It defaults to maximum but\nsetting it to lower values in accordance with the actual number\nof valid fields will reduce latency when the key-builder is active.\nSPP2LBH: The Load Balance Hash (LBH) is calculated with respect to a key derived\nfrom a frame. It is a 7 hash which is used to index the\nSVT in the PQM. This field is used to override a number of least\nsignificant bits in the LBH with the Source Physical Port ID associated\nwith the frame.\nThe value assigned to this field should be no more than\n4.\nThe primary purpose of this field is to deterministically distribute\ntraffic from physical ports to a a pair of cascaded links.",
    /* CB_IPP_KST_IA_CAPABILITY  */ "The KST indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to KST Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_KST_IA_CONFIG      */ "The KST indirect access config register is used to initiate\nread/write accesses to the KST table. The data to be written\nis provided via the KST_IA_WData register(s). Read\ndata is returned via the KST_IA_RData register(s).",
    /* CB_IPP_KST_IA_RDATA_PART0 */ "The keyset table is indexed by a keyset identifier that\noriginates from the FPSLICT. The fields ipv4_keyset, ipv6_keyset\nand other_keyset identify which keyset is to be constructed for a\npacket of the indicated type relative to the packet's assigned\nSLIC.",
    /* CB_IPP_KST_IA_RDATA_PART1 */ "CFP_KEY3: Indicates which of up to 16 keys (as defined by the KFT\nbelow) is to be supplied to the CFP as slice3.\nDBID3: This field is always prepended to key3 for the CFP. It is used to\nlimit search in the CFP to patterns that include a match on this\nvalue.\nCFP_KEY2: Indicates which of up to 16 keys is to be supplied to the\nCFP as slice2.\nDBID2: This field is always prepended to key2 for the CFP.\nCFP_KEY1: Indicates which of up to 16 keys is to be supplied to the\nCFP as slice1.\nDBID1: This field is always prepended to key1 for the CFP.\nCFP_KEY0: Indicates which of up to 16 keys is to be supplied to the\nCFP as slice0.\nDBID0: This field is always prepended to key0 for the CFP.",
    /* CB_IPP_KST_IA_STATUS      */ "The KST indirect access status register is used to provide\ninformation about KST indirect accesses.",
    /* CB_IPP_KST_IA_WDATA_PART0 */ "The keyset table is indexed by a keyset identifier that\noriginates from the FPSLICT. The fields ipv4_keyset, ipv6_keyset\nand other_keyset identify which keyset is to be constructed for a\npacket of the indicated type relative to the packet's assigned\nSLIC.",
    /* CB_IPP_KST_IA_WDATA_PART1 */ "CFP_KEY3: Indicates which of up to 16 keys (as defined by the KFT\nbelow) is to be supplied to the CFP as slice3.\nDBID3: This field is always prepended to key3 for the CFP. It is used to\nlimit search in the CFP to patterns that include a match on this\nvalue.\nCFP_KEY2: Indicates which of up to 16 keys is to be supplied to the\nCFP as slice2.\nDBID2: This field is always prepended to key2 for the CFP.\nCFP_KEY1: Indicates which of up to 16 keys is to be supplied to the\nCFP as slice1.\nDBID1: This field is always prepended to key1 for the CFP.\nCFP_KEY0: Indicates which of up to 16 keys is to be supplied to the\nCFP as slice0.\nDBID0: This field is always prepended to key0 for the CFP.",
    /* CB_IPP_LIM_CM_CONFIG      */ "CREDIT_LIMIT: Configures the amount of credit made available to LIM.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_LIM_CM_STATUS      */ "CREDIT_ISSUED: Indicates the number of LIM credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_LIN2VSI_IA_CAPABILITY */ "The LIN2VSI indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to LIN2VSI Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_LIN2VSI_IA_CONFIG  */ "The LIN2VSI indirect access config register is used to initiate\nread/write accesses to the LIN2VSI table. The data to be written\nis provided via the LIN2VSI_IA_WData register(s). Read\ndata is returned via the LIN2VSI_IA_RData register(s).",
    /* CB_IPP_LIN2VSI_IA_RDATA_PART0 */ "The LIN2VSI table is used when the SLI contains a valid N\nfield. It is simply indexed by SLI.N and returns the VSI.\nIt also provides a mechanism to assign drop precedence and\ntraffic class to a frame associated with the SLI.",
    /* CB_IPP_LIN2VSI_IA_STATUS  */ "The LIN2VSI indirect access status register is used to provide\ninformation about LIN2VSI indirect accesses.",
    /* CB_IPP_LIN2VSI_IA_WDATA_PART0 */ "The LIN2VSI table is used when the SLI contains a valid N\nfield. It is simply indexed by SLI.N and returns the VSI.\nIt also provides a mechanism to assign drop precedence and\ntraffic class to a frame associated with the SLI.",
    /* CB_IPP_LLC_CONFIG         */ "LIMIT: When a frame's Ethertype/Length field is less than or equal to this\nvalue and llc parsing is enabled the TAG parser will push\nthe llc native type onto the parse stack.",
    /* CB_IPP_M2TK_IA_CAPABILITY */ "The M2TK indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to M2TK Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_M2TK_IA_CONFIG     */ "The M2TK indirect access config register is used to initiate\nread/write accesses to the M2TK table. The data to be written\nis provided via the M2TK_IA_WData register(s). Read\ndata is returned via the M2TK_IA_RData register(s).",
    /* CB_IPP_M2TK_IA_RDATA_PART0 */ "The Map ID to Table and Key ID table associates a map ID\nwith a table ID (in the ITM) and a Key ID (described by the\nIKFT). This table is indexed by the map IDs defined in\nFPSLICT (li_map0, li_map1) to determine Logical Interface Mapping.",
    /* CB_IPP_M2TK_IA_STATUS     */ "The M2TK indirect access status register is used to provide\ninformation about M2TK indirect accesses.",
    /* CB_IPP_M2TK_IA_WDATA_PART0 */ "The Map ID to Table and Key ID table associates a map ID\nwith a table ID (in the ITM) and a Key ID (described by the\nIKFT). This table is indexed by the map IDs defined in\nFPSLICT (li_map0, li_map1) to determine Logical Interface Mapping.",
    /* CB_IPP_MAX_ICMP_CONFIG    */ "V6LENGTH: Sets the acceptable maximum length of an ICMP Echo Request packet over\nIPv6.\nThe length of the ICMP packet is the IPv6 header's Payload Length\nfield. If violated then an ICMPv6 long ping trap is invoked.\nV4LENGTH: Sets the acceptable maximum length of an ICMP Echo Request packet over\nIPv4. The length of the ICMP packet is the IPv4 header's Total Length\nfield less 4 times its Internet Header Length field. If violated then\nan ICMPv4 long ping trap is invoked.",
    /* CB_IPP_MBE_COUNT_A        */ "This register consists of the single field:",
    /* CB_IPP_MDF_TAG_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to MDF_TAG.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_MDF_TAG_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of MDF_TAG credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_MTR_CONTROL        */ "PMON_SEL: pmon_sel selects which meter to monitor.\nPMON_EN: While pmon_en deasserted, pmon registers are held reset.\nREFRESH_EN: While refresh_en is deasserted, refresh timer is held reset.\nBKTE_NODEC: When bkte_nodec is set, tokens are never decremented from bkte,\nthe packet is green/yellow.\nBKTC_NODEC: When bktc_nodec is set, tokens are never decremented from bktc,\neven when the packet is green.\nPKT_MODE_LEN: When pkt_mode is set, pkt_mode_len is used in place of pkt_len.\nBYPASS_MODE: When bypass_mode is set, dp is passed through unmodified.",
    /* CB_IPP_MTR_PARAMS         */ "METERS: number of meters\nPROFILES: number of meter profiles\nTAGBITS: number of bits in mtr_req_tag field",
    /* CB_IPP_MTR_REF_TIMER      */ "COUNT: value of 125 MHz refresh timer/counter",
    /* CB_IPP_MTR_STATUS         */ "BKTE_METER_ID: bkte error meter id\nBKTC_METER_ID: bktc error meter id\nERR_BKTE_RAILED: high assertion indicates bkte has railed; cleared on read\nERR_BKTC_RAILED: high assertion indicates bktc has railed; cleared on read\nERR_CMD_FIFO_OVFL: high assertion indicates command fifo has overflowed; cleared on read",
    /* CB_IPP_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_IPP_PGT_IA_CAPABILITY  */ "The PGT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to PGT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_PGT_IA_CONFIG      */ "The PGT indirect access config register is used to initiate\nread/write accesses to the PGT table. The data to be written\nis provided via the PGT_IA_WData register(s). Read\ndata is returned via the PGT_IA_RData register(s).",
    /* CB_IPP_PGT_IA_RDATA_PART0 */ "This table is indexed by the Local Port Group Identifier\nwhich is obtained from the PP2LPG map.",
    /* CB_IPP_PGT_IA_RDATA_PART1 */ "LEN1: Indicates the length of the base protocol header (we assume a\nfixed length). This indicates where the next protocol starts.\nPROTO1: Indicates a second base protocol used by the port group. This\nrepresents the type of the first frame header following proto0 (if\nany). The hardware automatically appends this to the Parse\nDescriptor before tag parsing with a location that is determined\nby the last TLV parsed (if any) plus len0. If zero this is not\nappended to the PD.\n1 - NT_TAG_INVALID\n    Indicates an invalid tag. Should not appear on the parse stack.\n105 - NT_IPV6_FRAG_EH\n    An IPV6 fragment extension header, 8B in length\n87 - NT_BLOB8\n    Blob header type, 8 bytes in length\n99 - NT_BLOB20\n    Blob header type, 20 bytes in length\n101 - NT_DIAG\n    A 64B diag tag with ether type populated from\n    config register, DEBUG_TAG_ETHERTYPE\n71 - NT_ICMP\n    V4 or V6 Proto equals 1\n2 - NT_ING_TIMESTAMP\n0 - NT_NOP\n3 - NT_CTAG\n    Recognized when a TPID is parsed that matches ctpid0 or ctpid1 as\n    selected per Port Group.\n11 - NT_ITAG\n    Recognized when a TPID is parsed that matches itpid. MAC-in-MAC\n    Service Identifier Tag. Note that technically the ITAG is deemed to\n    be 16B and contains the C-DMAC and C-SMAC of the encapsulated\n    frame. We choose instead to view it as a 6B tag immediately followed\n    by an implicit MAC header. So when we recognize an ITAG we push\n    two types onto the stack (NT_ITAG/6, NT_MAC/6).\n15 - NT_SNAP\n    Recognized by the Deep Frame Parser when the last parsed header is LLC\n    and LLC.DSAP[7:1]=0x55, LLC.SSAP[7:1]=0x55 and LLC.CTRL[1:0]=3.\n255 - NT_HWH\n    Hardware Header.\n17 - NT_COE4\n    4B Broadcom Channel over Ethernet Tag. The COE4 tag needs to be\n    configured as a soft tag if it is required as it is not supported\n    natively by the TAG parser. However the Traffic Class and Drop\n    Precedence translation process does extract PCP/DE fields from the\n    header that matches this native type. Therefore when configuring\n    recognition of COE4 the selected soft_tag must have its ntype field\n    set to NT_COE4 for the TC/DP selection to work properly.\n27 - NT_IMP0\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n7 - NT_ETYPE\n    This is implicitly pushed by the tag parser prior to a terminal\n    header.\n5 - NT_STAG\n    Recognized when a TPID is parsed that matches stpid0 or stpid1 as\n    selected per Port Group.\n37 - NT_UTAG2\n    Available for assignment as a soft tag.\n39 - NT_UTAG3\n    Available for assignment as a soft tag.\n33 - NT_UTAG0\n    Available for assignment as a soft tag.\n35 - NT_UTAG1\n    Available for assignment as a soft tag.\n13 - NT_LLC\n    TPID in [0, llc_config.limit]. If the TAG parser observes a\n    TPID&lt;=llc_config.limit it can recognize an LLC header.\n    The Deep Frame Parser has an LLC entry point and is capable of\n    parsing beyond the LLC header.\n55 - NT_PPPOE\n    Recognized by the tag parser when ETYPE=0x8864.\n45 - NT_PAYLOAD\n    Default when the tag parser does not recognize etype/tpid or fails to\n    recognize the LLC/SNAP header.\n253 - NT_RAW\n    Only used by the key-builder to provide raw access to metadata and header\n    data.\n23 - NT_CP2SW\n    CB (CP/cascade) tag (CP2SW format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n67 - NT_UDP\n    V4 or V6 Proto equals 17\n9 - NT_ETAG\n    Recognized when a TPID is parsed that matches etpid.\n69 - NT_TCP\n    V4 or V6 Proto equals 6\n89 - NT_BLOB10\n    Blob header type, 10 bytes in length\n95 - NT_BLOB16\n    Blob header type, 16 bytes in length\n93 - NT_BLOB14\n    Blob header type, 14 bytes in length\n49 - NT_IPV6\n    Recognized by the tag parser when ETYPE=0x86DD. Also recognized by the\n    deep frame parser when the IP protocol field is 41 or the PPPoE protocol\n    field is 0x0057.\n97 - NT_BLOB18\n    Blob header type, 18 bytes in length\n41 - NT_UTAG4\n    Available for assignment as a soft tag.\n53 - NT_MCMPLS\n    Recognized by the tag parser when ETYPE=0x8848. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0283.\n43 - NT_UTAG5\n    Available for assignment as a soft tag.\n12 - NT_EGR_TIMESTAMP\n77 - NT_ARP\n    Address Resolution Protocol\n103 - NT_IPV6_EH\n    An IPV6 extension header of variable length\n73 - NT_IGMP\n    V4 or V6 Proto equals 2\n81 - NT_BLOB2\n    Blob header type, 2 bytes in length\n83 - NT_BLOB4\n    Blob header type, 4 bytes in length\n47 - NT_IPV4\n    Recognized by the tag parser when ETYPE=0x0800. Also recognized by the\n    deep frame parser when the IP protocol field is 4 or the PPPoE protocol\n    field is 0x0021.\n85 - NT_BLOB6\n    Blob header type, 6 bytes in length\n51 - NT_UCMPLS\n    Recognized by the tag parser when ETYPE=0x8847. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0281.\n91 - NT_BLOB12\n    Blob header type, 12 bytes in length\n75 - NT_PTP\n    Precision Time Protocol\n21 - NT_SW2CP\n    CB (CP/cascade) tag (SW2CP format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n31 - NT_MAC\n    MAC header. This is the 12B header consisting of the DMAC and SMAC.\n29 - NT_IMP1\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n19 - NT_COE8\n    8B Broadcom Channel over Ethernet Tag. Like the COE4 tag, the COE8\n    tag is not natively supported by the TAG parser and requires a soft\n    tag if it is to be recognized. Again the TC and DP translation process\n    does extract priority information from the header marked with this\n    native type. Accordingly when a soft_tag is configured to recognize\n    COE8 then its ntype field should be set to NT_COE8.\n107 - NT_IPV6_ICMP\n    IPV6 Internet Control Message.\n4 - NT_MIRROR\n25 - NT_BRCM\n    Proto1 can be used to recognize a BRCM header. If proto1 is BRCM\n    header then this is the NT pushed on to the PD. A specific NT is\n    required for BRCM header so that it can be recognized and processed\n    by the FP downstream. If proto0/proto1 are not BRCM header then\n    NT_IMP0/NT_IMP1 are pushed on to the PD. These are not processed\n    by the FP.\nLEN0: Indicates the length of the base protocol header (we assume a\nfixed length). This indicates where the next protocol starts.\nPROTO0: Indicates the base protocol used by the port group. This\nrepresents the type of the first frame header following the TLVs\n(if any). The hardware automatically appends this to the Parse\nDescriptor after TLV parsing and before tag parsing with a\nlocation that is determined by the last TLV parsed (zero if none).\nIf zero nothing is appended to the PD.\n1 - NT_TAG_INVALID\n    Indicates an invalid tag. Should not appear on the parse stack.\n105 - NT_IPV6_FRAG_EH\n    An IPV6 fragment extension header, 8B in length\n87 - NT_BLOB8\n    Blob header type, 8 bytes in length\n99 - NT_BLOB20\n    Blob header type, 20 bytes in length\n101 - NT_DIAG\n    A 64B diag tag with ether type populated from\n    config register, DEBUG_TAG_ETHERTYPE\n71 - NT_ICMP\n    V4 or V6 Proto equals 1\n2 - NT_ING_TIMESTAMP\n0 - NT_NOP\n3 - NT_CTAG\n    Recognized when a TPID is parsed that matches ctpid0 or ctpid1 as\n    selected per Port Group.\n11 - NT_ITAG\n    Recognized when a TPID is parsed that matches itpid. MAC-in-MAC\n    Service Identifier Tag. Note that technically the ITAG is deemed to\n    be 16B and contains the C-DMAC and C-SMAC of the encapsulated\n    frame. We choose instead to view it as a 6B tag immediately followed\n    by an implicit MAC header. So when we recognize an ITAG we push\n    two types onto the stack (NT_ITAG/6, NT_MAC/6).\n15 - NT_SNAP\n    Recognized by the Deep Frame Parser when the last parsed header is LLC\n    and LLC.DSAP[7:1]=0x55, LLC.SSAP[7:1]=0x55 and LLC.CTRL[1:0]=3.\n255 - NT_HWH\n    Hardware Header.\n17 - NT_COE4\n    4B Broadcom Channel over Ethernet Tag. The COE4 tag needs to be\n    configured as a soft tag if it is required as it is not supported\n    natively by the TAG parser. However the Traffic Class and Drop\n    Precedence translation process does extract PCP/DE fields from the\n    header that matches this native type. Therefore when configuring\n    recognition of COE4 the selected soft_tag must have its ntype field\n    set to NT_COE4 for the TC/DP selection to work properly.\n27 - NT_IMP0\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n7 - NT_ETYPE\n    This is implicitly pushed by the tag parser prior to a terminal\n    header.\n5 - NT_STAG\n    Recognized when a TPID is parsed that matches stpid0 or stpid1 as\n    selected per Port Group.\n37 - NT_UTAG2\n    Available for assignment as a soft tag.\n39 - NT_UTAG3\n    Available for assignment as a soft tag.\n33 - NT_UTAG0\n    Available for assignment as a soft tag.\n35 - NT_UTAG1\n    Available for assignment as a soft tag.\n13 - NT_LLC\n    TPID in [0, llc_config.limit]. If the TAG parser observes a\n    TPID&lt;=llc_config.limit it can recognize an LLC header.\n    The Deep Frame Parser has an LLC entry point and is capable of\n    parsing beyond the LLC header.\n55 - NT_PPPOE\n    Recognized by the tag parser when ETYPE=0x8864.\n45 - NT_PAYLOAD\n    Default when the tag parser does not recognize etype/tpid or fails to\n    recognize the LLC/SNAP header.\n253 - NT_RAW\n    Only used by the key-builder to provide raw access to metadata and header\n    data.\n23 - NT_CP2SW\n    CB (CP/cascade) tag (CP2SW format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n67 - NT_UDP\n    V4 or V6 Proto equals 17\n9 - NT_ETAG\n    Recognized when a TPID is parsed that matches etpid.\n69 - NT_TCP\n    V4 or V6 Proto equals 6\n89 - NT_BLOB10\n    Blob header type, 10 bytes in length\n95 - NT_BLOB16\n    Blob header type, 16 bytes in length\n93 - NT_BLOB14\n    Blob header type, 14 bytes in length\n49 - NT_IPV6\n    Recognized by the tag parser when ETYPE=0x86DD. Also recognized by the\n    deep frame parser when the IP protocol field is 41 or the PPPoE protocol\n    field is 0x0057.\n97 - NT_BLOB18\n    Blob header type, 18 bytes in length\n41 - NT_UTAG4\n    Available for assignment as a soft tag.\n53 - NT_MCMPLS\n    Recognized by the tag parser when ETYPE=0x8848. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0283.\n43 - NT_UTAG5\n    Available for assignment as a soft tag.\n12 - NT_EGR_TIMESTAMP\n77 - NT_ARP\n    Address Resolution Protocol\n103 - NT_IPV6_EH\n    An IPV6 extension header of variable length\n73 - NT_IGMP\n    V4 or V6 Proto equals 2\n81 - NT_BLOB2\n    Blob header type, 2 bytes in length\n83 - NT_BLOB4\n    Blob header type, 4 bytes in length\n47 - NT_IPV4\n    Recognized by the tag parser when ETYPE=0x0800. Also recognized by the\n    deep frame parser when the IP protocol field is 4 or the PPPoE protocol\n    field is 0x0021.\n85 - NT_BLOB6\n    Blob header type, 6 bytes in length\n51 - NT_UCMPLS\n    Recognized by the tag parser when ETYPE=0x8847. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0281.\n91 - NT_BLOB12\n    Blob header type, 12 bytes in length\n75 - NT_PTP\n    Precision Time Protocol\n21 - NT_SW2CP\n    CB (CP/cascade) tag (SW2CP format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n31 - NT_MAC\n    MAC header. This is the 12B header consisting of the DMAC and SMAC.\n29 - NT_IMP1\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n19 - NT_COE8\n    8B Broadcom Channel over Ethernet Tag. Like the COE4 tag, the COE8\n    tag is not natively supported by the TAG parser and requires a soft\n    tag if it is to be recognized. Again the TC and DP translation process\n    does extract priority information from the header marked with this\n    native type. Accordingly when a soft_tag is configured to recognize\n    COE8 then its ntype field should be set to NT_COE8.\n107 - NT_IPV6_ICMP\n    IPV6 Internet Control Message.\n4 - NT_MIRROR\n25 - NT_BRCM\n    Proto1 can be used to recognize a BRCM header. If proto1 is BRCM\n    header then this is the NT pushed on to the PD. A specific NT is\n    required for BRCM header so that it can be recognized and processed\n    by the FP downstream. If proto0/proto1 are not BRCM header then\n    NT_IMP0/NT_IMP1 are pushed on to the PD. These are not processed\n    by the FP.",
    /* CB_IPP_PGT_IA_RDATA_PART2 */ "<STRONG>NOTE:</STRONG> We support up to three sources of traffic class\nand drop precedence information. Each potential source may or may not\nbe present in a given header and any combination of the sources may be\navailable.</P>\n<P>Parsing begins with a 3b match vector of zero. Each of the\nthree potential sources 0.000000ref src2%, 0.000000ref src1% and 0.000000ref src0et\nbits 2, 1 and 0 of the match vector (respectively). The\nmatch vector may thus range from 0 to 7 indicating which sources\nwere found during the parsing of the frame. The match vector is then\nused to index the arb array which returns a 2b value indicating\nwhich of the three sources has won and is to be used to determine\nTC and DP.</P>\n<P>Default values for src1 and src0 select CTAG PCP and DEI and IP\nDSCP fields respectively. Default arbitration is strict priority\nwith src2 having highest priority. These defaults are selected to\nreduce initialization work for software.",
    /* CB_IPP_PGT_IA_RDATA_PART3 */ "PRI_BASE0: Similar to pri_base2 and pri_base1 but selected by a value of 0 in\nthe arb array entry and is offset by src0.\nThe default value for pri_base0 is set to accomodate a 64 entry DSCP\nremapping table positioned after a set of 16 {PCP, DEI}\nremapping tables within the CPMT.\nDEFAULT_DP: Default Drop Precedence. Selected by a value of 3 in the arb array\nentry corresponding to the presence of the selected priority\ninformation sources.\n3 - DROP\n    Used as a drop indicator.\n0 - GREEN\n    Indicates a packet with low drop precedence.\n2 - RED\n    The highest drop precedence.\n1 - YELLOW\n    Indicates a packet of medium drop precedence.\nDEFAULT_TC: Default Traffic Class. Selected by a value of 3 in the arb array\nentry corresponding to the presence of the selected priority\ninformation sources.",
    /* CB_IPP_PGT_IA_RDATA_PART4 */ "PRI_BASE2: A base index into the Canonical Priority Mapping Table (CPMT) which\nis selected by a value of 2 in the arb array entry corresponding to\nthe presence of the selected priority information sources. The\npriority information extracted for src2 is added to this base to\ndetermine the canonical TC and DP for the frame.\nPRI_BASE1: Similar to pri_base2 but selected by a value of 1 in the arb array\nentry and is offset using the src1 extracted priority information.\nThe default value for pri_base1 is 16 times the index of the PGT\nentry.",
    /* CB_IPP_PGT_IA_RDATA_PART5 */ "<STRONG>NOTE:</STRONG> Eight entry map used to translate Traffic Class\nto Flow Control Domain. The assigned FCDID is communicated to the BMU\nduring buffer qualification.\nThe egress mirror ports do not support FCD assignment via this\nmechanism as the mirror TLVs explicitly signal the Flow\nControl Domain in these cases.",
    /* CB_IPP_PGT_IA_RDATA_PART6 */ "MIRROR: Indicates the mirror group to use for this port group. A value of\nzero indicates no ingress port mirroring.\nPEPPER: Uncommitted bits fed to the SLIC TCAM during SLIC mapping.",
    /* CB_IPP_PGT_IA_RDATA_PART7 */ "DEFAULT_VID: Default VLAN Identifier. If a packet arrives without a tag then this\nvalue will be used as the packet's VID for the purposes of PV2LI\nmapping. Note that a packet is also considered untagged\nif it has a valid tag with a VID of zero (i.e. it is priority tagged).\nVID_SRC: When PV2LI mapping is enabled in the FPSLICT this field\nindicates which tag (C or S) is to provide the VID for that\nmapping. If the outermost tag is not the selected tag then the\nframe is considered untagged and the default_vid is\nused. Additionally if the selected tag has a VID of 0 then it is\nalso considered untagged and the default_vid is used.\n0 - CTAG_VID\n    If the outermost tag is a CTAG then use the CTAG VID\n    to determine a PV SLI.\n1 - STAG_VID\n    If the outermost tag is an STAG then use the STAG VID\n    to determine a PV SLI.",
    /* CB_IPP_PGT_IA_RDATA_PART8 */ "DEFAULT_SLI: Default Source Logical Interface. This is the lowest priority\nsource for an SLIID. This is used only when none of the SLI\nmapping mechanisms (PV2LI, LI Map 0 or 1) are enabled and the\ndefault_sli field in the assigned SLIC is zero.\nThis initializes to a PV-type SLI with PGID=port and VSI=0. This\nis the appropriate setting for unmanaged mode.\nDEFAULT_SLICID: Default Source Logical Interface Context Identifier. In the\nevent that SLIC mapping is disabled or in the event that it is\nenabled but no mapping is found then this value becomes the SLICID\nassociated with the frame.\nThis is also the assigned SLICID when buffer metadata is disabled\n(usually so for unmanaged mode).",
    /* CB_IPP_PGT_IA_RDATA_PART9 */ "SPGID: The Source Port Group Identifier is the global name for a port in\nconfigurations with two or more devices cascaded together. This\ninitializes to the PGT index - that is, it is n for PGT entry n.\nRP_EXTRA: The IPP Receive Processor (RP) does some initial processing on a\npacket. By default the RP receives just the first 32B of a packet.\nThis register indicates how many additional words are sent to it.\nThe RP must receive sufficient packet data to parse all TLVs and\nits Ethernet header (if enabled), however it behooves us from a\npower point of view to only send it as much data as is necessary\nand no more. The number of words sent to the RP is rp_extra+2.\n</P><P>\nThe default value is sufficient for unmanaged mode operation with\nno TLVs. It will need to be increased for deeper processing.\nIf the RP cannot complete Ethernet tag parsing it will drop the\npacket.\n</P><P>\nThis field should *not* be set to a value greater than\n14.\nIPP_METER_SETS_DP: When this bit is set the IPP meters set the DP that is forwarded\nto the PQM otherwise the CFP's result sets the DP.\nNote that when the IPP meters indicate drop then the CFP result is\nunconditionally ignored.\nNote also that the CFP's DP is fed to the IPP meters and may be used\nin a colour aware configuration of the IPP meters.\nDROP_BCAST: Drop broadcast frames. Specific to Ethernet switching when this\nbit is set frames with a DMAC of ff:ff:ff:ff:ff:ff are dropped.\n</P><P>\ndrop_bcast is configurable per port, per VSI and globally with\nthe final drop condition determined by the OR of all three.\nDROP_SLF: Drop on Source Lookup Fail. This field controls forwarding\nbehavior in the event of a source key miss. If the source key is\nnot found and this bit is set then we will drop the frame else we\nwill forward as per destination key lookup results.\n</P><P>\ndrop_slf is configurable per port, per VSI and globally with the\nfinal drop condition determined by the OR of all three.\nDROP_MLF: Drop on Multicast Lookup Fail. If the destination key is\nclassified as a multicast key and we fail to find it in the\nforwarding table then if this bit is set we will drop the frame\nelse we will forward it to the default destination group.\n</P><P>\nAs with drop_ulf, Multicast Lookup Fail drops are configured per\nport, per VSI and globally with the final drop condition\ndetermined by the OR of all three.\nDROP_ULF: Drop on Unicast Lookup Fail. If the destination key is\nclassified as a unicast key and we fail to find it in the\nforwarding table then if this bit is set we will drop the frame\nelse we will forward it to the default destination group.\n</P><P>\nNote that dropping on Unicast Lookup Failure is configurable here\n(per port), in the VSIT (per VSI) and as a global trap. Whether a\nparticular frame is dropped when encountering this condition is\ndetermined by the logical ORing of these three drop configurations.\nDFP_EN: When set the Forwarding Processor's Deep Frame Parser is enabled.",
    /* CB_IPP_PGT_IA_STATUS      */ "The PGT indirect access status register is used to provide\ninformation about PGT indirect accesses.",
    /* CB_IPP_PGT_IA_WDATA_PART0 */ "This table is indexed by the Local Port Group Identifier\nwhich is obtained from the PP2LPG map.",
    /* CB_IPP_PGT_IA_WDATA_PART1 */ "LEN1: Indicates the length of the base protocol header (we assume a\nfixed length). This indicates where the next protocol starts.\nPROTO1: Indicates a second base protocol used by the port group. This\nrepresents the type of the first frame header following proto0 (if\nany). The hardware automatically appends this to the Parse\nDescriptor before tag parsing with a location that is determined\nby the last TLV parsed (if any) plus len0. If zero this is not\nappended to the PD.\n1 - NT_TAG_INVALID\n    Indicates an invalid tag. Should not appear on the parse stack.\n105 - NT_IPV6_FRAG_EH\n    An IPV6 fragment extension header, 8B in length\n87 - NT_BLOB8\n    Blob header type, 8 bytes in length\n99 - NT_BLOB20\n    Blob header type, 20 bytes in length\n101 - NT_DIAG\n    A 64B diag tag with ether type populated from\n    config register, DEBUG_TAG_ETHERTYPE\n71 - NT_ICMP\n    V4 or V6 Proto equals 1\n2 - NT_ING_TIMESTAMP\n0 - NT_NOP\n3 - NT_CTAG\n    Recognized when a TPID is parsed that matches ctpid0 or ctpid1 as\n    selected per Port Group.\n11 - NT_ITAG\n    Recognized when a TPID is parsed that matches itpid. MAC-in-MAC\n    Service Identifier Tag. Note that technically the ITAG is deemed to\n    be 16B and contains the C-DMAC and C-SMAC of the encapsulated\n    frame. We choose instead to view it as a 6B tag immediately followed\n    by an implicit MAC header. So when we recognize an ITAG we push\n    two types onto the stack (NT_ITAG/6, NT_MAC/6).\n15 - NT_SNAP\n    Recognized by the Deep Frame Parser when the last parsed header is LLC\n    and LLC.DSAP[7:1]=0x55, LLC.SSAP[7:1]=0x55 and LLC.CTRL[1:0]=3.\n255 - NT_HWH\n    Hardware Header.\n17 - NT_COE4\n    4B Broadcom Channel over Ethernet Tag. The COE4 tag needs to be\n    configured as a soft tag if it is required as it is not supported\n    natively by the TAG parser. However the Traffic Class and Drop\n    Precedence translation process does extract PCP/DE fields from the\n    header that matches this native type. Therefore when configuring\n    recognition of COE4 the selected soft_tag must have its ntype field\n    set to NT_COE4 for the TC/DP selection to work properly.\n27 - NT_IMP0\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n7 - NT_ETYPE\n    This is implicitly pushed by the tag parser prior to a terminal\n    header.\n5 - NT_STAG\n    Recognized when a TPID is parsed that matches stpid0 or stpid1 as\n    selected per Port Group.\n37 - NT_UTAG2\n    Available for assignment as a soft tag.\n39 - NT_UTAG3\n    Available for assignment as a soft tag.\n33 - NT_UTAG0\n    Available for assignment as a soft tag.\n35 - NT_UTAG1\n    Available for assignment as a soft tag.\n13 - NT_LLC\n    TPID in [0, llc_config.limit]. If the TAG parser observes a\n    TPID&lt;=llc_config.limit it can recognize an LLC header.\n    The Deep Frame Parser has an LLC entry point and is capable of\n    parsing beyond the LLC header.\n55 - NT_PPPOE\n    Recognized by the tag parser when ETYPE=0x8864.\n45 - NT_PAYLOAD\n    Default when the tag parser does not recognize etype/tpid or fails to\n    recognize the LLC/SNAP header.\n253 - NT_RAW\n    Only used by the key-builder to provide raw access to metadata and header\n    data.\n23 - NT_CP2SW\n    CB (CP/cascade) tag (CP2SW format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n67 - NT_UDP\n    V4 or V6 Proto equals 17\n9 - NT_ETAG\n    Recognized when a TPID is parsed that matches etpid.\n69 - NT_TCP\n    V4 or V6 Proto equals 6\n89 - NT_BLOB10\n    Blob header type, 10 bytes in length\n95 - NT_BLOB16\n    Blob header type, 16 bytes in length\n93 - NT_BLOB14\n    Blob header type, 14 bytes in length\n49 - NT_IPV6\n    Recognized by the tag parser when ETYPE=0x86DD. Also recognized by the\n    deep frame parser when the IP protocol field is 41 or the PPPoE protocol\n    field is 0x0057.\n97 - NT_BLOB18\n    Blob header type, 18 bytes in length\n41 - NT_UTAG4\n    Available for assignment as a soft tag.\n53 - NT_MCMPLS\n    Recognized by the tag parser when ETYPE=0x8848. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0283.\n43 - NT_UTAG5\n    Available for assignment as a soft tag.\n12 - NT_EGR_TIMESTAMP\n77 - NT_ARP\n    Address Resolution Protocol\n103 - NT_IPV6_EH\n    An IPV6 extension header of variable length\n73 - NT_IGMP\n    V4 or V6 Proto equals 2\n81 - NT_BLOB2\n    Blob header type, 2 bytes in length\n83 - NT_BLOB4\n    Blob header type, 4 bytes in length\n47 - NT_IPV4\n    Recognized by the tag parser when ETYPE=0x0800. Also recognized by the\n    deep frame parser when the IP protocol field is 4 or the PPPoE protocol\n    field is 0x0021.\n85 - NT_BLOB6\n    Blob header type, 6 bytes in length\n51 - NT_UCMPLS\n    Recognized by the tag parser when ETYPE=0x8847. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0281.\n91 - NT_BLOB12\n    Blob header type, 12 bytes in length\n75 - NT_PTP\n    Precision Time Protocol\n21 - NT_SW2CP\n    CB (CP/cascade) tag (SW2CP format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n31 - NT_MAC\n    MAC header. This is the 12B header consisting of the DMAC and SMAC.\n29 - NT_IMP1\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n19 - NT_COE8\n    8B Broadcom Channel over Ethernet Tag. Like the COE4 tag, the COE8\n    tag is not natively supported by the TAG parser and requires a soft\n    tag if it is to be recognized. Again the TC and DP translation process\n    does extract priority information from the header marked with this\n    native type. Accordingly when a soft_tag is configured to recognize\n    COE8 then its ntype field should be set to NT_COE8.\n107 - NT_IPV6_ICMP\n    IPV6 Internet Control Message.\n4 - NT_MIRROR\n25 - NT_BRCM\n    Proto1 can be used to recognize a BRCM header. If proto1 is BRCM\n    header then this is the NT pushed on to the PD. A specific NT is\n    required for BRCM header so that it can be recognized and processed\n    by the FP downstream. If proto0/proto1 are not BRCM header then\n    NT_IMP0/NT_IMP1 are pushed on to the PD. These are not processed\n    by the FP.\nLEN0: Indicates the length of the base protocol header (we assume a\nfixed length). This indicates where the next protocol starts.\nPROTO0: Indicates the base protocol used by the port group. This\nrepresents the type of the first frame header following the TLVs\n(if any). The hardware automatically appends this to the Parse\nDescriptor after TLV parsing and before tag parsing with a\nlocation that is determined by the last TLV parsed (zero if none).\nIf zero nothing is appended to the PD.\n1 - NT_TAG_INVALID\n    Indicates an invalid tag. Should not appear on the parse stack.\n105 - NT_IPV6_FRAG_EH\n    An IPV6 fragment extension header, 8B in length\n87 - NT_BLOB8\n    Blob header type, 8 bytes in length\n99 - NT_BLOB20\n    Blob header type, 20 bytes in length\n101 - NT_DIAG\n    A 64B diag tag with ether type populated from\n    config register, DEBUG_TAG_ETHERTYPE\n71 - NT_ICMP\n    V4 or V6 Proto equals 1\n2 - NT_ING_TIMESTAMP\n0 - NT_NOP\n3 - NT_CTAG\n    Recognized when a TPID is parsed that matches ctpid0 or ctpid1 as\n    selected per Port Group.\n11 - NT_ITAG\n    Recognized when a TPID is parsed that matches itpid. MAC-in-MAC\n    Service Identifier Tag. Note that technically the ITAG is deemed to\n    be 16B and contains the C-DMAC and C-SMAC of the encapsulated\n    frame. We choose instead to view it as a 6B tag immediately followed\n    by an implicit MAC header. So when we recognize an ITAG we push\n    two types onto the stack (NT_ITAG/6, NT_MAC/6).\n15 - NT_SNAP\n    Recognized by the Deep Frame Parser when the last parsed header is LLC\n    and LLC.DSAP[7:1]=0x55, LLC.SSAP[7:1]=0x55 and LLC.CTRL[1:0]=3.\n255 - NT_HWH\n    Hardware Header.\n17 - NT_COE4\n    4B Broadcom Channel over Ethernet Tag. The COE4 tag needs to be\n    configured as a soft tag if it is required as it is not supported\n    natively by the TAG parser. However the Traffic Class and Drop\n    Precedence translation process does extract PCP/DE fields from the\n    header that matches this native type. Therefore when configuring\n    recognition of COE4 the selected soft_tag must have its ntype field\n    set to NT_COE4 for the TC/DP selection to work properly.\n27 - NT_IMP0\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n7 - NT_ETYPE\n    This is implicitly pushed by the tag parser prior to a terminal\n    header.\n5 - NT_STAG\n    Recognized when a TPID is parsed that matches stpid0 or stpid1 as\n    selected per Port Group.\n37 - NT_UTAG2\n    Available for assignment as a soft tag.\n39 - NT_UTAG3\n    Available for assignment as a soft tag.\n33 - NT_UTAG0\n    Available for assignment as a soft tag.\n35 - NT_UTAG1\n    Available for assignment as a soft tag.\n13 - NT_LLC\n    TPID in [0, llc_config.limit]. If the TAG parser observes a\n    TPID&lt;=llc_config.limit it can recognize an LLC header.\n    The Deep Frame Parser has an LLC entry point and is capable of\n    parsing beyond the LLC header.\n55 - NT_PPPOE\n    Recognized by the tag parser when ETYPE=0x8864.\n45 - NT_PAYLOAD\n    Default when the tag parser does not recognize etype/tpid or fails to\n    recognize the LLC/SNAP header.\n253 - NT_RAW\n    Only used by the key-builder to provide raw access to metadata and header\n    data.\n23 - NT_CP2SW\n    CB (CP/cascade) tag (CP2SW format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n67 - NT_UDP\n    V4 or V6 Proto equals 17\n9 - NT_ETAG\n    Recognized when a TPID is parsed that matches etpid.\n69 - NT_TCP\n    V4 or V6 Proto equals 6\n89 - NT_BLOB10\n    Blob header type, 10 bytes in length\n95 - NT_BLOB16\n    Blob header type, 16 bytes in length\n93 - NT_BLOB14\n    Blob header type, 14 bytes in length\n49 - NT_IPV6\n    Recognized by the tag parser when ETYPE=0x86DD. Also recognized by the\n    deep frame parser when the IP protocol field is 41 or the PPPoE protocol\n    field is 0x0057.\n97 - NT_BLOB18\n    Blob header type, 18 bytes in length\n41 - NT_UTAG4\n    Available for assignment as a soft tag.\n53 - NT_MCMPLS\n    Recognized by the tag parser when ETYPE=0x8848. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0283.\n43 - NT_UTAG5\n    Available for assignment as a soft tag.\n12 - NT_EGR_TIMESTAMP\n77 - NT_ARP\n    Address Resolution Protocol\n103 - NT_IPV6_EH\n    An IPV6 extension header of variable length\n73 - NT_IGMP\n    V4 or V6 Proto equals 2\n81 - NT_BLOB2\n    Blob header type, 2 bytes in length\n83 - NT_BLOB4\n    Blob header type, 4 bytes in length\n47 - NT_IPV4\n    Recognized by the tag parser when ETYPE=0x0800. Also recognized by the\n    deep frame parser when the IP protocol field is 4 or the PPPoE protocol\n    field is 0x0021.\n85 - NT_BLOB6\n    Blob header type, 6 bytes in length\n51 - NT_UCMPLS\n    Recognized by the tag parser when ETYPE=0x8847. Also recognized by the\n    deep frame parser when the MPLS S-bit is clear or the PPPoE protocol\n    field is 0x0281.\n91 - NT_BLOB12\n    Blob header type, 12 bytes in length\n75 - NT_PTP\n    Precision Time Protocol\n21 - NT_SW2CP\n    CB (CP/cascade) tag (SW2CP format) can be recognized by TAGP using\n    soft tags. This header is recognized and processed by the FP.\n31 - NT_MAC\n    MAC header. This is the 12B header consisting of the DMAC and SMAC.\n29 - NT_IMP1\n    Per port group we can push a MAC header and an additional\n    implicit tag header of an arbitrary length to the Parse\n    Descriptor. This tag type is reserved for this implicit tag. The\n    primary purpose of this is to accommodate (non-standard) implicit\n    informational tags that do not bear the burden of a TPID (e.g. the\n    'Broadcom' header). This is not recognized natively by the TAG parser.\n19 - NT_COE8\n    8B Broadcom Channel over Ethernet Tag. Like the COE4 tag, the COE8\n    tag is not natively supported by the TAG parser and requires a soft\n    tag if it is to be recognized. Again the TC and DP translation process\n    does extract priority information from the header marked with this\n    native type. Accordingly when a soft_tag is configured to recognize\n    COE8 then its ntype field should be set to NT_COE8.\n107 - NT_IPV6_ICMP\n    IPV6 Internet Control Message.\n4 - NT_MIRROR\n25 - NT_BRCM\n    Proto1 can be used to recognize a BRCM header. If proto1 is BRCM\n    header then this is the NT pushed on to the PD. A specific NT is\n    required for BRCM header so that it can be recognized and processed\n    by the FP downstream. If proto0/proto1 are not BRCM header then\n    NT_IMP0/NT_IMP1 are pushed on to the PD. These are not processed\n    by the FP.",
    /* CB_IPP_PGT_IA_WDATA_PART2 */ "<STRONG>NOTE:</STRONG> We support up to three sources of traffic class\nand drop precedence information. Each potential source may or may not\nbe present in a given header and any combination of the sources may be\navailable.</P>\n<P>Parsing begins with a 3b match vector of zero. Each of the\nthree potential sources 0.000000ref src2%, 0.000000ref src1% and 0.000000ref src0et\nbits 2, 1 and 0 of the match vector (respectively). The\nmatch vector may thus range from 0 to 7 indicating which sources\nwere found during the parsing of the frame. The match vector is then\nused to index the arb array which returns a 2b value indicating\nwhich of the three sources has won and is to be used to determine\nTC and DP.</P>\n<P>Default values for src1 and src0 select CTAG PCP and DEI and IP\nDSCP fields respectively. Default arbitration is strict priority\nwith src2 having highest priority. These defaults are selected to\nreduce initialization work for software.",
    /* CB_IPP_PGT_IA_WDATA_PART3 */ "PRI_BASE0: Similar to pri_base2 and pri_base1 but selected by a value of 0 in\nthe arb array entry and is offset by src0.\nThe default value for pri_base0 is set to accomodate a 64 entry DSCP\nremapping table positioned after a set of 16 {PCP, DEI}\nremapping tables within the CPMT.\nDEFAULT_DP: Default Drop Precedence. Selected by a value of 3 in the arb array\nentry corresponding to the presence of the selected priority\ninformation sources.\n3 - DROP\n    Used as a drop indicator.\n0 - GREEN\n    Indicates a packet with low drop precedence.\n2 - RED\n    The highest drop precedence.\n1 - YELLOW\n    Indicates a packet of medium drop precedence.\nDEFAULT_TC: Default Traffic Class. Selected by a value of 3 in the arb array\nentry corresponding to the presence of the selected priority\ninformation sources.",
    /* CB_IPP_PGT_IA_WDATA_PART4 */ "PRI_BASE2: A base index into the Canonical Priority Mapping Table (CPMT) which\nis selected by a value of 2 in the arb array entry corresponding to\nthe presence of the selected priority information sources. The\npriority information extracted for src2 is added to this base to\ndetermine the canonical TC and DP for the frame.\nPRI_BASE1: Similar to pri_base2 but selected by a value of 1 in the arb array\nentry and is offset using the src1 extracted priority information.\nThe default value for pri_base1 is 16 times the index of the PGT\nentry.",
    /* CB_IPP_PGT_IA_WDATA_PART5 */ "<STRONG>NOTE:</STRONG> Eight entry map used to translate Traffic Class\nto Flow Control Domain. The assigned FCDID is communicated to the BMU\nduring buffer qualification.\nThe egress mirror ports do not support FCD assignment via this\nmechanism as the mirror TLVs explicitly signal the Flow\nControl Domain in these cases.",
    /* CB_IPP_PGT_IA_WDATA_PART6 */ "MIRROR: Indicates the mirror group to use for this port group. A value of\nzero indicates no ingress port mirroring.\nPEPPER: Uncommitted bits fed to the SLIC TCAM during SLIC mapping.",
    /* CB_IPP_PGT_IA_WDATA_PART7 */ "DEFAULT_VID: Default VLAN Identifier. If a packet arrives without a tag then this\nvalue will be used as the packet's VID for the purposes of PV2LI\nmapping. Note that a packet is also considered untagged\nif it has a valid tag with a VID of zero (i.e. it is priority tagged).\nVID_SRC: When PV2LI mapping is enabled in the FPSLICT this field\nindicates which tag (C or S) is to provide the VID for that\nmapping. If the outermost tag is not the selected tag then the\nframe is considered untagged and the default_vid is\nused. Additionally if the selected tag has a VID of 0 then it is\nalso considered untagged and the default_vid is used.\n0 - CTAG_VID\n    If the outermost tag is a CTAG then use the CTAG VID\n    to determine a PV SLI.\n1 - STAG_VID\n    If the outermost tag is an STAG then use the STAG VID\n    to determine a PV SLI.",
    /* CB_IPP_PGT_IA_WDATA_PART8 */ "DEFAULT_SLI: Default Source Logical Interface. This is the lowest priority\nsource for an SLIID. This is used only when none of the SLI\nmapping mechanisms (PV2LI, LI Map 0 or 1) are enabled and the\ndefault_sli field in the assigned SLIC is zero.\nThis initializes to a PV-type SLI with PGID=port and VSI=0. This\nis the appropriate setting for unmanaged mode.\nDEFAULT_SLICID: Default Source Logical Interface Context Identifier. In the\nevent that SLIC mapping is disabled or in the event that it is\nenabled but no mapping is found then this value becomes the SLICID\nassociated with the frame.\nThis is also the assigned SLICID when buffer metadata is disabled\n(usually so for unmanaged mode).",
    /* CB_IPP_PGT_IA_WDATA_PART9 */ "SPGID: The Source Port Group Identifier is the global name for a port in\nconfigurations with two or more devices cascaded together. This\ninitializes to the PGT index - that is, it is n for PGT entry n.\nRP_EXTRA: The IPP Receive Processor (RP) does some initial processing on a\npacket. By default the RP receives just the first 32B of a packet.\nThis register indicates how many additional words are sent to it.\nThe RP must receive sufficient packet data to parse all TLVs and\nits Ethernet header (if enabled), however it behooves us from a\npower point of view to only send it as much data as is necessary\nand no more. The number of words sent to the RP is rp_extra+2.\n</P><P>\nThe default value is sufficient for unmanaged mode operation with\nno TLVs. It will need to be increased for deeper processing.\nIf the RP cannot complete Ethernet tag parsing it will drop the\npacket.\n</P><P>\nThis field should *not* be set to a value greater than\n14.\nIPP_METER_SETS_DP: When this bit is set the IPP meters set the DP that is forwarded\nto the PQM otherwise the CFP's result sets the DP.\nNote that when the IPP meters indicate drop then the CFP result is\nunconditionally ignored.\nNote also that the CFP's DP is fed to the IPP meters and may be used\nin a colour aware configuration of the IPP meters.\nDROP_BCAST: Drop broadcast frames. Specific to Ethernet switching when this\nbit is set frames with a DMAC of ff:ff:ff:ff:ff:ff are dropped.\n</P><P>\ndrop_bcast is configurable per port, per VSI and globally with\nthe final drop condition determined by the OR of all three.\nDROP_SLF: Drop on Source Lookup Fail. This field controls forwarding\nbehavior in the event of a source key miss. If the source key is\nnot found and this bit is set then we will drop the frame else we\nwill forward as per destination key lookup results.\n</P><P>\ndrop_slf is configurable per port, per VSI and globally with the\nfinal drop condition determined by the OR of all three.\nDROP_MLF: Drop on Multicast Lookup Fail. If the destination key is\nclassified as a multicast key and we fail to find it in the\nforwarding table then if this bit is set we will drop the frame\nelse we will forward it to the default destination group.\n</P><P>\nAs with drop_ulf, Multicast Lookup Fail drops are configured per\nport, per VSI and globally with the final drop condition\ndetermined by the OR of all three.\nDROP_ULF: Drop on Unicast Lookup Fail. If the destination key is\nclassified as a unicast key and we fail to find it in the\nforwarding table then if this bit is set we will drop the frame\nelse we will forward it to the default destination group.\n</P><P>\nNote that dropping on Unicast Lookup Failure is configurable here\n(per port), in the VSIT (per VSI) and as a global trap. Whether a\nparticular frame is dropped when encountering this condition is\ndetermined by the logical ORing of these three drop configurations.\nDFP_EN: When set the Forwarding Processor's Deep Frame Parser is enabled.",
    /* CB_IPP_PMON_IA_CAPABILITY */ "The PMON indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_IPP_PMON_IA_CONFIG     */ "The PMON indirect access config register is used to initiate\nread/write accesses to the PMON table. The data to be written\nis provided via the PMON_IA_WData register(s). Read\ndata is returned via the PMON_IA_RData register(s).",
    /* CB_IPP_PMON_IA_RDATA_PART0 */ "low order data bits for 64b PMON register",
    /* CB_IPP_PMON_IA_RDATA_PART1 */ "high order data bits for 64b PMON register",
    /* CB_IPP_PMON_IA_STATUS     */ "The PMON indirect access status register is used to provide\ninformation about PMON indirect accesses.",
    /* CB_IPP_PMON_IA_WDATA_PART0 */ "low order data bits for 64b PMON register",
    /* CB_IPP_PMON_IA_WDATA_PART1 */ "high order data bits for 64b PMON register",
    /* CB_IPP_PP2LPG_IA_CAPABILITY */ "The PP2LPG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to PP2LPG Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_PP2LPG_IA_CONFIG   */ "The PP2LPG indirect access config register is used to initiate\nread/write accesses to the PP2LPG table. The data to be written\nis provided via the PP2LPG_IA_WData register(s). Read\ndata is returned via the PP2LPG_IA_RData register(s).",
    /* CB_IPP_PP2LPG_IA_RDATA_PART0 */ "The PP2PG Map is indexed by PPID and returns the corresponding\nLocal PGID. We distinguish between Local and Global Port Groups\nbecause the namespace for local port groups is smaller than that\nfor global port groups and this is used to benefit in the sizing\nof certain tables.\nNote that several PPs can map to a single PG. Note that\nthe legal PGID range is [0, 15] - there\ncannot be more local port groups than there are ports.",
    /* CB_IPP_PP2LPG_IA_STATUS   */ "The PP2LPG indirect access status register is used to provide\ninformation about PP2LPG indirect accesses.",
    /* CB_IPP_PP2LPG_IA_WDATA_PART0 */ "The PP2PG Map is indexed by PPID and returns the corresponding\nLocal PGID. We distinguish between Local and Global Port Groups\nbecause the namespace for local port groups is smaller than that\nfor global port groups and this is used to benefit in the sizing\nof certain tables.\nNote that several PPs can map to a single PG. Note that\nthe legal PGID range is [0, 15] - there\ncannot be more local port groups than there are ports.",
    /* CB_IPP_PPTR_IA_CAPABILITY */ "The PPTR indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_IPP_PPTR_IA_CONFIG     */ "The PPTR indirect access config register is used to initiate\nread/write accesses to the PPTR table. The data to be written\nis provided via the PPTR_IA_WData register(s). Read\ndata is returned via the PPTR_IA_RData register(s).",
    /* CB_IPP_PPTR_IA_RDATA_PART0 */ "Selects a profile from the profile table for each meter",
    /* CB_IPP_PPTR_IA_STATUS     */ "The PPTR indirect access status register is used to provide\ninformation about PPTR indirect accesses.",
    /* CB_IPP_PPTR_IA_WDATA_PART0 */ "Selects a profile from the profile table for each meter",
    /* CB_IPP_PQM_CM_CONFIG      */ "CREDIT_LIMIT: Configures the amount of credit made available to PQM.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_PQM_CM_STATUS      */ "CREDIT_ISSUED: Indicates the number of PQM credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_PROFILE_IA_CAPABILITY */ "The PROFILE indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_IPP_PROFILE_IA_CONFIG  */ "The PROFILE indirect access config register is used to initiate\nread/write accesses to the PROFILE table. The data to be written\nis provided via the PROFILE_IA_WData register(s). Read\ndata is returned via the PROFILE_IA_RData register(s).",
    /* CB_IPP_PROFILE_IA_RDATA_PART0 */ "Burst Size and Rate Config for Committed Bucket",
    /* CB_IPP_PROFILE_IA_RDATA_PART1 */ "Burst Size and Rate Config for Excess Bucket",
    /* CB_IPP_PROFILE_IA_RDATA_PART2 */ "Config Options",
    /* CB_IPP_PROFILE_IA_STATUS  */ "The PROFILE indirect access status register is used to provide\ninformation about PROFILE indirect accesses.",
    /* CB_IPP_PROFILE_IA_WDATA_PART0 */ "Burst Size and Rate Config for Committed Bucket",
    /* CB_IPP_PROFILE_IA_WDATA_PART1 */ "Burst Size and Rate Config for Excess Bucket",
    /* CB_IPP_PROFILE_IA_WDATA_PART2 */ "Config Options",
    /* CB_IPP_PV2LI_IA_CAPABILITY */ "The PV2LI indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to PV2LI Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_PV2LI_IA_CONFIG    */ "The PV2LI indirect access config register is used to initiate\nread/write accesses to the PV2LI table. The data to be written\nis provided via the PV2LI_IA_WData register(s). Read\ndata is returned via the PV2LI_IA_RData register(s).",
    /* CB_IPP_PV2LI_IA_RDATA_PART0 */ "The PV2LI table is used when the SLIC properties demand it. A\nframe's outer VID is used to index one of 4K entries in this\ntable. The frame's Local Source Port Group (LSPG) is then used\nto index the retrieved Port Group Map (pg_map).\nIf pg_map[LSPG] is set then the resultant SLI is\n{1, SPG[4:0], VSI[11:0]} otherwise an SLI of zero is returned.",
    /* CB_IPP_PV2LI_IA_RDATA_PART1 */ "VSI: The Virtual Switch Instance that implements the VLAN represented\nby VID.",
    /* CB_IPP_PV2LI_IA_STATUS    */ "The PV2LI indirect access status register is used to provide\ninformation about PV2LI indirect accesses.",
    /* CB_IPP_PV2LI_IA_WDATA_PART0 */ "The PV2LI table is used when the SLIC properties demand it. A\nframe's outer VID is used to index one of 4K entries in this\ntable. The frame's Local Source Port Group (LSPG) is then used\nto index the retrieved Port Group Map (pg_map).\nIf pg_map[LSPG] is set then the resultant SLI is\n{1, SPG[4:0], VSI[11:0]} otherwise an SLI of zero is returned.",
    /* CB_IPP_PV2LI_IA_WDATA_PART1 */ "VSI: The Virtual Switch Instance that implements the VLAN represented\nby VID.",
    /* CB_IPP_QUAL_FIFO_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to QUAL_FIFO.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_QUAL_FIFO_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of QUAL_FIFO credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_RPSLICT_IA_CAPABILITY */ "The RPSLICT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to RPSLICT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_RPSLICT_IA_CONFIG  */ "The RPSLICT indirect access config register is used to initiate\nread/write accesses to the RPSLICT table. The data to be written\nis provided via the RPSLICT_IA_WData register(s). Read\ndata is returned via the RPSLICT_IA_RData register(s).",
    /* CB_IPP_RPSLICT_IA_RDATA_PART0 */ "The RPSLICT maintains per SLIC properties. It is indexed by a\nSLICID determined by the SLIC mapping function.",
    /* CB_IPP_RPSLICT_IA_STATUS  */ "The RPSLICT indirect access status register is used to provide\ninformation about RPSLICT indirect accesses.",
    /* CB_IPP_RPSLICT_IA_WDATA_PART0 */ "The RPSLICT maintains per SLIC properties. It is indexed by a\nSLICID determined by the SLIC mapping function.",
    /* CB_IPP_RPT_IA_CAPABILITY  */ "The RPT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to RPT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_RPT_IA_CONFIG      */ "The RPT indirect access config register is used to initiate\nread/write accesses to the RPT table. The data to be written\nis provided via the RPT_IA_WData register(s). Read\ndata is returned via the RPT_IA_RData register(s).",
    /* CB_IPP_RPT_IA_RDATA_PART0 */ "Ranges are predicates defined over either a\nTCP or UDP source or destination port or a CVID or SVID. This\ntable guides the construction of a 8b vector\nwhere each bit corresponds to each predicate described here.\nThe resultant vector is available to the key builder to\nconstruct a key.",
    /* CB_IPP_RPT_IA_RDATA_PART1 */ "LO: The low value in the closed range [lo, hi].\nHI: The high value in the closed range [lo, hi].",
    /* CB_IPP_RPT_IA_STATUS      */ "The RPT indirect access status register is used to provide\ninformation about RPT indirect accesses.",
    /* CB_IPP_RPT_IA_WDATA_PART0 */ "Ranges are predicates defined over either a\nTCP or UDP source or destination port or a CVID or SVID. This\ntable guides the construction of a 8b vector\nwhere each bit corresponds to each predicate described here.\nThe resultant vector is available to the key builder to\nconstruct a key.",
    /* CB_IPP_RPT_IA_WDATA_PART1 */ "LO: The low value in the closed range [lo, hi].\nHI: The high value in the closed range [lo, hi].",
    /* CB_IPP_RSCALE_IA_CAPABILITY */ "The RSCALE indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_IPP_RSCALE_IA_CONFIG   */ "The RSCALE indirect access config register is used to initiate\nread/write accesses to the RSCALE table. The data to be written\nis provided via the RSCALE_IA_WData register(s). Read\ndata is returned via the RSCALE_IA_RData register(s).",
    /* CB_IPP_RSCALE_IA_RDATA_PART0 */ "Meter Refresh Scale",
    /* CB_IPP_RSCALE_IA_STATUS   */ "The RSCALE indirect access status register is used to provide\ninformation about RSCALE indirect accesses.",
    /* CB_IPP_RSCALE_IA_WDATA_PART0 */ "Meter Refresh Scale",
    /* CB_IPP_SBE_COUNT_A        */ "This register consists of the single field:",
    /* CB_IPP_SDM_PACKET_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to SDM_PACKET.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_SDM_PACKET_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of SDM_PACKET credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_SDM_PPWR_FIFO_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to SDM_PPWR_FIFO.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_SDM_PPWR_FIFO_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of SDM_PPWR_FIFO credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_SDM_PPWR_TAG_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to SDM_PPWR_TAG.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_SDM_PPWR_TAG_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of SDM_PPWR_TAG credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_SDM_PQM_FIFO_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to SDM_PQM_FIFO.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_SDM_PQM_FIFO_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of SDM_PQM_FIFO credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_SHORT_FRAG_CONFIG  */ "IPV4: Sets the acceptable minimum payload length for first or middle IPv4\nfragments. If a first or middle fragment arrives with the IPv4\nheader's (Total Length field less 4 times its IHL) than this value\nthen an IPv4 short fragment trap is invoked.\nIPV6: Sets the acceptable minimum length for first or middle IPv6\nfragments. If a first or middle fragment arrives with the IPv6\nheader's Payload Length field less than this value then an\nIPv6 short fragment trap is invoked.",
    /* CB_IPP_SIA_COUNT_A        */ "Indexed by 0ocenum SIA_Counter_e%.\nThis register consists of the single field:",
    /* CB_IPP_SLICMAP_CAMBIST_0_CONTROL */ "BIST_EN: Used to enable/disable BIST mode on the CAM.\nWhen set, BIST testing will be performed and the results will be posted upon completion.\nWhen cleared normal functional mode CAM access will be enabled .",
    /* CB_IPP_SLICMAP_CAMBIST_0_DATA_SLICE_OR_STATUS_SEL */ "BIST_DBG_DATA_SLICE_OR_STATUS_SEL: Used to select the CAM BIST status word to read following the completion of a BIST test. Also used to select the data slice when writing data directly to the CAM using the CAM BIST mechanism.",
    /* CB_IPP_SLICMAP_CAMBIST_0_DBG_CONTROL */ "BIST_DBG_EN: Enable SLICMAP_CAMBIST debug, selects one of the two CAMs (supported by the BIST engine). For single CAM macro set this register to 0x0.\nBIST_DBG_DATA_VALID: Writing a 0x1 causing a 0->1 transition indicates the data on BIST_DBG_DATA bus is valid.\nBIST_DBG_COMPARE_EN: Enables compare",
    /* CB_IPP_SLICMAP_CAMBIST_0_DBG_DATA */ "BIST_DBG_DATA: Program the slice of debug data that is selected by the CAM_BIST_DBG_DATA_SLICE_OR_STATUS_SEL register.",
    /* CB_IPP_SLICMAP_CAMBIST_0_RST */ "BIST_RSTN: Active low CAM BIST reset. Write a 0x0 and a 0x1 to reset the CAM BIST engine.",
    /* CB_IPP_SLICMAP_CAMBIST_0_SKIP_ERROR_CNT */ "BIST_SKIP_ERROR_CNT: Provides a threshold for the number of CAM BIST errors that are acceptable before reporting CAM BIST failure status.",
    /* CB_IPP_SLICMAP_CAMBIST_0_STATUS */ "BIST_STATUS: Provides read-only access to the CAM BIST status word selected by CAM_BIST_DBG_DATA_SLICE_OR_STATUS_SEL register.",
    /* CB_IPP_SLICMAP_IA_CAPABILITY */ "The SLICMAP indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to SLICMAP Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_SLICMAP_IA_CONFIG  */ "The SLICMAP indirect access config register is used to initiate\nread/write accesses to the SLICMAP table. The data to be written\nis provided via the SLICMAP_IA_WData register(s). Read\ndata is returned via the SLICMAP_IA_RData register(s).",
    /* CB_IPP_SLICMAP_IA_RDATA_PART0 */ "For even address this is key0[31:0].\nFor odd address this is key1[31:0].",
    /* CB_IPP_SLICMAP_IA_RDATA_PART1 */ "For even address this is key0[63:32].\nFor odd address this is key1[63:32].",
    /* CB_IPP_SLICMAP_IA_RDATA_PART2 */ "For even address this is key0[95:64].\nFor odd address this is key1[95:64].\nThe TCI fields are populated under the direction of the Ethernet\nKey configuration register or the Soft Tag definition if applicable.",
    /* CB_IPP_SLICMAP_IA_RDATA_PART3 */ "For even address this is key0[127:96].\nFor odd address this is key1[127:96].",
    /* CB_IPP_SLICMAP_IA_RDATA_PART4 */ "For even address this is key0[159:128].\nFor odd address this is key1[159:128].",
    /* CB_IPP_SLICMAP_IA_RDATA_PART5 */ "For even address this is key0[191:160].\nFor odd address this is key1[191:160].",
    /* CB_IPP_SLICMAP_IA_RDATA_PART6 */ "For even address this is key0[223:192].\nFor odd address this is key1[223:192].",
    /* CB_IPP_SLICMAP_IA_RDATA_PART7 */ "The SLICMAP is a TCAM that maps Ethernet Keys to source Logical\nInteface Contexts (SLICs). A SLIC provides context on how to map an\nassociated packet to a Source Logical Interface.\n</P>\n<P>The TCAM itself consists of alternating key0 and key1 entries\n(at even and odd offsets respectively).\nTo ignore bit n of the input key set key0[n]=key1[n]=0. To match\na value of zero on bit n of the input key set key0[n]=0 and\nkey1[n]=1. To match a value of one on bit n of the input key set\nkey0[n]=1 and key1[n]=0.\n</P>\n<P>An encoding with key0[n]=key1[n]=1 for any n will force a mismatch\nfor that word.\nFor even address this is key0[255:224].\nFor odd address this is key1[255:224].",
    /* CB_IPP_SLICMAP_IA_RDATA_PART8 */ "VALID_KEY0: 2 valid bits of the TCAM entry (not present for odd addresses)",
    /* CB_IPP_SLICMAP_IA_STATUS  */ "The SLICMAP indirect access status register is used to provide\ninformation about SLICMAP indirect accesses.",
    /* CB_IPP_SLICMAP_IA_WDATA_PART0 */ "For even address this is key0[31:0].\nFor odd address this is key1[31:0].",
    /* CB_IPP_SLICMAP_IA_WDATA_PART1 */ "For even address this is key0[63:32].\nFor odd address this is key1[63:32].",
    /* CB_IPP_SLICMAP_IA_WDATA_PART2 */ "For even address this is key0[95:64].\nFor odd address this is key1[95:64].\nThe TCI fields are populated under the direction of the Ethernet\nKey configuration register or the Soft Tag definition if applicable.",
    /* CB_IPP_SLICMAP_IA_WDATA_PART3 */ "For even address this is key0[127:96].\nFor odd address this is key1[127:96].",
    /* CB_IPP_SLICMAP_IA_WDATA_PART4 */ "For even address this is key0[159:128].\nFor odd address this is key1[159:128].",
    /* CB_IPP_SLICMAP_IA_WDATA_PART5 */ "For even address this is key0[191:160].\nFor odd address this is key1[191:160].",
    /* CB_IPP_SLICMAP_IA_WDATA_PART6 */ "For even address this is key0[223:192].\nFor odd address this is key1[223:192].",
    /* CB_IPP_SLICMAP_IA_WDATA_PART7 */ "The SLICMAP is a TCAM that maps Ethernet Keys to source Logical\nInteface Contexts (SLICs). A SLIC provides context on how to map an\nassociated packet to a Source Logical Interface.\n</P>\n<P>The TCAM itself consists of alternating key0 and key1 entries\n(at even and odd offsets respectively).\nTo ignore bit n of the input key set key0[n]=key1[n]=0. To match\na value of zero on bit n of the input key set key0[n]=0 and\nkey1[n]=1. To match a value of one on bit n of the input key set\nkey0[n]=1 and key1[n]=0.\n</P>\n<P>An encoding with key0[n]=key1[n]=1 for any n will force a mismatch\nfor that word.\nFor even address this is key0[255:224].\nFor odd address this is key1[255:224].",
    /* CB_IPP_SLICMAP_IA_WDATA_PART8 */ "VALID_KEY0: 2 valid bits of the TCAM entry (not present for odd addresses)",
    /* CB_IPP_SLICMAP_SCRUBBER_CONFIG */ "SCRUBBER_EN: Enables Scrubber Operation.\nCORRECT_SBE: Automatically correct single bit errors if detected.\nINV_MBE: Automatically invalidate multibit error entries if detected.\nFORCE_SBE: Force Single Bit Errors in all TCAM operations.\nFORCE_MBE: Force Multi Bit Errors in all TCAM operations.",
    /* CB_IPP_SLICMAP_SCRUBBER_INTERVAL_CONFIG */ "SCRUB_INTERVAL: Number of cycles between scrub operations.\nA scrub operation consists of reading a TCAM entry, verifying ECC and correct/invalidate errors depending on config.\nAll scrub operations have the lowest priority amongst SW and HW paths.",
    /* CB_IPP_SLICMAP_SCRUBBER_MBE_ADDRESS */ "MBE_ADDRESS: Address of the last Multi Bit Error detected by scrubber.",
    /* CB_IPP_SLICMAP_SCRUBBER_SBE_ADDRESS */ "SBE_ADDRESS: Address of the last Single Bit Error detected by scrubber.",
    /* CB_IPP_SLICTCAM_CONFIG    */ "IPP uses one instance of TCAM hard macro.\nFrom this register, TCAM can be\nput in power down mode, tm bits can be configured\nand soft reset can be issued ot TCAM",
    /* CB_IPP_SLICTECC_IA_CAPABILITY */ "The SLICTECC indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to SLICTECC Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_SLICTECC_IA_CONFIG */ "The SLICTECC indirect access config register is used to initiate\nread/write accesses to the SLICTECC table. The data to be written\nis provided via the SLICTECC_IA_WData register(s). Read\ndata is returned via the SLICTECC_IA_RData register(s).",
    /* CB_IPP_SLICTECC_IA_RDATA_PART0 */ "Each entry holds the ECC of a corresponding TCAM word.",
    /* CB_IPP_SLICTECC_IA_STATUS */ "The SLICTECC indirect access status register is used to provide\ninformation about SLICTECC indirect accesses.",
    /* CB_IPP_SLICTECC_IA_WDATA_PART0 */ "Each entry holds the ECC of a corresponding TCAM word.",
    /* CB_IPP_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_IPP_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_IPP_SRT_IA_CAPABILITY  */ "The SRT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to SRT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_SRT_IA_CONFIG      */ "The SRT indirect access config register is used to initiate\nread/write accesses to the SRT table. The data to be written\nis provided via the SRT_IA_WData register(s). Read\ndata is returned via the SRT_IA_RData register(s).",
    /* CB_IPP_SRT_IA_RDATA_PART0 */ "The SLIC TCAM returns a TCAM index which needs to be mapped\nto SLICID.",
    /* CB_IPP_SRT_IA_STATUS      */ "The SRT indirect access status register is used to provide\ninformation about SRT indirect accesses.",
    /* CB_IPP_SRT_IA_WDATA_PART0 */ "The SLIC TCAM returns a TCAM index which needs to be mapped\nto SLICID.",
    /* CB_IPP_STT_IA_CAPABILITY  */ "The STT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to STT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_STT_IA_CONFIG      */ "The STT indirect access config register is used to initiate\nread/write accesses to the STT table. The data to be written\nis provided via the STT_IA_WData register(s). Read\ndata is returned via the STT_IA_RData register(s).",
    /* CB_IPP_STT_IA_RDATA_PART0 */ "Soft tags provide a mechanism to extend or modify the behaviour of the\ntag parser. Note that for ingress tag parsing we require these\nregisters to be used for Broadcom CoE tags and for alternate TPIDs\nfor CTAGs and STAGs.",
    /* CB_IPP_STT_IA_RDATA_PART1 */ "LENGTH: The length of the parsed header in 2B words. Note that if this is\nzero the header is considered terminal and an Ethertype 'header'\nwill be pushed onto the parse stack prior to the ntype field.\nWhen non-zero this must be equivalent to 4B or more - a value of\none is illegal.\nTCI: Indicates which (if any) of the Ethernet Key's 6 TCI fields should\nreceive this tag's TCI. The indicated field receives the first two\nbytes of the TCI followed by subsequent bytes (if any) as determined\nby the length field. Values of 6 and 7 result in no transfer to the\nEthernet Key. If the length field is zero or one then no data is\ntransferred to the key.\nEKEY_TYPE: When constructing the Ethernet Key for SLIC mapping use this 4b\nsummary for TPID if length (below) is non-zero or for Ethertype if\nlength is zero.",
    /* CB_IPP_STT_IA_STATUS      */ "The STT indirect access status register is used to provide\ninformation about STT indirect accesses.",
    /* CB_IPP_STT_IA_WDATA_PART0 */ "Soft tags provide a mechanism to extend or modify the behaviour of the\ntag parser. Note that for ingress tag parsing we require these\nregisters to be used for Broadcom CoE tags and for alternate TPIDs\nfor CTAGs and STAGs.",
    /* CB_IPP_STT_IA_WDATA_PART1 */ "LENGTH: The length of the parsed header in 2B words. Note that if this is\nzero the header is considered terminal and an Ethertype 'header'\nwill be pushed onto the parse stack prior to the ntype field.\nWhen non-zero this must be equivalent to 4B or more - a value of\none is illegal.\nTCI: Indicates which (if any) of the Ethernet Key's 6 TCI fields should\nreceive this tag's TCI. The indicated field receives the first two\nbytes of the TCI followed by subsequent bytes (if any) as determined\nby the length field. Values of 6 and 7 result in no transfer to the\nEthernet Key. If the length field is zero or one then no data is\ntransferred to the key.\nEKEY_TYPE: When constructing the Ethernet Key for SLIC mapping use this 4b\nsummary for TPID if length (below) is non-zero or for Ethertype if\nlength is zero.",
    /* CB_IPP_TCT_IA_CAPABILITY  */ "The TCT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to TCT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_TCT_IA_CONFIG      */ "The TCT indirect access config register is used to initiate\nread/write accesses to the TCT table. The data to be written\nis provided via the TCT_IA_WData register(s). Read\ndata is returned via the TCT_IA_RData register(s).",
    /* CB_IPP_TCT_IA_RDATA_PART0 */ "This table is indexed by trap ID and returns fields that control\nthe operation of the associated trap.\n</P><P>\nTrap IDs defined by 0ocenum Trap_ID_e%\n</P><P>\nThe fields available per trap are:",
    /* CB_IPP_TCT_IA_STATUS      */ "The TCT indirect access status register is used to provide\ninformation about TCT indirect accesses.",
    /* CB_IPP_TCT_IA_WDATA_PART0 */ "This table is indexed by trap ID and returns fields that control\nthe operation of the associated trap.\n</P><P>\nTrap IDs defined by 0ocenum Trap_ID_e%\n</P><P>\nThe fields available per trap are:",
    /* CB_IPP_TLV_CONFIG         */ "Configures TLV limits for TLV Parser.",
    /* CB_IPP_TST_A              */ "This table is essentially a bitmap that is indexed by trap ID and\nindicates whether the associated trap has fired. It is organized as\na 4 entry array of 32b hit vectors. A trap with\nID=n will cause TST_a[n/32][n%32] to be set.\n</P><P>\nTrap IDs are defined by 0ocenum Trap_ID_e%.",
    /* CB_IPP_VMU_PACKET_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to VMU_PACKET.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_IPP_VMU_PACKET_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of VMU_PACKET credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_IPP_VSIT_IA_CAPABILITY */ "The VSIT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to VSIT Config register for descriptions of the indirect\naccess operations.",
    /* CB_IPP_VSIT_IA_CONFIG     */ "The VSIT indirect access config register is used to initiate\nread/write accesses to the VSIT table. The data to be written\nis provided via the VSIT_IA_WData register(s). Read\ndata is returned via the VSIT_IA_RData register(s).",
    /* CB_IPP_VSIT_IA_RDATA_PART0 */ "The VSIT maintains properties per VSI.",
    /* CB_IPP_VSIT_IA_RDATA_PART1 */ "PG_MAP: Port Group Map. This bitmap is used by the PQM to filter DPGs when\nDGID or DLIID is valid. It is used as a VLAN broadcast domain when\nmulticast is indicated and DGID is zero.",
    /* CB_IPP_VSIT_IA_RDATA_PART2 */ "DLLIID_DGID: When default_is_multicast is clear then this field is a\nDestination Local Logical Interface Identifier (DLLIID).\nWhen default_is_multicast is set then this field is a\nDestination Group Identifier (DGID).\nDEFAULT_IS_MULTICAST: A bit that indicates that the default destination is\nmulticast and hence that the dlliid_dgid field is to be\ninterpreted as a DGID.\nWRED_ENA: When set frames bearing TCP packets will be marked eligible for\nWeighted Random Early Drop (WRED).\nSLI_LPBK_ENA: Enable SLI loopback for this VSI.\nISO_MAP: Isolation Map. Port Groups are assigned to isolation groups\nof which there are 4. Let the SPG's Isolation Groups be called the\nSource Isolation Group (SIG) and the DPG's Isolation Group be\ncalled the Destination Isolation Group (DIG) then when\niso_map[SIG] is set and SIG==DIG, a frame from the corresponding\nSPG to the DPG shall be dropped. The PQM effects the drop.\n<BR/>\nNote that the port groups are mapped to isolation groups in the PQM\nusing the Port Group to Isolation Group Map (PG2IG).\nThis feature enables (for instance) a service provider to\nprovision a VLAN in such a manner that none of its customers can\ninter-communicate with each other but all can inter-communicate\nwith the service provider's network.",
    /* CB_IPP_VSIT_IA_RDATA_PART3 */ "FID: Filter ID. A datum that is included in key\nconstruction. A 'filter' is a subset of table entries. This is\nnominally used to effect Shared VLAN Learning.",
    /* CB_IPP_VSIT_IA_STATUS     */ "The VSIT indirect access status register is used to provide\ninformation about VSIT indirect accesses.",
    /* CB_IPP_VSIT_IA_WDATA_PART0 */ "The VSIT maintains properties per VSI.",
    /* CB_IPP_VSIT_IA_WDATA_PART1 */ "PG_MAP: Port Group Map. This bitmap is used by the PQM to filter DPGs when\nDGID or DLIID is valid. It is used as a VLAN broadcast domain when\nmulticast is indicated and DGID is zero.",
    /* CB_IPP_VSIT_IA_WDATA_PART2 */ "DLLIID_DGID: When default_is_multicast is clear then this field is a\nDestination Local Logical Interface Identifier (DLLIID).\nWhen default_is_multicast is set then this field is a\nDestination Group Identifier (DGID).\nDEFAULT_IS_MULTICAST: A bit that indicates that the default destination is\nmulticast and hence that the dlliid_dgid field is to be\ninterpreted as a DGID.\nWRED_ENA: When set frames bearing TCP packets will be marked eligible for\nWeighted Random Early Drop (WRED).\nSLI_LPBK_ENA: Enable SLI loopback for this VSI.\nISO_MAP: Isolation Map. Port Groups are assigned to isolation groups\nof which there are 4. Let the SPG's Isolation Groups be called the\nSource Isolation Group (SIG) and the DPG's Isolation Group be\ncalled the Destination Isolation Group (DIG) then when\niso_map[SIG] is set and SIG==DIG, a frame from the corresponding\nSPG to the DPG shall be dropped. The PQM effects the drop.\n<BR/>\nNote that the port groups are mapped to isolation groups in the PQM\nusing the Port Group to Isolation Group Map (PG2IG).\nThis feature enables (for instance) a service provider to\nprovision a VLAN in such a manner that none of its customers can\ninter-communicate with each other but all can inter-communicate\nwith the service provider's network.",
    /* CB_IPP_VSIT_IA_WDATA_PART3 */ "FID: Filter ID. A datum that is included in key\nconstruction. A 'filter' is a subset of table entries. This is\nnominally used to effect Shared VLAN Learning.",
    /* CB_ITM_ARLFM0_IA_CAPABILITY */ "The ARLFM0 indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to ARLFM0 Config register for descriptions of the indirect\naccess operations.",
    /* CB_ITM_ARLFM0_IA_CONFIG   */ "The ARLFM0 indirect access config register is used to initiate\nread/write accesses to the ARLFM0 table. The data to be written\nis provided via the ARLFM0_IA_WData register(s). Read\ndata is returned via the ARLFM0_IA_RData register(s).",
    /* CB_ITM_ARLFM0_IA_RDATA_PART0 */ "The ARL FM is broken into two parts, one of which is maintained\nin the ARLFM1_GHT_H0 and H1 and the other is maintained in the ARLFM0.",
    /* CB_ITM_ARLFM0_IA_STATUS   */ "The ARLFM0 indirect access status register is used to provide\ninformation about ARLFM0 indirect accesses.",
    /* CB_ITM_ARLFM0_IA_WDATA_PART0 */ "The ARL FM is broken into two parts, one of which is maintained\nin the ARLFM1_GHT_H0 and H1 and the other is maintained in the ARLFM0.",
    /* CB_ITM_ARLFM0_SCAN_DATA_PART0 */ "The ARL FM is broken into two parts, one of which is maintained\nin the ARLFM1_GHT_H0 and H1 and the other is maintained in the ARLFM0.",
    /* CB_ITM_ARLFM0_SCAN_MASK_PART0 */ "The ARL FM is broken into two parts, one of which is maintained\nin the ARLFM1_GHT_H0 and H1 and the other is maintained in the ARLFM0.",
    /* CB_ITM_ARLFM1_GHT_H0_IA_CAPABILITY */ "The ARLFM1_GHT_H0 indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to ARLFM1_GHT_H0 Config register for descriptions of the indirect\naccess operations.",
    /* CB_ITM_ARLFM1_GHT_H0_IA_CONFIG */ "The ARLFM1_GHT_H0 indirect access config register is used to initiate\nread/write accesses to the ARLFM1_GHT_H0 table. The data to be written\nis provided via the ARLFM1_GHT_H0_IA_WData register(s). Read\ndata is returned via the ARLFM1_GHT_H0_IA_RData register(s).",
    /* CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART0 */ "This address space is shared b/b ARLFM1 and GHT\nIn ARLFM1 address space this holds the ARLFM Key\nIn GHT address space holds GHT Key + associated data. GHT may be\nassigned a role in either Logical Interface Mapping or Forward\nMapping.\nARLFM0 Format- {2-bit UPDT_CTL, 2-bit FWD_CTL, 16-bit FID, 48-bit mac_lo/hi}\nARLFM0 Format- has 2 entries in a row of 128-bit memory\nGHT Format - {1-valid, 1-li_type 12-N_VSI,114-bit key}\nGHT Format - has 1 entries in a row of 128-bit memory",
    /* CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART1 */ "GHT_KEY_47_32_ARLFM1_MAC_HI_15_0: Bits 47 thru 32 of the GHT Key or 16-bits of ARLFM1 mac_hi.\nGHT_KEY_59_48_ARLFM1_FID_11_0: Bits 59 thru 48 of the GHT Key or 12-bits of ARLFM1 fid.\nGHT_KEY_61_60_ARLFM1_FWD_CTRL_1_0: Bits 61 thru 60 of the GHT Key or 2-bits of ARLFM1 FWD_CTRL.\nGHT_KEY_63_62_ARLFM1_UPD_CTRL_1_0: Bits 63 thru 60 of the GHT Key or 2-bits of ARLFM1 UPD_CTRL.",
    /* CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART2 */ "GHT_KEY_95_64_ARLFM1_MAC_LO: Bits 64 thru 95 of the GHT key or 32-bits of ARLFM1 mac_lo.",
    /* CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART3 */ "GHT_KEY_111_96_ARLFM1_MAC_HI: Bits 111 thru 96 of GHT key or 16-bits of ARLFM1 mac_hi\nand 16-bit of ARLFM1 mac- hi.\nGHT_N_VSI_9_0_KEY_113_112_ARLFM1_FID: bits GHT : [27:18] - lower 10-bits of n_vsi\nbits GHT : [17:16] - 113 thru 112 upper Key bits\nbits ARLFM1 : [27:0] - 12-bits of FID\nGHT_N_VSI_11_10_ARLFM1_FWD_CTRL_1_0: bits GHT : upper 2-bits of n_vsi\nbits ARLFM1 : fwd_ctrl\nGHT_VALID_LITYPE_ARLFM1_UPD_CTRL_1_0: bits GHT : [31] : Valid\nbits GHT : [30] : LI_TYPE\nbits ARLFM1 : upd_ctrl",
    /* CB_ITM_ARLFM1_GHT_H0_IA_STATUS */ "The ARLFM1_GHT_H0 indirect access status register is used to provide\ninformation about ARLFM1_GHT_H0 indirect accesses.",
    /* CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART0 */ "This address space is shared b/b ARLFM1 and GHT\nIn ARLFM1 address space this holds the ARLFM Key\nIn GHT address space holds GHT Key + associated data. GHT may be\nassigned a role in either Logical Interface Mapping or Forward\nMapping.\nARLFM0 Format- {2-bit UPDT_CTL, 2-bit FWD_CTL, 16-bit FID, 48-bit mac_lo/hi}\nARLFM0 Format- has 2 entries in a row of 128-bit memory\nGHT Format - {1-valid, 1-li_type 12-N_VSI,114-bit key}\nGHT Format - has 1 entries in a row of 128-bit memory",
    /* CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART1 */ "GHT_KEY_47_32_ARLFM1_MAC_HI_15_0: Bits 47 thru 32 of the GHT Key or 16-bits of ARLFM1 mac_hi.\nGHT_KEY_59_48_ARLFM1_FID_11_0: Bits 59 thru 48 of the GHT Key or 12-bits of ARLFM1 fid.\nGHT_KEY_61_60_ARLFM1_FWD_CTRL_1_0: Bits 61 thru 60 of the GHT Key or 2-bits of ARLFM1 FWD_CTRL.\nGHT_KEY_63_62_ARLFM1_UPD_CTRL_1_0: Bits 63 thru 60 of the GHT Key or 2-bits of ARLFM1 UPD_CTRL.",
    /* CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART2 */ "GHT_KEY_95_64_ARLFM1_MAC_LO: Bits 64 thru 95 of the GHT key or 32-bits of ARLFM1 mac_lo.",
    /* CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART3 */ "GHT_KEY_111_96_ARLFM1_MAC_HI: Bits 111 thru 96 of GHT key or 16-bits of ARLFM1 mac_hi\nand 16-bit of ARLFM1 mac- hi.\nGHT_N_VSI_9_0_KEY_113_112_ARLFM1_FID: bits GHT : [27:18] - lower 10-bits of n_vsi\nbits GHT : [17:16] - 113 thru 112 upper Key bits\nbits ARLFM1 : [27:0] - 12-bits of FID\nGHT_N_VSI_11_10_ARLFM1_FWD_CTRL_1_0: bits GHT : upper 2-bits of n_vsi\nbits ARLFM1 : fwd_ctrl\nGHT_VALID_LITYPE_ARLFM1_UPD_CTRL_1_0: bits GHT : [31] : Valid\nbits GHT : [30] : LI_TYPE\nbits ARLFM1 : upd_ctrl",
    /* CB_ITM_ARLFM1_GHT_H1_IA_CAPABILITY */ "The ARLFM1_GHT_H1 indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to ARLFM1_GHT_H1 Config register for descriptions of the indirect\naccess operations.",
    /* CB_ITM_ARLFM1_GHT_H1_IA_CONFIG */ "The ARLFM1_GHT_H1 indirect access config register is used to initiate\nread/write accesses to the ARLFM1_GHT_H1 table. The data to be written\nis provided via the ARLFM1_GHT_H1_IA_WData register(s). Read\ndata is returned via the ARLFM1_GHT_H1_IA_RData register(s).",
    /* CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART0 */ "This address space is shared b/b ARLFM1 and GHT\nIn ARLFM1 address space this holds the ARLFM Key\nIn GHT address space holds GHT Key + associated data. GHT may be\nassigned a role in either Logical Interface Mapping or Forward\nMapping.\nARLFM0 Format- {2-bit UPDT_CTL, 2-bit FWD_CTL, 16-bit FID, 48-bit mac_lo/hi}\nARLFM0 Format- has 2 entries in a row of 128-bit memory\nGHT Format - {1-valid, 1-li_type 12-N_VSI,114-bit key}\nGHT Format - has 1 entries in a row of 128-bit memory",
    /* CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART1 */ "GHT_KEY_47_32_ARLFM1_MAC_HI_15_0: Bits 47 thru 32 of the GHT Key or 16-bits of ARLFM1 mac_hi.\nGHT_KEY_59_48_ARLFM1_FID_11_0: Bits 59 thru 48 of the GHT Key or 12-bits of ARLFM1 fid.\nGHT_KEY_61_60_ARLFM1_FWD_CTRL_1_0: Bits 61 thru 60 of the GHT Key or 2-bits of ARLFM1 FWD_CTRL.\nGHT_KEY_63_62_ARLFM1_UPD_CTRL_1_0: Bits 63 thru 60 of the GHT Key or 2-bits of ARLFM1 UPD_CTRL.",
    /* CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART2 */ "GHT_KEY_95_64_ARLFM1_MAC_LO: Bits 64 thru 95 of the GHT key or 32-bits of ARLFM1 mac_lo.",
    /* CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART3 */ "GHT_KEY_111_96_ARLFM1_MAC_HI: Bits 111 thru 96 of GHT key or 16-bits of ARLFM1 mac_hi\nand 16-bit of ARLFM1 mac- hi.\nGHT_N_VSI_9_0_KEY_113_112_ARLFM1_FID: bits GHT : [27:18] - lower 10-bits of n_vsi\nbits GHT : [17:16] - 113 thru 112 upper Key bits\nbits ARLFM1 : [27:0] - 12-bits of FID\nGHT_N_VSI_11_10_ARLFM1_FWD_CTRL_1_0: bits GHT : upper 2-bits of n_vsi\nbits ARLFM1 : fwd_ctrl\nGHT_VALID_LITYPE_ARLFM1_UPD_CTRL_1_0: bits GHT : [31] : Valid\nbits GHT : [30] : LI_TYPE\nbits ARLFM1 : upd_ctrl",
    /* CB_ITM_ARLFM1_GHT_H1_IA_STATUS */ "The ARLFM1_GHT_H1 indirect access status register is used to provide\ninformation about ARLFM1_GHT_H1 indirect accesses.",
    /* CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART0 */ "This address space is shared b/b ARLFM1 and GHT\nIn ARLFM1 address space this holds the ARLFM Key\nIn GHT address space holds GHT Key + associated data. GHT may be\nassigned a role in either Logical Interface Mapping or Forward\nMapping.\nARLFM0 Format- {2-bit UPDT_CTL, 2-bit FWD_CTL, 16-bit FID, 48-bit mac_lo/hi}\nARLFM0 Format- has 2 entries in a row of 128-bit memory\nGHT Format - {1-valid, 1-li_type 12-N_VSI,114-bit key}\nGHT Format - has 1 entries in a row of 128-bit memory",
    /* CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART1 */ "GHT_KEY_47_32_ARLFM1_MAC_HI_15_0: Bits 47 thru 32 of the GHT Key or 16-bits of ARLFM1 mac_hi.\nGHT_KEY_59_48_ARLFM1_FID_11_0: Bits 59 thru 48 of the GHT Key or 12-bits of ARLFM1 fid.\nGHT_KEY_61_60_ARLFM1_FWD_CTRL_1_0: Bits 61 thru 60 of the GHT Key or 2-bits of ARLFM1 FWD_CTRL.\nGHT_KEY_63_62_ARLFM1_UPD_CTRL_1_0: Bits 63 thru 60 of the GHT Key or 2-bits of ARLFM1 UPD_CTRL.",
    /* CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART2 */ "GHT_KEY_95_64_ARLFM1_MAC_LO: Bits 64 thru 95 of the GHT key or 32-bits of ARLFM1 mac_lo.",
    /* CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART3 */ "GHT_KEY_111_96_ARLFM1_MAC_HI: Bits 111 thru 96 of GHT key or 16-bits of ARLFM1 mac_hi\nand 16-bit of ARLFM1 mac- hi.\nGHT_N_VSI_9_0_KEY_113_112_ARLFM1_FID: bits GHT : [27:18] - lower 10-bits of n_vsi\nbits GHT : [17:16] - 113 thru 112 upper Key bits\nbits ARLFM1 : [27:0] - 12-bits of FID\nGHT_N_VSI_11_10_ARLFM1_FWD_CTRL_1_0: bits GHT : upper 2-bits of n_vsi\nbits ARLFM1 : fwd_ctrl\nGHT_VALID_LITYPE_ARLFM1_UPD_CTRL_1_0: bits GHT : [31] : Valid\nbits GHT : [30] : LI_TYPE\nbits ARLFM1 : upd_ctrl",
    /* CB_ITM_ARLFM1_SCAN_DATA_PART0 */ "The second part of the two part ARLFM. This part is maintained\nin the ARLFM1_GHT_H0 and H1",
    /* CB_ITM_ARLFM1_SCAN_DATA_PART1 */ "MAC_HI: Bits 47 thru 32 of the 48b Ethernet MAC address.\nFID: The Filter Identifier. Used to segregate entries in the ARL.\nFWD_CTRL: Indicates how to forward a frame.\n2 - COPY_TO_CPU\n    Standard forwarding and unconditionally generate an additional\n    copy for the Control Plane.\n1 - DENY_SMAC\n    If this is returned as the result of an SMAC lookup then the\n    frame will be discarded. Note that denying DMACs can be accomplished\n    by setting the dst_type field to DST_IS_INVALID in ARLFM0. If this is\n    returned as the result of a DMAC lookup then the frame will be\n    forwarded normally.\n3 - DENY_SMAC_AND_COPY_TO_CPU\n    Deny and unconditionally generate an additional\n    copy for the Control Plane.\n0 - PERMIT\n    Standard forwarding. When an SMAC lookup reveals a unicast entry\n    and the associated data provided for learning indicates that the\n    current SLI is not equal to the associated DLI the associated DLI will\n    be updated if and only if the fwd_ctrl field is set to PERMIT_SMAC\n    regardless of the entry being static.\nUPD_CTRL: Indicates actions to take when station movement is detected.\nWhen this field is UPDATE then the update actions specified by the\nPGLCT have priority. When this field is UPDATE_AND_COPY, COPY or\nDISABLE_UPDATE then the PGLCT update actions are ignored.\n2 - COPY\n    When movement is detected dont update the ARL entry but do copy\n    the frame to the CPU.\n1 - UPDATE_AND_COPY\n    When movement is detected update the ARL entry and copy to the CPU.\n0 - UPDATE\n    When station movement is detected update the ARL entrys associated\n    destination data.\n3 - DISABLE_UPDATE\n    Do not allow ARL entry update.",
    /* CB_ITM_ARLFM1_SCAN_MASK_PART0 */ "The second part of the two part ARLFM. This part is maintained\nin the ARLFM1_GHT_H0 and H1",
    /* CB_ITM_ARLFM1_SCAN_MASK_PART1 */ "MAC_HI: Bits 47 thru 32 of the 48b Ethernet MAC address.\nFID: The Filter Identifier. Used to segregate entries in the ARL.\nFWD_CTRL: Indicates how to forward a frame.\n2 - COPY_TO_CPU\n    Standard forwarding and unconditionally generate an additional\n    copy for the Control Plane.\n1 - DENY_SMAC\n    If this is returned as the result of an SMAC lookup then the\n    frame will be discarded. Note that denying DMACs can be accomplished\n    by setting the dst_type field to DST_IS_INVALID in ARLFM0. If this is\n    returned as the result of a DMAC lookup then the frame will be\n    forwarded normally.\n3 - DENY_SMAC_AND_COPY_TO_CPU\n    Deny and unconditionally generate an additional\n    copy for the Control Plane.\n0 - PERMIT\n    Standard forwarding. When an SMAC lookup reveals a unicast entry\n    and the associated data provided for learning indicates that the\n    current SLI is not equal to the associated DLI the associated DLI will\n    be updated if and only if the fwd_ctrl field is set to PERMIT_SMAC\n    regardless of the entry being static.\nUPD_CTRL: Indicates actions to take when station movement is detected.\nWhen this field is UPDATE then the update actions specified by the\nPGLCT have priority. When this field is UPDATE_AND_COPY, COPY or\nDISABLE_UPDATE then the PGLCT update actions are ignored.\n2 - COPY\n    When movement is detected dont update the ARL entry but do copy\n    the frame to the CPU.\n1 - UPDATE_AND_COPY\n    When movement is detected update the ARL entry and copy to the CPU.\n0 - UPDATE\n    When station movement is detected update the ARL entrys associated\n    destination data.\n3 - DISABLE_UPDATE\n    Do not allow ARL entry update.",
    /* CB_ITM_ARLFM_IA_CAPABILITY */ "The ARLFM indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to ARLFM Config register for descriptions of the indirect\naccess operations.",
    /* CB_ITM_ARLFM_IA_CONFIG    */ "The ARLFM indirect access config register is used to initiate\nread/write accesses to the ARLFM table. The data to be written\nis provided via the ARLFM_IA_WData register(s). Read\ndata is returned via the ARLFM_IA_RData register(s).",
    /* CB_ITM_ARLFM_IA_RDATA_PART0 */ "This table contains MAC associations used for forwarding.",
    /* CB_ITM_ARLFM_IA_RDATA_PART1 */ "MAC_HI: Bits 47 thru 32 of the 48b Ethernet MAC address.\nFID: The Filter Identifier. Used to segregate entries in the ARL.\nFWD_CTRL: Indicates how to forward a frame.\n2 - COPY_TO_CPU\n    Standard forwarding and unconditionally generate an additional\n    copy for the Control Plane.\n1 - DENY_SMAC\n    If this is returned as the result of an SMAC lookup then the\n    frame will be discarded. Note that denying DMACs can be accomplished\n    by setting the dst_type field to DST_IS_INVALID in ARLFM. If this is\n    returned as the result of a DMAC lookup then the frame will be\n    forwarded normally.\n3 - DENY_SMAC_AND_COPY_TO_CPU\n    Deny and unconditionally generate an additional\n    copy for the Control Plane.\n0 - PERMIT\n    Standard forwarding. Allow frame to be forwarded normally.\nUPD_CTRL: Indicates actions to take when station movement is detected.\nWhen this field is UPDATE then the update actions specified by the\nPGLCT have priority. When this field is UPDATE_AND_COPY, COPY or\nDISABLE_UPDATE then the PGLCT update actions are ignored.\n2 - COPY\n    When movement is detected don't update the ARL entry but do copy\n    the frame to the CPU.\n1 - UPDATE_AND_COPY\n    When movement is detected update the ARL entry and copy to the CPU.\n0 - UPDATE\n    When station movement is detected update the ARL entry's associated\n    destination data.\n3 - DISABLE_UPDATE\n    Do not allow ARL entry update.",
    /* CB_ITM_ARLFM_IA_RDATA_PART2 */ "DST: Destination field. This indicates how to forward a frame. Its precise\nsemantic is determined by the dst_type field.\nHIT: Set by hardware when a lookup hits this entry. Cleared periodically\nby the aging process. If the aging process encounters a valid\nnon-static entry that has the hit bit clear then it marks the entry\nas invalid (aging it out).\nDST_TYPE: Indicates the type of the dst field.\n3 - DST_IS_DPG\n    Indicates that the dst field is a Destination Port Group.\n0 - DST_IS_INVALID\n    If this is returned on a DMAC lookup of the ARLFM then the\n    causal frame will be dropped.\n2 - DST_IS_N\n    Indicates that the dst field is the N field of an N-type LI.\n1 - DST_IS_MULTICAST\n    Indicates that the dst field is a Destination Group Identifier.\nVALID: Indicates the validity of an entry.\n2 - VALID\n    Indicates that this is a valid entry.\n3 - STATIC\n    Indicates that the entry belongs wholly to software, hardware\n    may not age it. Hardware updates the associated data\n    when a station move is detected if and only if upd_ctrl is UPDATE\n    or UPDATE_AND_COPY.\n1 - PENDING\n    Indicates that the hash table entry has been learned by hardware\n    but not sanctioned by software, eligible for aging. Counts as a miss\n    for forwarding purposes but suppresses continued notification of\n    software.\n0 - EMPTY\n    Indicates that the hash table entry is empty.",
    /* CB_ITM_ARLFM_IA_STATUS    */ "The ARLFM indirect access status register is used to provide\ninformation about ARLFM indirect accesses.",
    /* CB_ITM_ARLFM_IA_WDATA_PART0 */ "This table contains MAC associations used for forwarding.",
    /* CB_ITM_ARLFM_IA_WDATA_PART1 */ "MAC_HI: Bits 47 thru 32 of the 48b Ethernet MAC address.\nFID: The Filter Identifier. Used to segregate entries in the ARL.\nFWD_CTRL: Indicates how to forward a frame.\n2 - COPY_TO_CPU\n    Standard forwarding and unconditionally generate an additional\n    copy for the Control Plane.\n1 - DENY_SMAC\n    If this is returned as the result of an SMAC lookup then the\n    frame will be discarded. Note that denying DMACs can be accomplished\n    by setting the dst_type field to DST_IS_INVALID in ARLFM. If this is\n    returned as the result of a DMAC lookup then the frame will be\n    forwarded normally.\n3 - DENY_SMAC_AND_COPY_TO_CPU\n    Deny and unconditionally generate an additional\n    copy for the Control Plane.\n0 - PERMIT\n    Standard forwarding. Allow frame to be forwarded normally.\nUPD_CTRL: Indicates actions to take when station movement is detected.\nWhen this field is UPDATE then the update actions specified by the\nPGLCT have priority. When this field is UPDATE_AND_COPY, COPY or\nDISABLE_UPDATE then the PGLCT update actions are ignored.\n2 - COPY\n    When movement is detected don't update the ARL entry but do copy\n    the frame to the CPU.\n1 - UPDATE_AND_COPY\n    When movement is detected update the ARL entry and copy to the CPU.\n0 - UPDATE\n    When station movement is detected update the ARL entry's associated\n    destination data.\n3 - DISABLE_UPDATE\n    Do not allow ARL entry update.",
    /* CB_ITM_ARLFM_IA_WDATA_PART2 */ "DST: Destination field. This indicates how to forward a frame. Its precise\nsemantic is determined by the dst_type field.\nHIT: Set by hardware when a lookup hits this entry. Cleared periodically\nby the aging process. If the aging process encounters a valid\nnon-static entry that has the hit bit clear then it marks the entry\nas invalid (aging it out).\nDST_TYPE: Indicates the type of the dst field.\n3 - DST_IS_DPG\n    Indicates that the dst field is a Destination Port Group.\n0 - DST_IS_INVALID\n    If this is returned on a DMAC lookup of the ARLFM then the\n    causal frame will be dropped.\n2 - DST_IS_N\n    Indicates that the dst field is the N field of an N-type LI.\n1 - DST_IS_MULTICAST\n    Indicates that the dst field is a Destination Group Identifier.\nVALID: Indicates the validity of an entry.\n2 - VALID\n    Indicates that this is a valid entry.\n3 - STATIC\n    Indicates that the entry belongs wholly to software, hardware\n    may not age it. Hardware updates the associated data\n    when a station move is detected if and only if upd_ctrl is UPDATE\n    or UPDATE_AND_COPY.\n1 - PENDING\n    Indicates that the hash table entry has been learned by hardware\n    but not sanctioned by software, eligible for aging. Counts as a miss\n    for forwarding purposes but suppresses continued notification of\n    software.\n0 - EMPTY\n    Indicates that the hash table entry is empty.",
    /* CB_ITM_ARLFM_SCAN_DATA_PART0 */ "This table contains MAC associations used for forwarding.",
    /* CB_ITM_ARLFM_SCAN_DATA_PART1 */ "MAC_HI: Bits 47 thru 32 of the 48b Ethernet MAC address.\nFID: The Filter Identifier. Used to segregate entries in the ARL.\nFWD_CTRL: Indicates how to forward a frame.\n2 - COPY_TO_CPU\n    Standard forwarding and unconditionally generate an additional\n    copy for the Control Plane.\n1 - DENY_SMAC\n    If this is returned as the result of an SMAC lookup then the\n    frame will be discarded. Note that denying DMACs can be accomplished\n    by setting the dst_type field to DST_IS_INVALID in ARLFM. If this is\n    returned as the result of a DMAC lookup then the frame will be\n    forwarded normally.\n3 - DENY_SMAC_AND_COPY_TO_CPU\n    Deny and unconditionally generate an additional\n    copy for the Control Plane.\n0 - PERMIT\n    Standard forwarding. Allow frame to be forwarded normally.\nUPD_CTRL: Indicates actions to take when station movement is detected.\nWhen this field is UPDATE then the update actions specified by the\nPGLCT have priority. When this field is UPDATE_AND_COPY, COPY or\nDISABLE_UPDATE then the PGLCT update actions are ignored.\n2 - COPY\n    When movement is detected don't update the ARL entry but do copy\n    the frame to the CPU.\n1 - UPDATE_AND_COPY\n    When movement is detected update the ARL entry and copy to the CPU.\n0 - UPDATE\n    When station movement is detected update the ARL entry's associated\n    destination data.\n3 - DISABLE_UPDATE\n    Do not allow ARL entry update.",
    /* CB_ITM_ARLFM_SCAN_DATA_PART2 */ "DST: Destination field. This indicates how to forward a frame. Its precise\nsemantic is determined by the dst_type field.\nHIT: Set by hardware when a lookup hits this entry. Cleared periodically\nby the aging process. If the aging process encounters a valid\nnon-static entry that has the hit bit clear then it marks the entry\nas invalid (aging it out).\nDST_TYPE: Indicates the type of the dst field.\n3 - DST_IS_DPG\n    Indicates that the dst field is a Destination Port Group.\n0 - DST_IS_INVALID\n    If this is returned on a DMAC lookup of the ARLFM then the\n    causal frame will be dropped.\n2 - DST_IS_N\n    Indicates that the dst field is the N field of an N-type LI.\n1 - DST_IS_MULTICAST\n    Indicates that the dst field is a Destination Group Identifier.\nVALID: Indicates the validity of an entry.\n2 - VALID\n    Indicates that this is a valid entry.\n3 - STATIC\n    Indicates that the entry belongs wholly to software, hardware\n    may not age it. Hardware updates the associated data\n    when a station move is detected if and only if upd_ctrl is UPDATE\n    or UPDATE_AND_COPY.\n1 - PENDING\n    Indicates that the hash table entry has been learned by hardware\n    but not sanctioned by software, eligible for aging. Counts as a miss\n    for forwarding purposes but suppresses continued notification of\n    software.\n0 - EMPTY\n    Indicates that the hash table entry is empty.",
    /* CB_ITM_ARLFM_SCAN_MASK_PART0 */ "This table contains MAC associations used for forwarding.",
    /* CB_ITM_ARLFM_SCAN_MASK_PART1 */ "MAC_HI: Bits 47 thru 32 of the 48b Ethernet MAC address.\nFID: The Filter Identifier. Used to segregate entries in the ARL.\nFWD_CTRL: Indicates how to forward a frame.\n2 - COPY_TO_CPU\n    Standard forwarding and unconditionally generate an additional\n    copy for the Control Plane.\n1 - DENY_SMAC\n    If this is returned as the result of an SMAC lookup then the\n    frame will be discarded. Note that denying DMACs can be accomplished\n    by setting the dst_type field to DST_IS_INVALID in ARLFM. If this is\n    returned as the result of a DMAC lookup then the frame will be\n    forwarded normally.\n3 - DENY_SMAC_AND_COPY_TO_CPU\n    Deny and unconditionally generate an additional\n    copy for the Control Plane.\n0 - PERMIT\n    Standard forwarding. Allow frame to be forwarded normally.\nUPD_CTRL: Indicates actions to take when station movement is detected.\nWhen this field is UPDATE then the update actions specified by the\nPGLCT have priority. When this field is UPDATE_AND_COPY, COPY or\nDISABLE_UPDATE then the PGLCT update actions are ignored.\n2 - COPY\n    When movement is detected don't update the ARL entry but do copy\n    the frame to the CPU.\n1 - UPDATE_AND_COPY\n    When movement is detected update the ARL entry and copy to the CPU.\n0 - UPDATE\n    When station movement is detected update the ARL entry's associated\n    destination data.\n3 - DISABLE_UPDATE\n    Do not allow ARL entry update.",
    /* CB_ITM_ARLFM_SCAN_MASK_PART2 */ "DST: Destination field. This indicates how to forward a frame. Its precise\nsemantic is determined by the dst_type field.\nHIT: Set by hardware when a lookup hits this entry. Cleared periodically\nby the aging process. If the aging process encounters a valid\nnon-static entry that has the hit bit clear then it marks the entry\nas invalid (aging it out).\nDST_TYPE: Indicates the type of the dst field.\n3 - DST_IS_DPG\n    Indicates that the dst field is a Destination Port Group.\n0 - DST_IS_INVALID\n    If this is returned on a DMAC lookup of the ARLFM then the\n    causal frame will be dropped.\n2 - DST_IS_N\n    Indicates that the dst field is the N field of an N-type LI.\n1 - DST_IS_MULTICAST\n    Indicates that the dst field is a Destination Group Identifier.\nVALID: Indicates the validity of an entry.\n2 - VALID\n    Indicates that this is a valid entry.\n3 - STATIC\n    Indicates that the entry belongs wholly to software, hardware\n    may not age it. Hardware updates the associated data\n    when a station move is detected if and only if upd_ctrl is UPDATE\n    or UPDATE_AND_COPY.\n1 - PENDING\n    Indicates that the hash table entry has been learned by hardware\n    but not sanctioned by software, eligible for aging. Counts as a miss\n    for forwarding purposes but suppresses continued notification of\n    software.\n0 - EMPTY\n    Indicates that the hash table entry is empty.",
    /* CB_ITM_ARL_AGING_CONFIG   */ "ARL aging is automatic. The hardware will automatically delete\nnon-static entries that have been aged out.",
    /* CB_ITM_ARL_AGING_STATUS   */ "The aging status register is used to signal what entries have\nbeen deleted by the aging process when notification is enabled.",
    /* CB_ITM_ARL_CONFIG         */ "SEED0: Indicates which seed is used for hash 0.\nSEED1: Indicates which seed is used for hash 1.\nBASE: The base address of the ARL. Note that the available address space\nis 10240 words. This address space is shared with any\nGeneric Hash Tables (see GHTDT). The base field must be an even number.\nHASH_CLUE_DISABLE: The associated data returned during a source lookup contains\ndestination information that is not used by the IPP. For\nverification purposes we return an indication of where the\nlogic put an entry it learned or we can return the associated\ndata for the source. Set this bit to return the associated\ndata, clear it to return the hash clue.\nAUTO_BASE_DISABLE: Clear to enable auto basing whereby the logic determines ARL and GHT\nbases automatically. The ARL is placed at base=0 and the GHTs are\nplaced at offsets determined by the size of their predecessors.\nThe predecessor of GHT[0] is the ARL and those of GHT[n] are\nGHT[n-1].\nSet to use the base fields provided in ARL_CONFIG and the GHTDT.\nNUM_ENTRIES: The number of entries in the ARL is 2^num_entries. The maximum number\nof entries for the ARLFM is 16K. The valid\nrange for num_entries is [2, 14] all others\ndisable the ARL.\nCOUNTER_MODE: Clear to enable counter clear on read operation. Set to enable\nsubtractive write operations.\n0 - CLEAR_ON_READ\n    Counters are cleared when read.\n1 - SUBTRACTIVE_WRITE\n    Write data value is subtracted from counter when written.\nDELETION_NOTIFY: Set to notify software of a deletion event.\nINSERTION_NOTIFY: Set to notify software of an insertion event.\nDISABLE_LEARNING: Set to disable MAC learning.",
    /* CB_ITM_ARL_ENTRY_COUNT_A  */ "Indexed by 0ocenum ARL_Entry_Counter_e%.\nThis register consists of the single field:",
    /* CB_ITM_ARL_LEARN_COUNT_A  */ "Indexed by 0ocenum ARL_Learn_Counter_e%.\nThis register consists of the single field:",
    /* CB_ITM_ARL_LOCK           */ "BUCKET0: Indicates a bucket that is HW write protected when lock0 is set.\nLOCK0: When set the bucket indicated by the field bucket0 is protected from\nhardware writes.\nBUCKET1: Indicates a bucket that is HW write protected when lock1 is set.\nLOCK1: When set the bucket indicated by the field bucket1 is protected from\nhardware writes.",
    /* CB_ITM_ARL_PFE_RSPA_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to ARL_PFE_RSPA.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_ITM_ARL_PFE_RSPA_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of ARL_PFE_RSPA credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_ITM_ARL_PFE_RSPB_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to ARL_PFE_RSPB.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_ITM_ARL_PFE_RSPB_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of ARL_PFE_RSPB credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_ITM_ARL_PFE_WR_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to ARL_PFE_WR.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_ITM_ARL_PFE_WR_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of ARL_PFE_WR credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_ITM_ARL_SCAN_CONFIG    */ "The ARL Scanner provides pattern based content scan and pattern based\ndeletion services to software. Note that the scanner ignores the\noverflow ARLFM.",
    /* CB_ITM_ARL_SCAN_STATUS    */ "ENTRY: In a read operation the scanner pauses when it reaches an entry that\nmatches the scan key/mask and that entry number is provided in this\nfield.\n<P></P>\nIn count and delete operations the scanner returns the number of\nentries that matched the scan key/mask via this field.\n<P></P>\nIn insert and lookup operations this represents the entry where the\nentry was placed or found (respectively).\nINSERT_OK: Indicates that an insert operation succeeded (if set). Also\nindicates that a lookup operation succeeded.\nREAD_VALID: Indicates that the scanner has found an entry that matches the\nscan key/mask. The entry number is provided in the entry field.\nWhile this bit is asserted, the scanner is paused. The scanner\nresumes when a RESUME command is issued.\nREADY: Indicates that the scanner is ready for a new operation. The scanner\nwill ignore commands initiated when this bit is clear.",
    /* CB_ITM_ARL_SUBMIT_COUNT_A */ "Indexed by 0ocenum ARL_Submit_Counter_e%.\nThis register consists of the single field:",
    /* CB_ITM_ARL_UPDATE_COUNT_A */ "Indexed by 0ocenum ARL_Update_Counter_e%.\nThis register consists of the single field:",
    /* CB_ITM_BIMC_CMD0          */ "DATA: Data field to transmit along BIMC memory chain\nType: rw",
    /* CB_ITM_BIMC_CMD1          */ "ADDR: Data field to transmit\nType: rw\nMEM: Memory number to target. Value is typically greater than 0.\nType: rw\nMEMTYPE: Type field.\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_ITM_BIMC_CMD2          */ "OPCODE: OpCode field instruction for memory.\nType: rw\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nSEND: Write 1 to initiate command transmission of CMD0/1/2 contents to the\nmemories. Otherwise zero this field if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to\nthe memories. Use this to check that SEND has taken place.\nType: w1tc",
    /* CB_ITM_BIMC_DBGCMD0       */ "DATA: Data field received from BIMC memory chain\nData field to transmit\nType: ro",
    /* CB_ITM_BIMC_DBGCMD1       */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_ITM_BIMC_DBGCMD2       */ "OPCODE: OpCode field instruction (should match transmitted value). ,\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_ITM_BIMC_ECCPAR_DEBUG  */ "MEMADDR: Memory id to execute the forced data integrity error\nType: rw\nMEMTYPE: Memory type to force data integrity error\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.\nECCPAR_CORRUPT: Type: rw\nENCODINGS\n2 - FLIP_ONEBIT_READ\n    While asserted, all reads from the memory will have one bit inverted.\n0 - NO_CORRUPTION\n    Normal operation\n1 - FORCE_UNCORRECTABLE_WRITE\n    While asserted, all writes to the memory will have two ECC (or 1 Parity) bits inverted.\n3 - FLIP_TWOBIT_READ\n    While asserted, all reads from the memory will have uncorrectable errors.\n    Two bits inverted on the read side for ECC. Not meant for usage in Parity protected memories.\nECCPAR_DISABLE: Disable ECC or Parity of selected memory. Two bits to allow for separate write/read\ndisable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single\ndisable use Bit[0].\nType: rw\nSEND: Write 1 to initiate command transmission to the memories. Otherwise zero this\nfield if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.\nUse this to check that SEND has taken place.\nType: w1tc\nJABBER_OFF: Disable ECC or Parity error reporting of selected memory(s). Separate bits\nfor disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.\nMemories with single disable use Bit[0].\nType: rw",
    /* CB_ITM_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "CORRECTABLE_ECC: Number of polling events reporting a new correctable ECC error event.\nType: counter, clear on read",
    /* CB_ITM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "UNCORRECTABLE_ECC: Number of polling events reporting a new uncorrectable ECC error event.\nType: counter, clear on read",
    /* CB_ITM_BIMC_GLOBAL_CONFIG */ "SOFT_RESET: Software sets this active high to instigate reset to the BIMC chain slaves.\nUser must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when\ndeasserting reset.\nType: rw\nRESERVE: Type: rw\nBIMC_MEM_INIT_DONE: This bit is set at the conclusion of memory ID assignment which starts after\nreset deassertion.\nType: rw\nMEM_WR_INIT: Write 1 to start the memory content initialization process for internal memories\nsupporting this memory wrapper feature.\nType: rw\nPOLL_ECC_PAR_ERROR: Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling\nof the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified.\nType: rw\nDEBUG_WRITE_EN: When this bit is set bimc_error_detection_cnt can be written.\nType: rw\nPOLL_ECC_PAR_TIMER: Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.\nMax of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC\nframes 2x(2x73) or other commands may not get serviced.\nType: rw",
    /* CB_ITM_BIMC_MEMID         */ "MAX_MEMID: Reports the last/max memid on the BIMC memory chain. Value is typically equivalent\nto the number of memories.\nType: ro",
    /* CB_ITM_BIMC_MONITOR       */ "UNCORRECTABLE_ECC_ERROR: Uncorrectable ECC event occured.\nType: w1tc\nCORRECTABLE_ECC_ERROR: Correctable ECC event occured\nType: w1tc\nPARITY_ERROR: Parity Error event occured.\nType: w1tc\nRESERVE: Type: w1tc\nBIMC_CHAIN_RCV_ERROR: Unrecognized BIMC chain command/data received.\nType: w1tc\nRCV_INVALID_OPCODE: Opcode in received response frame is illegal. Corruption, or\nslave operation error. Read BIMC_RXCMD's.\nType: w1tc\nUNANSWERED_READ: Read command returned without response by any memories. Read\nBIMC_RXCMD's to analyze what read_reg command went unanswered.\nType: w1tc",
    /* CB_ITM_BIMC_MONITOR_MASK  */ "UNCORRECTABLE_ECC_ERROR_ENABLE: Mask for Uncorrectable ECC event\nType: rw\nCORRECTABLE_ECC_ERROR_ENABLE: Mask for Correctable ECC event\nType: rw\nPARITY_ERROR_ENABLE: Mask for Parity error event\nType: rw\nBIMC_CHAIN_RCV_ERROR_ENABLE: Mask unrecognized BIMC chain command/data received. Deassert\nafter 1st complete frame sent following bimc_global_confic.soft_reset deassertion.\nType: rw\nRCV_INVALID_OPCODE: Mask illegal response frame Opcode interrupts.\nType: rw\nUNANSWERED_READ: Mask notification of unanswered read requests.\nType: rw",
    /* CB_ITM_BIMC_PARITY_ERROR_CNT */ "PARITY_ERRORS: Number of polling events reporting a new parity error event.\nType: counter, clear on read",
    /* CB_ITM_BIMC_POLLRSP0      */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_ITM_BIMC_POLLRSP1      */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_ITM_BIMC_POLLRSP2      */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_ITM_BIMC_RXCMD0        */ "DATA: Data field received from BIMC memory chain\nType: ro",
    /* CB_ITM_BIMC_RXCMD1        */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_ITM_BIMC_RXCMD2        */ "OPCODE: OpCode field instruction for memory\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_ITM_BIMC_RXRSP0        */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_ITM_BIMC_RXRSP1        */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_ITM_BIMC_RXRSP2        */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_ITM_CB_ITM_INT_MASKED_STATUS */ "INT_0: When set this indicates that the ARL Entry Deletion Notify event\nINT_1: When set this indicates that the ARL Entry Insertion Notify event\nINT_2: When set this indicates that the GHT instance RSP_WAIT module ARLFM1 Hash1 Response FIFO Overflow\nINT_3: When set this indicates that the GHT instance RSP_WAIT module ARLFM1 Hash0 Response FIFO Overflow\nINT_4: When set this indicates that the GHT instance RSP_WAIT module ARLFM0 Hash1 Response FIFO Overflow\nINT_5: When set this indicates that the GHT instance RSP_WAIT module ARLFM0 Hash0 Response FIFO Overflow\nINT_6: When set this indicates that the GHT instance IPP Interface FIFO Overflow\nINT_7: When set this indicates that the GHT instance Control FIFO Overflow\nINT_8: When set this indicates that the ARL instance RSP_WAIT module ARLFM1 Hash1 Response FIFO Overflow\nINT_9: When set this indicates that the ARL instance RSP_WAIT module ARLFM1 Hash0 Response FIFO Overflow\nINT_10: When set this indicates that the ARL instance RSP_WAIT module ARLFM0 Hash1 Response FIFO Overflow\nINT_11: When set this indicates that the ARL instance RSP_WAIT module ARLFM0 Hash0 Response FIFO Overflow\nINT_12: When set this indicates that the ARL instance IPP Interface FIFO Overflow\nINT_13: When set this indicates that the ARL instance Control FIFO Overflow\nINT_14: When set this indicates that the BMIC Interrupt\nINT_15: When set this indicates that the Scan Operation completion Interrupt",
    /* CB_ITM_CB_ITM_INT_MASK_CONFIG */ "INT_0: When set this indicates that the ARL Entry Deletion Notify event\nINT_1: When set this indicates that the ARL Entry Insertion Notify event\nINT_2: When set this indicates that the GHT instance RSP_WAIT module ARLFM1 Hash1 Response FIFO Overflow\nINT_3: When set this indicates that the GHT instance RSP_WAIT module ARLFM1 Hash0 Response FIFO Overflow\nINT_4: When set this indicates that the GHT instance RSP_WAIT module ARLFM0 Hash1 Response FIFO Overflow\nINT_5: When set this indicates that the GHT instance RSP_WAIT module ARLFM0 Hash0 Response FIFO Overflow\nINT_6: When set this indicates that the GHT instance IPP Interface FIFO Overflow\nINT_7: When set this indicates that the GHT instance Control FIFO Overflow\nINT_8: When set this indicates that the ARL instance RSP_WAIT module ARLFM1 Hash1 Response FIFO Overflow\nINT_9: When set this indicates that the ARL instance RSP_WAIT module ARLFM1 Hash0 Response FIFO Overflow\nINT_10: When set this indicates that the ARL instance RSP_WAIT module ARLFM0 Hash1 Response FIFO Overflow\nINT_11: When set this indicates that the ARL instance RSP_WAIT module ARLFM0 Hash0 Response FIFO Overflow\nINT_12: When set this indicates that the ARL instance IPP Interface FIFO Overflow\nINT_13: When set this indicates that the ARL instance Control FIFO Overflow\nINT_14: When set this indicates that the BMIC Interrupt\nINT_15: When set this indicates that the Scan Operation completion Interrupt",
    /* CB_ITM_CB_ITM_INT_RAW_STATUS */ "INT_0: When set this indicates that the ARL Entry Deletion Notify event\nINT_1: When set this indicates that the ARL Entry Insertion Notify event\nINT_2: When set this indicates that the GHT instance RSP_WAIT module ARLFM1 Hash1 Response FIFO Overflow\nINT_3: When set this indicates that the GHT instance RSP_WAIT module ARLFM1 Hash0 Response FIFO Overflow\nINT_4: When set this indicates that the GHT instance RSP_WAIT module ARLFM0 Hash1 Response FIFO Overflow\nINT_5: When set this indicates that the GHT instance RSP_WAIT module ARLFM0 Hash0 Response FIFO Overflow\nINT_6: When set this indicates that the GHT instance IPP Interface FIFO Overflow\nINT_7: When set this indicates that the GHT instance Control FIFO Overflow\nINT_8: When set this indicates that the ARL instance RSP_WAIT module ARLFM1 Hash1 Response FIFO Overflow\nINT_9: When set this indicates that the ARL instance RSP_WAIT module ARLFM1 Hash0 Response FIFO Overflow\nINT_10: When set this indicates that the ARL instance RSP_WAIT module ARLFM0 Hash1 Response FIFO Overflow\nINT_11: When set this indicates that the ARL instance RSP_WAIT module ARLFM0 Hash0 Response FIFO Overflow\nINT_12: When set this indicates that the ARL instance IPP Interface FIFO Overflow\nINT_13: When set this indicates that the ARL instance Control FIFO Overflow\nINT_14: When set this indicates that the BMIC Interrupt\nINT_15: When set this indicates that the Scan Operation completion Interrupt",
    /* CB_ITM_GHST_IA_CAPABILITY */ "The GHST indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to GHST Config register for descriptions of the indirect\naccess operations.",
    /* CB_ITM_GHST_IA_CONFIG     */ "The GHST indirect access config register is used to initiate\nread/write accesses to the GHST table. The data to be written\nis provided via the GHST_IA_WData register(s). Read\ndata is returned via the GHST_IA_RData register(s).",
    /* CB_ITM_GHST_IA_RDATA_PART0 */ "The Generic Hash Seed Table is used to maintain seeds for multiple\nGHTs. It is important to provide the ability to rehash a GHT without\naffecting other GHTs hence there needs to be enough space to describe\nmultiple seeds for multiple GHTs. The GHST is a pooled and therefore\nallocated resource where hash seeds can be stored by software and\naccessed by the hardware for lookup.",
    /* CB_ITM_GHST_IA_RDATA_PART1 */ "SEED_63_32: Bits 32 thru 63 of a seed.",
    /* CB_ITM_GHST_IA_RDATA_PART2 */ "SEED_95_64: Bits 64 thru 95 of a seed.",
    /* CB_ITM_GHST_IA_RDATA_PART3 */ "SEED_113_96: Bits 96 thru 113 of a seed.",
    /* CB_ITM_GHST_IA_STATUS     */ "The GHST indirect access status register is used to provide\ninformation about GHST indirect accesses.",
    /* CB_ITM_GHST_IA_WDATA_PART0 */ "The Generic Hash Seed Table is used to maintain seeds for multiple\nGHTs. It is important to provide the ability to rehash a GHT without\naffecting other GHTs hence there needs to be enough space to describe\nmultiple seeds for multiple GHTs. The GHST is a pooled and therefore\nallocated resource where hash seeds can be stored by software and\naccessed by the hardware for lookup.",
    /* CB_ITM_GHST_IA_WDATA_PART1 */ "SEED_63_32: Bits 32 thru 63 of a seed.",
    /* CB_ITM_GHST_IA_WDATA_PART2 */ "SEED_95_64: Bits 64 thru 95 of a seed.",
    /* CB_ITM_GHST_IA_WDATA_PART3 */ "SEED_113_96: Bits 96 thru 113 of a seed.",
    /* CB_ITM_GHTDT_IA_CAPABILITY */ "The GHTDT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to GHTDT Config register for descriptions of the indirect\naccess operations.",
    /* CB_ITM_GHTDT_IA_CONFIG    */ "The GHTDT indirect access config register is used to initiate\nread/write accesses to the GHTDT table. The data to be written\nis provided via the GHTDT_IA_WData register(s). Read\ndata is returned via the GHTDT_IA_RData register(s).",
    /* CB_ITM_GHTDT_IA_RDATA_PART0 */ "The Generic Hash Table Descriptor Table is used to describe hash tables\nimplemented by the ITM. </P>\n<P>ARLFMs implement Ethernet forwarding databases. They are specifically\ntuned to this role. They support keys consisting of a 12b Filter ID and\na 48b MAC address. They support learning, automatic aging, pattern\ncontrolled content scan and pattern controlled deletion. We support only\none ARLFM and it is configured by the ARL_CONFIG register (not this\ntable). </P>\n<P>GHTs implement Logical Interface Maps.",
    /* CB_ITM_GHTDT_IA_STATUS    */ "The GHTDT indirect access status register is used to provide\ninformation about GHTDT indirect accesses.",
    /* CB_ITM_GHTDT_IA_WDATA_PART0 */ "The Generic Hash Table Descriptor Table is used to describe hash tables\nimplemented by the ITM. </P>\n<P>ARLFMs implement Ethernet forwarding databases. They are specifically\ntuned to this role. They support keys consisting of a 12b Filter ID and\na 48b MAC address. They support learning, automatic aging, pattern\ncontrolled content scan and pattern controlled deletion. We support only\none ARLFM and it is configured by the ARL_CONFIG register (not this\ntable). </P>\n<P>GHTs implement Logical Interface Maps.",
    /* CB_ITM_GHT_IA_CAPABILITY  */ "The GHT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to GHT Config register for descriptions of the indirect\naccess operations.",
    /* CB_ITM_GHT_IA_CONFIG      */ "The GHT indirect access config register is used to initiate\nread/write accesses to the GHT table. The data to be written\nis provided via the GHT_IA_WData register(s). Read\ndata is returned via the GHT_IA_RData register(s).",
    /* CB_ITM_GHT_IA_RDATA_PART0 */ "Generic Hash Tables are configured via the GHTDT. They may be\nassigned a role in either Logical Interface Mapping or Forward\nMapping. Note that GHT table 8 is reserved - it\nhas no corresponding GHTDT entry to describe it.",
    /* CB_ITM_GHT_IA_RDATA_PART1 */ "KEY_63_32: Bits 32 thru 63 of the key.",
    /* CB_ITM_GHT_IA_RDATA_PART2 */ "KEY_95_64: Bits 64 thru 95 of the key.",
    /* CB_ITM_GHT_IA_RDATA_PART3 */ "Generic Hash Tables support 128b wide entries. An entry contains a valid\nbit, 114b of key and\nto 13b of associated data.\nThere can be up to 8 hash tables.",
    /* CB_ITM_GHT_IA_STATUS      */ "The GHT indirect access status register is used to provide\ninformation about GHT indirect accesses.",
    /* CB_ITM_GHT_IA_WDATA_PART0 */ "Generic Hash Tables are configured via the GHTDT. They may be\nassigned a role in either Logical Interface Mapping or Forward\nMapping. Note that GHT table 8 is reserved - it\nhas no corresponding GHTDT entry to describe it.",
    /* CB_ITM_GHT_IA_WDATA_PART1 */ "KEY_63_32: Bits 32 thru 63 of the key.",
    /* CB_ITM_GHT_IA_WDATA_PART2 */ "KEY_95_64: Bits 64 thru 95 of the key.",
    /* CB_ITM_GHT_IA_WDATA_PART3 */ "Generic Hash Tables support 128b wide entries. An entry contains a valid\nbit, 114b of key and\nto 13b of associated data.\nThere can be up to 8 hash tables.",
    /* CB_ITM_GHT_PFE_RSPA_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to GHT_PFE_RSPA.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_ITM_GHT_PFE_RSPA_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of GHT_PFE_RSPA credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_ITM_GHT_PFE_RSPB_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to GHT_PFE_RSPB.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_ITM_GHT_PFE_RSPB_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of GHT_PFE_RSPB credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_ITM_GHT_PFE_WR_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to GHT_PFE_WR.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_ITM_GHT_PFE_WR_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of GHT_PFE_WR credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_ITM_HASH0_PART0        */ "Defines the hash zero function to be applied in ARL lookup.",
    /* CB_ITM_HASH0_PART1        */ "SEED_MSW: The most significant word of the hash0 seed for the ARLFM.",
    /* CB_ITM_HASH1_PART0        */ "Defines the hash one function to be applied in ARL lookup.",
    /* CB_ITM_HASH1_PART1        */ "SEED_MSW: The most significant word of the hash1 seed for the ARLFM.",
    /* CB_ITM_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_ITM_INT_MASKED_STATUS  */ "AGE_NOTIFY: When set this indicates that the ager has paused because it has\nbeen configured to notify the CP when it is ready to delete an entry.\nINSERT_NOTIFY: When set this indicates that hardware inserted at least one entry\ninto the ARL. No information other than that an insertion has\noccured is conveyed.\nSCAN_ATTN: When set this indicates that the Scan Operation has transitioned\nto the IDLE or the PAUSE state. Transitioning to IDLE is equivalent\nto the operation completing. Transitioning to PAUSE occurs when\na READ_SCAN operation has encountered an entry that the software\nshould reap. Note that sw_ARL_SCAN_CONFIG.scan_cmplt_intr_en must\nbe set for this to occur.\nOFARLFM_SRC_HIT: Indicates if a corresponding OFARLFM entry has been hit in a source\nlookup. Bit n corresponds to OFARLFM[n].\nOFARLFM_DST_HIT: Indicates if a corresponding OFARLFM entry has been hit in a destination\nlookup. Bit n corresponds to OFARLFM[n].\nLIM_OVF: When set this indicates that the LIM interface FIFO overflowed.\nFM_OVF: When set this indicates that the FM interface FIFO overflowed.\nBIMC: When set this indicates that the BIMC Interrupt has been asserted.",
    /* CB_ITM_INT_MASK_CONFIG    */ "AGE_NOTIFY: When set this indicates that the ager has paused because it has\nbeen configured to notify the CP when it is ready to delete an entry.\nINSERT_NOTIFY: When set this indicates that hardware inserted at least one entry\ninto the ARL. No information other than that an insertion has\noccured is conveyed.\nSCAN_ATTN: When set this indicates that the Scan Operation has transitioned\nto the IDLE or the PAUSE state. Transitioning to IDLE is equivalent\nto the operation completing. Transitioning to PAUSE occurs when\na READ_SCAN operation has encountered an entry that the software\nshould reap. Note that sw_ARL_SCAN_CONFIG.scan_cmplt_intr_en must\nbe set for this to occur.\nOFARLFM_SRC_HIT: Indicates if a corresponding OFARLFM entry has been hit in a source\nlookup. Bit n corresponds to OFARLFM[n].\nOFARLFM_DST_HIT: Indicates if a corresponding OFARLFM entry has been hit in a destination\nlookup. Bit n corresponds to OFARLFM[n].\nLIM_OVF: When set this indicates that the LIM interface FIFO overflowed.\nFM_OVF: When set this indicates that the FM interface FIFO overflowed.\nBIMC: When set this indicates that the BIMC Interrupt has been asserted.",
    /* CB_ITM_INT_RAW_STATUS     */ "AGE_NOTIFY: When set this indicates that the ager has paused because it has\nbeen configured to notify the CP when it is ready to delete an entry.\nINSERT_NOTIFY: When set this indicates that hardware inserted at least one entry\ninto the ARL. No information other than that an insertion has\noccured is conveyed.\nSCAN_ATTN: When set this indicates that the Scan Operation has transitioned\nto the IDLE or the PAUSE state. Transitioning to IDLE is equivalent\nto the operation completing. Transitioning to PAUSE occurs when\na READ_SCAN operation has encountered an entry that the software\nshould reap. Note that sw_ARL_SCAN_CONFIG.scan_cmplt_intr_en must\nbe set for this to occur.\nOFARLFM_SRC_HIT: Indicates if a corresponding OFARLFM entry has been hit in a source\nlookup. Bit n corresponds to OFARLFM[n].\nOFARLFM_DST_HIT: Indicates if a corresponding OFARLFM entry has been hit in a destination\nlookup. Bit n corresponds to OFARLFM[n].\nLIM_OVF: When set this indicates that the LIM interface FIFO overflowed.\nFM_OVF: When set this indicates that the FM interface FIFO overflowed.\nBIMC: When set this indicates that the BIMC Interrupt has been asserted.",
    /* CB_ITM_ITM_CONFIG         */ "CMD: For now, supports SW Init only. Always reads as zero.\n0 - SW_NOP\n    Amounts to a NOP.\nffffh - SW_MAXVAL\n    Behaves as a NOP.\n4e48h - SW_INIT\n    Initializes registers to power-on values.",
    /* CB_ITM_N_TYPE_LEARN_CONFIG */ "This table controls aspects of MAC address learning and updating.\nIt is indexed by the low order bits of the SLLIID presented on the FM\ninterface during a source MAC search.\nThese low order bits are the Source Port Group in the case of a PV-type\nSLLIID or the low order bits of the N field in an N-type SLLIID.\n<P> For an N-type SLLIID the values from this table only apply if the\nvalid_for_n_type field in the entry is set otherwise the\nn_type_learn_config register governs the learning and update behaviour.",
    /* CB_ITM_OFARLFM_IA_CAPABILITY */ "The OFARLFM indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to OFARLFM Config register for descriptions of the indirect\naccess operations.",
    /* CB_ITM_OFARLFM_IA_CONFIG  */ "The OFARLFM indirect access config register is used to initiate\nread/write accesses to the OFARLFM table. The data to be written\nis provided via the OFARLFM_IA_WData register(s). Read\ndata is returned via the OFARLFM_IA_RData register(s).",
    /* CB_ITM_OFARLFM_IA_RDATA_PART0 */ "This table contains MAC associations used for forwarding.",
    /* CB_ITM_OFARLFM_IA_RDATA_PART1 */ "MAC_HI: Bits 47 thru 32 of the 48b Ethernet MAC address.\nFID: The Filter Identifier. Used to segregate entries in the ARL.\nFWD_CTRL: Indicates how to forward a frame.\n2 - COPY_TO_CPU\n    Standard forwarding and unconditionally generate an additional\n    copy for the Control Plane.\n1 - DENY_SMAC\n    If this is returned as the result of an SMAC lookup then the\n    frame will be discarded. Note that denying DMACs can be accomplished\n    by setting the dst_type field to DST_IS_INVALID in ARLFM. If this is\n    returned as the result of a DMAC lookup then the frame will be\n    forwarded normally.\n3 - DENY_SMAC_AND_COPY_TO_CPU\n    Deny and unconditionally generate an additional\n    copy for the Control Plane.\n0 - PERMIT\n    Standard forwarding. Allow frame to be forwarded normally.\nUPD_CTRL: Indicates actions to take when station movement is detected.\nWhen this field is UPDATE then the update actions specified by the\nPGLCT have priority. When this field is UPDATE_AND_COPY, COPY or\nDISABLE_UPDATE then the PGLCT update actions are ignored.\n2 - COPY\n    When movement is detected don't update the ARL entry but do copy\n    the frame to the CPU.\n1 - UPDATE_AND_COPY\n    When movement is detected update the ARL entry and copy to the CPU.\n0 - UPDATE\n    When station movement is detected update the ARL entry's associated\n    destination data.\n3 - DISABLE_UPDATE\n    Do not allow ARL entry update.",
    /* CB_ITM_OFARLFM_IA_RDATA_PART2 */ "DST: Destination field. This indicates how to forward a frame. Its precise\nsemantic is determined by the dst_type field.\nHIT: Set by hardware when a lookup hits this entry. Cleared periodically\nby the aging process. If the aging process encounters a valid\nnon-static entry that has the hit bit clear then it marks the entry\nas invalid (aging it out).\nDST_TYPE: Indicates the type of the dst field.\n3 - DST_IS_DPG\n    Indicates that the dst field is a Destination Port Group.\n0 - DST_IS_INVALID\n    If this is returned on a DMAC lookup of the ARLFM then the\n    causal frame will be dropped.\n2 - DST_IS_N\n    Indicates that the dst field is the N field of an N-type LI.\n1 - DST_IS_MULTICAST\n    Indicates that the dst field is a Destination Group Identifier.\nVALID: Indicates the validity of an entry.\n2 - VALID\n    Indicates that this is a valid entry.\n3 - STATIC\n    Indicates that the entry belongs wholly to software, hardware\n    may not age it. Hardware updates the associated data\n    when a station move is detected if and only if upd_ctrl is UPDATE\n    or UPDATE_AND_COPY.\n1 - PENDING\n    Indicates that the hash table entry has been learned by hardware\n    but not sanctioned by software, eligible for aging. Counts as a miss\n    for forwarding purposes but suppresses continued notification of\n    software.\n0 - EMPTY\n    Indicates that the hash table entry is empty.",
    /* CB_ITM_OFARLFM_IA_STATUS  */ "The OFARLFM indirect access status register is used to provide\ninformation about OFARLFM indirect accesses.",
    /* CB_ITM_OFARLFM_IA_WDATA_PART0 */ "This table contains MAC associations used for forwarding.",
    /* CB_ITM_OFARLFM_IA_WDATA_PART1 */ "MAC_HI: Bits 47 thru 32 of the 48b Ethernet MAC address.\nFID: The Filter Identifier. Used to segregate entries in the ARL.\nFWD_CTRL: Indicates how to forward a frame.\n2 - COPY_TO_CPU\n    Standard forwarding and unconditionally generate an additional\n    copy for the Control Plane.\n1 - DENY_SMAC\n    If this is returned as the result of an SMAC lookup then the\n    frame will be discarded. Note that denying DMACs can be accomplished\n    by setting the dst_type field to DST_IS_INVALID in ARLFM. If this is\n    returned as the result of a DMAC lookup then the frame will be\n    forwarded normally.\n3 - DENY_SMAC_AND_COPY_TO_CPU\n    Deny and unconditionally generate an additional\n    copy for the Control Plane.\n0 - PERMIT\n    Standard forwarding. Allow frame to be forwarded normally.\nUPD_CTRL: Indicates actions to take when station movement is detected.\nWhen this field is UPDATE then the update actions specified by the\nPGLCT have priority. When this field is UPDATE_AND_COPY, COPY or\nDISABLE_UPDATE then the PGLCT update actions are ignored.\n2 - COPY\n    When movement is detected don't update the ARL entry but do copy\n    the frame to the CPU.\n1 - UPDATE_AND_COPY\n    When movement is detected update the ARL entry and copy to the CPU.\n0 - UPDATE\n    When station movement is detected update the ARL entry's associated\n    destination data.\n3 - DISABLE_UPDATE\n    Do not allow ARL entry update.",
    /* CB_ITM_OFARLFM_IA_WDATA_PART2 */ "DST: Destination field. This indicates how to forward a frame. Its precise\nsemantic is determined by the dst_type field.\nHIT: Set by hardware when a lookup hits this entry. Cleared periodically\nby the aging process. If the aging process encounters a valid\nnon-static entry that has the hit bit clear then it marks the entry\nas invalid (aging it out).\nDST_TYPE: Indicates the type of the dst field.\n3 - DST_IS_DPG\n    Indicates that the dst field is a Destination Port Group.\n0 - DST_IS_INVALID\n    If this is returned on a DMAC lookup of the ARLFM then the\n    causal frame will be dropped.\n2 - DST_IS_N\n    Indicates that the dst field is the N field of an N-type LI.\n1 - DST_IS_MULTICAST\n    Indicates that the dst field is a Destination Group Identifier.\nVALID: Indicates the validity of an entry.\n2 - VALID\n    Indicates that this is a valid entry.\n3 - STATIC\n    Indicates that the entry belongs wholly to software, hardware\n    may not age it. Hardware updates the associated data\n    when a station move is detected if and only if upd_ctrl is UPDATE\n    or UPDATE_AND_COPY.\n1 - PENDING\n    Indicates that the hash table entry has been learned by hardware\n    but not sanctioned by software, eligible for aging. Counts as a miss\n    for forwarding purposes but suppresses continued notification of\n    software.\n0 - EMPTY\n    Indicates that the hash table entry is empty.",
    /* CB_ITM_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_ITM_PGLCT_IA_CAPABILITY */ "The PGLCT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to PGLCT Config register for descriptions of the indirect\naccess operations.",
    /* CB_ITM_PGLCT_IA_CONFIG    */ "The PGLCT indirect access config register is used to initiate\nread/write accesses to the PGLCT table. The data to be written\nis provided via the PGLCT_IA_WData register(s). Read\ndata is returned via the PGLCT_IA_RData register(s).",
    /* CB_ITM_PGLCT_IA_RDATA_PART0 */ "This table controls aspects of MAC address learning and updating.\nIt is indexed by the low order bits of the SLLIID presented on the FM\ninterface during a source MAC search.\nThese low order bits are the Source Port Group in the case of a PV-type\nSLLIID or the low order bits of the N field in an N-type SLLIID.\n<P> For an N-type SLLIID the values from this table only apply if the\nvalid_for_n_type field in the entry is set otherwise the\nn_type_learn_config register governs the learning and update behaviour.",
    /* CB_ITM_PGLCT_IA_STATUS    */ "The PGLCT indirect access status register is used to provide\ninformation about PGLCT indirect accesses.",
    /* CB_ITM_PGLCT_IA_WDATA_PART0 */ "This table controls aspects of MAC address learning and updating.\nIt is indexed by the low order bits of the SLLIID presented on the FM\ninterface during a source MAC search.\nThese low order bits are the Source Port Group in the case of a PV-type\nSLLIID or the low order bits of the N field in an N-type SLLIID.\n<P> For an N-type SLLIID the values from this table only apply if the\nvalid_for_n_type field in the entry is set otherwise the\nn_type_learn_config register governs the learning and update behaviour.",
    /* CB_ITM_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_ITM_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_PD                     */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_PMI_BIMC_CMD0          */ "DATA: Data field to transmit along BIMC memory chain\nType: rw",
    /* CB_PMI_BIMC_CMD1          */ "ADDR: Data field to transmit\nType: rw\nMEM: Memory number to target. Value is typically greater than 0.\nType: rw\nMEMTYPE: Type field.\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_PMI_BIMC_CMD2          */ "OPCODE: OpCode field instruction for memory.\nType: rw\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nSEND: Write 1 to initiate command transmission of CMD0/1/2 contents to the\nmemories. Otherwise zero this field if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to\nthe memories. Use this to check that SEND has taken place.\nType: w1tc",
    /* CB_PMI_BIMC_DBGCMD0       */ "DATA: Data field received from BIMC memory chain\nData field to transmit\nType: ro",
    /* CB_PMI_BIMC_DBGCMD1       */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_PMI_BIMC_DBGCMD2       */ "OPCODE: OpCode field instruction (should match transmitted value). ,\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_PMI_BIMC_ECCPAR_DEBUG  */ "MEMADDR: Memory id to execute the forced data integrity error\nType: rw\nMEMTYPE: Memory type to force data integrity error\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.\nECCPAR_CORRUPT: Type: rw\nENCODINGS\n2 - FLIP_ONEBIT_READ\n    While asserted, all reads from the memory will have one bit inverted.\n0 - NO_CORRUPTION\n    Normal operation\n1 - FORCE_UNCORRECTABLE_WRITE\n    While asserted, all writes to the memory will have two ECC (or 1 Parity) bits inverted.\n3 - FLIP_TWOBIT_READ\n    While asserted, all reads from the memory will have uncorrectable errors.\n    Two bits inverted on the read side for ECC. Not meant for usage in Parity protected memories.\nECCPAR_DISABLE: Disable ECC or Parity of selected memory. Two bits to allow for separate write/read\ndisable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single\ndisable use Bit[0].\nType: rw\nSEND: Write 1 to initiate command transmission to the memories. Otherwise zero this\nfield if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.\nUse this to check that SEND has taken place.\nType: w1tc\nJABBER_OFF: Disable ECC or Parity error reporting of selected memory(s). Separate bits\nfor disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.\nMemories with single disable use Bit[0].\nType: rw",
    /* CB_PMI_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "CORRECTABLE_ECC: Number of polling events reporting a new correctable ECC error event.\nType: counter, clear on read",
    /* CB_PMI_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "UNCORRECTABLE_ECC: Number of polling events reporting a new uncorrectable ECC error event.\nType: counter, clear on read",
    /* CB_PMI_BIMC_GLOBAL_CONFIG */ "SOFT_RESET: Software sets this active high to instigate reset to the BIMC chain slaves.\nUser must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when\ndeasserting reset.\nType: rw\nRESERVE: Type: rw\nBIMC_MEM_INIT_DONE: This bit is set at the conclusion of memory ID assignment which starts after\nreset deassertion.\nType: rw\nMEM_WR_INIT: Write 1 to start the memory content initialization process for internal memories\nsupporting this memory wrapper feature.\nType: rw\nPOLL_ECC_PAR_ERROR: Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling\nof the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified.\nType: rw\nDEBUG_WRITE_EN: When this bit is set bimc_error_detection_cnt can be written.\nType: rw\nPOLL_ECC_PAR_TIMER: Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.\nMax of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC\nframes 2x(2x73) or other commands may not get serviced.\nType: rw",
    /* CB_PMI_BIMC_MEMID         */ "MAX_MEMID: Reports the last/max memid on the BIMC memory chain. Value is typically equivalent\nto the number of memories.\nType: ro",
    /* CB_PMI_BIMC_MONITOR       */ "UNCORRECTABLE_ECC_ERROR: Uncorrectable ECC event occured.\nType: w1tc\nCORRECTABLE_ECC_ERROR: Correctable ECC event occured\nType: w1tc\nPARITY_ERROR: Parity Error event occured.\nType: w1tc\nRESERVE: Type: w1tc\nBIMC_CHAIN_RCV_ERROR: Unrecognized BIMC chain command/data received.\nType: w1tc\nRCV_INVALID_OPCODE: Opcode in received response frame is illegal. Corruption, or\nslave operation error. Read BIMC_RXCMD's.\nType: w1tc\nUNANSWERED_READ: Read command returned without response by any memories. Read\nBIMC_RXCMD's to analyze what read_reg command went unanswered.\nType: w1tc",
    /* CB_PMI_BIMC_MONITOR_MASK  */ "UNCORRECTABLE_ECC_ERROR_ENABLE: Mask for Uncorrectable ECC event\nType: rw\nCORRECTABLE_ECC_ERROR_ENABLE: Mask for Correctable ECC event\nType: rw\nPARITY_ERROR_ENABLE: Mask for Parity error event\nType: rw\nBIMC_CHAIN_RCV_ERROR_ENABLE: Mask unrecognized BIMC chain command/data received. Deassert\nafter 1st complete frame sent following bimc_global_confic.soft_reset deassertion.\nType: rw\nRCV_INVALID_OPCODE: Mask illegal response frame Opcode interrupts.\nType: rw\nUNANSWERED_READ: Mask notification of unanswered read requests.\nType: rw",
    /* CB_PMI_BIMC_PARITY_ERROR_CNT */ "PARITY_ERRORS: Number of polling events reporting a new parity error event.\nType: counter, clear on read",
    /* CB_PMI_BIMC_POLLRSP0      */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_PMI_BIMC_POLLRSP1      */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_PMI_BIMC_POLLRSP2      */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_PMI_BIMC_RXCMD0        */ "DATA: Data field received from BIMC memory chain\nType: ro",
    /* CB_PMI_BIMC_RXCMD1        */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_PMI_BIMC_RXCMD2        */ "OPCODE: OpCode field instruction for memory\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_PMI_BIMC_RXRSP0        */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_PMI_BIMC_RXRSP1        */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_PMI_BIMC_RXRSP2        */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_PMI_CB_PMI_INT_MASKED_STATUS */ "SHIM_WR_UNF: PMI shim write response fifo underflow\nSHIM_RD_UNF: PMI shim read response fifo underflow\nRMW_UNF: PMI core read-modify-write response fifo underflow\nWR_REQ_UNF: PMI core write request fifo underflow\nRD_REQ_UNF: PMI core read request fifo underflow\nSHIM_WR_OVF: PMI shim write response fifo overflow\nSHIM_RD_OVF: PMI shim read response fifo overflow\nRMW_OVF: PMI core read-modify-write response fifo overflow\nWR_REQ_OVF: PMI core write request fifo overflow\nRD_REQ_OVF: PMI core read request fifo overflow\nRD_PAGE_FAULT: When a read request happens to an unmapped\nphysical address in PMIPAGE TABLE\nWR_PAGE_FAULT: When a write request happens to an unmapped\nphysical address in PMIPAGE TABLE\nBIMC_INT: BIMC Interrupt",
    /* CB_PMI_CB_PMI_INT_MASK_CONFIG */ "SHIM_WR_UNF: PMI shim write response fifo underflow\nSHIM_RD_UNF: PMI shim read response fifo underflow\nRMW_UNF: PMI core read-modify-write response fifo underflow\nWR_REQ_UNF: PMI core write request fifo underflow\nRD_REQ_UNF: PMI core read request fifo underflow\nSHIM_WR_OVF: PMI shim write response fifo overflow\nSHIM_RD_OVF: PMI shim read response fifo overflow\nRMW_OVF: PMI core read-modify-write response fifo overflow\nWR_REQ_OVF: PMI core write request fifo overflow\nRD_REQ_OVF: PMI core read request fifo overflow\nRD_PAGE_FAULT: When a read request happens to an unmapped\nphysical address in PMIPAGE TABLE\nWR_PAGE_FAULT: When a write request happens to an unmapped\nphysical address in PMIPAGE TABLE\nBIMC_INT: BIMC Interrupt",
    /* CB_PMI_CB_PMI_INT_RAW_STATUS */ "SHIM_WR_UNF: PMI shim write response fifo underflow\nSHIM_RD_UNF: PMI shim read response fifo underflow\nRMW_UNF: PMI core read-modify-write response fifo underflow\nWR_REQ_UNF: PMI core write request fifo underflow\nRD_REQ_UNF: PMI core read request fifo underflow\nSHIM_WR_OVF: PMI shim write response fifo overflow\nSHIM_RD_OVF: PMI shim read response fifo overflow\nRMW_OVF: PMI core read-modify-write response fifo overflow\nWR_REQ_OVF: PMI core write request fifo overflow\nRD_REQ_OVF: PMI core read request fifo overflow\nRD_PAGE_FAULT: When a read request happens to an unmapped\nphysical address in PMIPAGE TABLE\nWR_PAGE_FAULT: When a write request happens to an unmapped\nphysical address in PMIPAGE TABLE\nBIMC_INT: BIMC Interrupt",
    /* CB_PMI_CMMRD_CM_CONFIG    */ "CREDIT_LIMIT: Configures the amount of credit made available to CMMRD.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_PMI_CMMRD_CM_STATUS    */ "CREDIT_ISSUED: Indicates the number of CMMRD credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_PMI_CMMWR_CM_CONFIG    */ "CREDIT_LIMIT: Configures the amount of credit made available to CMMWR.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_PMI_CMMWR_CM_STATUS    */ "CREDIT_ISSUED: Indicates the number of CMMWR credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_PMI_EARLY_WRITE_RESP   */ "EARLY_WRITE_RESP: Early Write Response to write requests\nThis register needs to be configured before 'ready'\nbit of PMIPAGE_CONTROL register is set. Note: it is\ninvalid to set/unset early write reponse after the\nsoftware initial configuration has happened",
    /* CB_PMI_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_PMI_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_PMI_PMIPAGE_CONTROL    */ "HW_INIT_ENABLE: 0: disables hardware initialization; 1: enables hardware initialization;\nREADY: 0: PMI will be in reset state for software to initialize registers;\n1: software will leave software init state\nNote: if hardware initialization is chosen in this phase then\nsoftware has to wait until the hardware initialization completed -\nwhen 'PMIPAGE_STATUS.hw_init_done' bit is high; if hardware initialization\nis not chosen then PMI is ready to receive AXI transactions once the\nready is activated (informing the hardware that software configuration)\nhas completed\nNote: Choose PMI assoctiated hardware initialization registers instead of\nindirect access hardware incremental initialization",
    /* CB_PMI_PMIPAGE_HW_INIT_END_ADDR */ "PMIPAGE_HW_INIT_END_ADDR: PMI table end address upto which PMIPAGE will allocate for\npartitioning physical memory pages for PMI; 32 pages is default\nwhich accounts for a maximum default allocation of 512 16B rows\nor 8KB of physical memory.\nNote: end address cannot be less than start address",
    /* CB_PMI_PMIPAGE_HW_INIT_START_ADDR */ "PMIPAGE_HW_INIT_START_ADDR: PMI table start address from which PMIPAGE will allocate for\npartitioning physical memory pages for PMI\nNote: start address cannot be greater than end address",
    /* CB_PMI_PMIPAGE_HW_INIT_START_PAGE */ "PMIPAGE_HW_INIT_START_PAGE: Starting physical address value to be written;\nThe initialization will happen incrementally starting with this\nphysical address as the base",
    /* CB_PMI_PMIPAGE_IA_CAPABILITY */ "The PMIPAGE indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to PMIPAGE Config register for descriptions of the indirect\naccess operations.",
    /* CB_PMI_PMIPAGE_IA_CONFIG  */ "The PMIPAGE indirect access config register is used to initiate\nread/write accesses to the PMIPAGE table. The data to be written\nis provided via the PMIPAGE_IA_WData register(s). Read\ndata is returned via the PMIPAGE_IA_RData register(s).",
    /* CB_PMI_PMIPAGE_IA_RDATA_PART0 */ "The PMI Page Table is indexed by logical page number and\nreturns a physical page number to be used in accessing the CMM. A\nlogical 16B word address consists of a 13b\npage number and a 4b page offset. This 4608 entry table\nprovides up to 1152KB of logical\naddress space to the PMI. Note that a value of zero returned\nfor phypagevld field of the page table means no physical\npage has been mapped to the logical page.",
    /* CB_PMI_PMIPAGE_IA_STATUS  */ "The PMIPAGE indirect access status register is used to provide\ninformation about PMIPAGE indirect accesses.",
    /* CB_PMI_PMIPAGE_IA_WDATA_PART0 */ "The PMI Page Table is indexed by logical page number and\nreturns a physical page number to be used in accessing the CMM. A\nlogical 16B word address consists of a 13b\npage number and a 4b page offset. This 4608 entry table\nprovides up to 1152KB of logical\naddress space to the PMI. Note that a value of zero returned\nfor phypagevld field of the page table means no physical\npage has been mapped to the logical page.",
    /* CB_PMI_PMIPAGE_STATUS     */ "HW_INIT_DONE: This status bit indicates that harware initialization has completed\nand PMI is ready to accept AXI transactions",
    /* CB_PMI_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_PMI_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_PQM_ADMCTRLCFG         */ "PG_DISABLE: Each bit corresponds to admission control config for\nthe corresponding port group. Bit 0 indicates the admission\nconfig for Port group 0, bit 1 for port group 1 and so on.\nIf not set (enabled), indicates that the admission config is enabled.\nThis will result in admission\nchecks that can result in enqueues being dropped due to\ndrop threshold. If set (disabled), no checks will be performed.",
    /* CB_PQM_ADMDEFQ_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to ADMDEFQ.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_PQM_ADMDEFQ_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of ADMDEFQ credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_PQM_ADMDISTR_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to ADMDISTR.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_PQM_ADMDISTR_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of ADMDISTR credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_PQM_ADM_DEQ_COUNT_A    */ "Indexed by 0ocenum ADM_DEQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_ADM_ENQ_COUNT_A    */ "Indexed by 0ocenum ADMENQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_ADM_THRSH_DROP_COUNT_A */ "Indexed by 0ocenum ADM_TDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_ADM_WRED_DROP_COUNT_A */ "Indexed by 0ocenum ADM_WDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_APT_IA_CAPABILITY  */ "The APT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to APT Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_APT_IA_CONFIG      */ "The APT indirect access config register is used to initiate\nread/write accesses to the APT table. The data to be written\nis provided via the APT_IA_WData register(s). Read\ndata is returned via the APT_IA_RData register(s).",
    /* CB_PQM_APT_IA_RDATA_PART0 */ "This table is indexed by the concatenation of a frames DP with its\nQueue Domain (QD) and selected Admission Profile (i.e. {DP, QD, AP}).\nIt contains parameters that govern admission of a packet.\nA frame selects admission parameters from this table based on its drop\nprecedence, queue domain and admission profile.",
    /* CB_PQM_APT_IA_RDATA_PART1 */ "WRED_M: This represents a slope parameter (m) for WRED. Together with\nan intercept parameter (c) this defines the 'drop probability' for\na WRED eligible frame as min((2**20)-1, max(0, (2**s)*(m*x+c)) where\nx is the Exponential Weighted Moving Average (EWMA) of the queue\ndomain's occupancy and s is a scaling factor (from the WRED Parameter\nTable - WPT).\n</P><P>\nThe occupancy EWMA is calculated per queue domain periodically as\nx[i] = (1-2**-g)*x[i-1] + (2**-g)*o where i is the iteration, o is the\ninstantaneous queue domain occupancy and g is a gain parameter\n(from WPT above). Since o can be shifted right by up to 7 bits\n(all that can be represented by WPT.g) then that many fractional\nbits are required in the EWMA calculation and are thus required in\nthe state variable x relative to o. Since o is maintained in units\nof buffer pages, x will have 20b resolution.\n</P><P>\nThe first term in the mx+c calculation for drop probability shall\nnot exceed 28b of resolution as m is constrained to just 8b in this\nmap. The second term (c) is constrained to 21b where the msb is a\nsign-bit as described below. Thus the result of the entire\ncalculation cannot exceed 29b.\n</P><P>\nNote that the default of m=0 and c=0 amounts to WRED being\ndisabled.",
    /* CB_PQM_APT_IA_RDATA_PART2 */ "WRED_C: This represents a WRED intercept parameter (c) which is used\nwith the slope parameter in the manner described above. Note that\nthe intercept parameter is a signed number and must be\nsign-extended for addition. Note also that the actual intercept\nused in the linear calculation above shall be this value shifted\nleft by 7 bits.",
    /* CB_PQM_APT_IA_STATUS      */ "The APT indirect access status register is used to provide\ninformation about APT indirect accesses.",
    /* CB_PQM_APT_IA_WDATA_PART0 */ "This table is indexed by the concatenation of a frames DP with its\nQueue Domain (QD) and selected Admission Profile (i.e. {DP, QD, AP}).\nIt contains parameters that govern admission of a packet.\nA frame selects admission parameters from this table based on its drop\nprecedence, queue domain and admission profile.",
    /* CB_PQM_APT_IA_WDATA_PART1 */ "WRED_M: This represents a slope parameter (m) for WRED. Together with\nan intercept parameter (c) this defines the 'drop probability' for\na WRED eligible frame as min((2**20)-1, max(0, (2**s)*(m*x+c)) where\nx is the Exponential Weighted Moving Average (EWMA) of the queue\ndomain's occupancy and s is a scaling factor (from the WRED Parameter\nTable - WPT).\n</P><P>\nThe occupancy EWMA is calculated per queue domain periodically as\nx[i] = (1-2**-g)*x[i-1] + (2**-g)*o where i is the iteration, o is the\ninstantaneous queue domain occupancy and g is a gain parameter\n(from WPT above). Since o can be shifted right by up to 7 bits\n(all that can be represented by WPT.g) then that many fractional\nbits are required in the EWMA calculation and are thus required in\nthe state variable x relative to o. Since o is maintained in units\nof buffer pages, x will have 20b resolution.\n</P><P>\nThe first term in the mx+c calculation for drop probability shall\nnot exceed 28b of resolution as m is constrained to just 8b in this\nmap. The second term (c) is constrained to 21b where the msb is a\nsign-bit as described below. Thus the result of the entire\ncalculation cannot exceed 29b.\n</P><P>\nNote that the default of m=0 and c=0 amounts to WRED being\ndisabled.",
    /* CB_PQM_APT_IA_WDATA_PART2 */ "WRED_C: This represents a WRED intercept parameter (c) which is used\nwith the slope parameter in the manner described above. Note that\nthe intercept parameter is a signed number and must be\nsign-extended for addition. Note also that the actual intercept\nused in the linear calculation above shall be this value shifted\nleft by 7 bits.",
    /* CB_PQM_BIMC_CMD0          */ "DATA: Data field to transmit along BIMC memory chain\nType: rw",
    /* CB_PQM_BIMC_CMD1          */ "ADDR: Data field to transmit\nType: rw\nMEM: Memory number to target. Value is typically greater than 0.\nType: rw\nMEMTYPE: Type field.\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_PQM_BIMC_CMD2          */ "OPCODE: OpCode field instruction for memory.\nType: rw\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nSEND: Write 1 to initiate command transmission of CMD0/1/2 contents to the\nmemories. Otherwise zero this field if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to\nthe memories. Use this to check that SEND has taken place.\nType: w1tc",
    /* CB_PQM_BIMC_DBGCMD0       */ "DATA: Data field received from BIMC memory chain\nData field to transmit\nType: ro",
    /* CB_PQM_BIMC_DBGCMD1       */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_PQM_BIMC_DBGCMD2       */ "OPCODE: OpCode field instruction (should match transmitted value). ,\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_PQM_BIMC_ECCPAR_DEBUG  */ "MEMADDR: Memory id to execute the forced data integrity error\nType: rw\nMEMTYPE: Memory type to force data integrity error\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.\nECCPAR_CORRUPT: Type: rw\nENCODINGS\n2 - FLIP_ONEBIT_READ\n    While asserted, all reads from the memory will have one bit inverted.\n0 - NO_CORRUPTION\n    Normal operation\n1 - FORCE_UNCORRECTABLE_WRITE\n    While asserted, all writes to the memory will have two ECC (or 1 Parity) bits inverted.\n3 - FLIP_TWOBIT_READ\n    While asserted, all reads from the memory will have uncorrectable errors.\n    Two bits inverted on the read side for ECC. Not meant for usage in Parity protected memories.\nECCPAR_DISABLE: Disable ECC or Parity of selected memory. Two bits to allow for separate write/read\ndisable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single\ndisable use Bit[0].\nType: rw\nSEND: Write 1 to initiate command transmission to the memories. Otherwise zero this\nfield if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.\nUse this to check that SEND has taken place.\nType: w1tc\nJABBER_OFF: Disable ECC or Parity error reporting of selected memory(s). Separate bits\nfor disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.\nMemories with single disable use Bit[0].\nType: rw",
    /* CB_PQM_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "CORRECTABLE_ECC: Number of polling events reporting a new correctable ECC error event.\nType: counter, clear on read",
    /* CB_PQM_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "UNCORRECTABLE_ECC: Number of polling events reporting a new uncorrectable ECC error event.\nType: counter, clear on read",
    /* CB_PQM_BIMC_GLOBAL_CONFIG */ "SOFT_RESET: Software sets this active high to instigate reset to the BIMC chain slaves.\nUser must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when\ndeasserting reset.\nType: rw\nRESERVE: Type: rw\nBIMC_MEM_INIT_DONE: This bit is set at the conclusion of memory ID assignment which starts after\nreset deassertion.\nType: rw\nMEM_WR_INIT: Write 1 to start the memory content initialization process for internal memories\nsupporting this memory wrapper feature.\nType: rw\nPOLL_ECC_PAR_ERROR: Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling\nof the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified.\nType: rw\nDEBUG_WRITE_EN: When this bit is set bimc_error_detection_cnt can be written.\nType: rw\nPOLL_ECC_PAR_TIMER: Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.\nMax of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC\nframes 2x(2x73) or other commands may not get serviced.\nType: rw",
    /* CB_PQM_BIMC_MEMID         */ "MAX_MEMID: Reports the last/max memid on the BIMC memory chain. Value is typically equivalent\nto the number of memories.\nType: ro",
    /* CB_PQM_BIMC_MONITOR       */ "UNCORRECTABLE_ECC_ERROR: Uncorrectable ECC event occured.\nType: w1tc\nCORRECTABLE_ECC_ERROR: Correctable ECC event occured\nType: w1tc\nPARITY_ERROR: Parity Error event occured.\nType: w1tc\nRESERVE: Type: w1tc\nBIMC_CHAIN_RCV_ERROR: Unrecognized BIMC chain command/data received.\nType: w1tc\nRCV_INVALID_OPCODE: Opcode in received response frame is illegal. Corruption, or\nslave operation error. Read BIMC_RXCMD's.\nType: w1tc\nUNANSWERED_READ: Read command returned without response by any memories. Read\nBIMC_RXCMD's to analyze what read_reg command went unanswered.\nType: w1tc",
    /* CB_PQM_BIMC_MONITOR_MASK  */ "UNCORRECTABLE_ECC_ERROR_ENABLE: Mask for Uncorrectable ECC event\nType: rw\nCORRECTABLE_ECC_ERROR_ENABLE: Mask for Correctable ECC event\nType: rw\nPARITY_ERROR_ENABLE: Mask for Parity error event\nType: rw\nBIMC_CHAIN_RCV_ERROR_ENABLE: Mask unrecognized BIMC chain command/data received. Deassert\nafter 1st complete frame sent following bimc_global_confic.soft_reset deassertion.\nType: rw\nRCV_INVALID_OPCODE: Mask illegal response frame Opcode interrupts.\nType: rw\nUNANSWERED_READ: Mask notification of unanswered read requests.\nType: rw",
    /* CB_PQM_BIMC_PARITY_ERROR_CNT */ "PARITY_ERRORS: Number of polling events reporting a new parity error event.\nType: counter, clear on read",
    /* CB_PQM_BIMC_POLLRSP0      */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_PQM_BIMC_POLLRSP1      */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_PQM_BIMC_POLLRSP2      */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_PQM_BIMC_RXCMD0        */ "DATA: Data field received from BIMC memory chain\nType: ro",
    /* CB_PQM_BIMC_RXCMD1        */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_PQM_BIMC_RXCMD2        */ "OPCODE: OpCode field instruction for memory\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_PQM_BIMC_RXRSP0        */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_PQM_BIMC_RXRSP1        */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_PQM_BIMC_RXRSP2        */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_PQM_BMURCNT_CM_CONFIG  */ "CREDIT_LIMIT: Configures the amount of credit made available to BMURCNT.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_PQM_BMURCNT_CM_STATUS  */ "CREDIT_ISSUED: Indicates the number of BMURCNT credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_PQM_BUCKET_IA_CAPABILITY */ "The BUCKET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_PQM_BUCKET_IA_CONFIG   */ "The BUCKET indirect access config register is used to initiate\nread/write accesses to the BUCKET table. The data to be written\nis provided via the BUCKET_IA_WData register(s). Read\ndata is returned via the BUCKET_IA_RData register(s).",
    /* CB_PQM_BUCKET_IA_RDATA_PART0 */ "Contents of Meter Excess Bucket",
    /* CB_PQM_BUCKET_IA_RDATA_PART1 */ "Contents of Meter Committed Bucket",
    /* CB_PQM_BUCKET_IA_STATUS   */ "The BUCKET indirect access status register is used to provide\ninformation about BUCKET indirect accesses.",
    /* CB_PQM_BUCKET_IA_WDATA_PART0 */ "Contents of Meter Excess Bucket",
    /* CB_PQM_BUCKET_IA_WDATA_PART1 */ "Contents of Meter Committed Bucket",
    /* CB_PQM_CASCADE            */ "PPFOV: This fanout vector indicates which ports are being used for cascade.\nIt is used to prevent a packet that has been delivered via a cascade\nport from being returned to that port.\nLSPGID: Local Source Port Group for the Cascade port\nENABLE: Cascade Enable",
    /* CB_PQM_CB_PQM_INT_MASKED_STATUS */ "ADM_FIFO_FULL: 'Indicates the admit fifo that stores the enqueues coming '\n'from the IPP was written when full. '\n'Indicates problem with the credit based flow control to IPP from PQM.'\nDEFQ_DQM_FULL: 'DQM can take as many as 4608 BIDs at any time. If this is '\n'asserted indicates more than 4608 BIDs were generated in the BMU.'\nSVT_CFG_ERR: 'Squelch Vector Table configuration Error. Indicates the SVT did '\n'not have any port groups set for a particular LAG.'\nMTR_BKTE_RAILED: 'Indicates the trap meter bkt_c has railed.'\nMTR_BKTC_RAILED: 'Indicates the trap meter bkt_c has railed.'\nMTR_ERR_FIFO_OVF: 'Indicates the trap meter REQUEST FIFO has overflowed.'\nBIMC_INTERRUPT: 'BIMC Interrupt from the BIMC Master.'\nMMGR_FIFOS_FULL: 'Indicates one of the 128 MMGR fifos was written to when FULL.'\nDISTR_FULL: 'Indicates the main distributor fifo was written to when FULL.'\nINT_RSVD: 'Not used now - for future use.'\nDEFQ3_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ2_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ1_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ0_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ_DISTR_FULL: 'Indicates the fifo in the distributor for defq entries was written'\n' to when FULL.'\nADM_DISTR_FULL: 'Indicates the fifo in the distributor for admission entries was'\n' written to when FULL.'\nADM_DEFQ_FULL: 'Indicates the fifo in the defq for entries to DQM was written to'\n' when FULL.'",
    /* CB_PQM_CB_PQM_INT_MASK_CONFIG */ "ADM_FIFO_FULL: 'Indicates the admit fifo that stores the enqueues coming '\n'from the IPP was written when full. '\n'Indicates problem with the credit based flow control to IPP from PQM.'\nDEFQ_DQM_FULL: 'DQM can take as many as 4608 BIDs at any time. If this is '\n'asserted indicates more than 4608 BIDs were generated in the BMU.'\nSVT_CFG_ERR: 'Squelch Vector Table configuration Error. Indicates the SVT did '\n'not have any port groups set for a particular LAG.'\nMTR_BKTE_RAILED: 'Indicates the trap meter bkt_c has railed.'\nMTR_BKTC_RAILED: 'Indicates the trap meter bkt_c has railed.'\nMTR_ERR_FIFO_OVF: 'Indicates the trap meter REQUEST FIFO has overflowed.'\nBIMC_INTERRUPT: 'BIMC Interrupt from the BIMC Master.'\nMMGR_FIFOS_FULL: 'Indicates one of the 128 MMGR fifos was written to when FULL.'\nDISTR_FULL: 'Indicates the main distributor fifo was written to when FULL.'\nINT_RSVD: 'Not used now - for future use.'\nDEFQ3_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ2_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ1_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ0_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ_DISTR_FULL: 'Indicates the fifo in the distributor for defq entries was written'\n' to when FULL.'\nADM_DISTR_FULL: 'Indicates the fifo in the distributor for admission entries was'\n' written to when FULL.'\nADM_DEFQ_FULL: 'Indicates the fifo in the defq for entries to DQM was written to'\n' when FULL.'",
    /* CB_PQM_CB_PQM_INT_RAW_STATUS */ "ADM_FIFO_FULL: 'Indicates the admit fifo that stores the enqueues coming '\n'from the IPP was written when full. '\n'Indicates problem with the credit based flow control to IPP from PQM.'\nDEFQ_DQM_FULL: 'DQM can take as many as 4608 BIDs at any time. If this is '\n'asserted indicates more than 4608 BIDs were generated in the BMU.'\nSVT_CFG_ERR: 'Squelch Vector Table configuration Error. Indicates the SVT did '\n'not have any port groups set for a particular LAG.'\nMTR_BKTE_RAILED: 'Indicates the trap meter bkt_c has railed.'\nMTR_BKTC_RAILED: 'Indicates the trap meter bkt_c has railed.'\nMTR_ERR_FIFO_OVF: 'Indicates the trap meter REQUEST FIFO has overflowed.'\nBIMC_INTERRUPT: 'BIMC Interrupt from the BIMC Master.'\nMMGR_FIFOS_FULL: 'Indicates one of the 128 MMGR fifos was written to when FULL.'\nDISTR_FULL: 'Indicates the main distributor fifo was written to when FULL.'\nINT_RSVD: 'Not used now - for future use.'\nDEFQ3_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ2_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ1_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ0_DISTR_FULL: 'Indicates the 3 deep defq fifo for entires from DQM was written to'\n' when FULL.'\nDEFQ_DISTR_FULL: 'Indicates the fifo in the distributor for defq entries was written'\n' to when FULL.'\nADM_DISTR_FULL: 'Indicates the fifo in the distributor for admission entries was'\n' written to when FULL.'\nADM_DEFQ_FULL: 'Indicates the fifo in the defq for entries to DQM was written to'\n' when FULL.'",
    /* CB_PQM_CUTTHRULEN         */ "LEN: This is the length in bytes to be used for Admission Control,\nScheduling decision (to PQS) and frame information to EPP\nfor cut thru frames. Please note that this length should\nbe at-least 64 bytes.",
    /* CB_PQM_DEFQDISTR_CM_CONFIG */ "CREDIT_LIMIT: Configures the amount of credit made available to DEFQDISTR.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_PQM_DEFQDISTR_CM_STATUS */ "CREDIT_ISSUED: Indicates the number of DEFQDISTR credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_PQM_DGT_IA_CAPABILITY  */ "The DGT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to DGT Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_DGT_IA_CONFIG      */ "The DGT indirect access config register is used to initiate\nread/write accesses to the DGT table. The data to be written\nis provided via the DGT_IA_WData register(s). Read\ndata is returned via the DGT_IA_RData register(s).",
    /* CB_PQM_DGT_IA_RDATA_PART0 */ "This table is indexed by the Destination Group ID (DGID).\nIt contains information used to multicast a frame.",
    /* CB_PQM_DGT_IA_RDATA_PART1 */ "PGFOV: The number of entries in the target array is determined by the\nnumber of ones in the pgfov field. The entries in the array are\nidentified relative to the DPG at which a particular frame is\negressing from. It determines how to distribute a frame to\nmultiple egress queues.\nIt is used to enable an efficient representation of the set of\nDestination Logical Interfaces.",
    /* CB_PQM_DGT_IA_STATUS      */ "The DGT indirect access status register is used to provide\ninformation about DGT indirect accesses.",
    /* CB_PQM_DGT_IA_WDATA_PART0 */ "This table is indexed by the Destination Group ID (DGID).\nIt contains information used to multicast a frame.",
    /* CB_PQM_DGT_IA_WDATA_PART1 */ "PGFOV: The number of entries in the target array is determined by the\nnumber of ones in the pgfov field. The entries in the array are\nidentified relative to the DPG at which a particular frame is\negressing from. It determines how to distribute a frame to\nmultiple egress queues.\nIt is used to enable an efficient representation of the set of\nDestination Logical Interfaces.",
    /* CB_PQM_DISTR_CM_CONFIG    */ "CREDIT_LIMIT: Configures the amount of credit made available to DISTR.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_PQM_DISTR_CM_STATUS    */ "CREDIT_ISSUED: Indicates the number of DISTR credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_PQM_DLAGEN             */ "Two changes for distributed lag; prune both SLLIID.PG as well\nas local spgid from fanout.\nUse the LLIID.PG instead of the local spgid for knockout\nalso use the LILT DLLID.PG instead of PG for constructing DLIID.",
    /* CB_PQM_DLI2LDPG_IA_CAPABILITY */ "The DLI2LDPG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to DLI2LDPG Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_DLI2LDPG_IA_CONFIG */ "The DLI2LDPG indirect access config register is used to initiate\nread/write accesses to the DLI2LDPG table. The data to be written\nis provided via the DLI2LDPG_IA_WData register(s). Read\ndata is returned via the DLI2LDPG_IA_RData register(s).",
    /* CB_PQM_DLI2LDPG_IA_RDATA_PART0 */ "This has the destination port group IDs for Unicast packets.\nWhen a frame is destined to a single Destination Logical Interface\n(DLI) we need to be able to translate the DLI into a Destination\nLocal Port Group (DPG) so that we may queue the frame to the appropriate\noutput port(s). In the case of a PV-Type DLI the DPG is derived\ndirectly from DLIID.PG. In the case of an N-Type DLI we need to\ntranslate DLIID.N to a LDPG. This table enables this\ntranslation. It is indexed by DLIID.N and returns a LDPGID.",
    /* CB_PQM_DLI2LDPG_IA_STATUS */ "The DLI2LDPG indirect access status register is used to provide\ninformation about DLI2LDPG indirect accesses.",
    /* CB_PQM_DLI2LDPG_IA_WDATA_PART0 */ "This has the destination port group IDs for Unicast packets.\nWhen a frame is destined to a single Destination Logical Interface\n(DLI) we need to be able to translate the DLI into a Destination\nLocal Port Group (DPG) so that we may queue the frame to the appropriate\noutput port(s). In the case of a PV-Type DLI the DPG is derived\ndirectly from DLIID.PG. In the case of an N-Type DLI we need to\ntranslate DLIID.N to a LDPG. This table enables this\ntranslation. It is indexed by DLIID.N and returns a LDPGID.",
    /* CB_PQM_DLIDROP_COUNT_A    */ "Indexed by 0ocenum DLIDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_DPDROP_COUNT_A     */ "Indexed by 0ocenum DPDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_DQM_WM01_STAT      */ "Indicates the max utilization of the DQM bank 0 and 1",
    /* CB_PQM_DQM_WM23_STAT      */ "Indicates the max utilization of the DQM bank 2 and 3",
    /* CB_PQM_EEECFG_IA_CAPABILITY */ "The EEECFG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to EEECFG Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_EEECFG_IA_CONFIG   */ "The EEECFG indirect access config register is used to initiate\nread/write accesses to the EEECFG table. The data to be written\nis provided via the EEECFG_IA_WData register(s). Read\ndata is returned via the EEECFG_IA_RData register(s).",
    /* CB_PQM_EEECFG_IA_RDATA_PART0 */ "Each port group has a configurable threshold that will be used to\ndetermine if the port has to be in the low power mode. It also has\na configurable timer that determines how often the refresh cycle is.",
    /* CB_PQM_EEECFG_IA_STATUS   */ "The EEECFG indirect access status register is used to provide\ninformation about EEECFG indirect accesses.",
    /* CB_PQM_EEECFG_IA_WDATA_PART0 */ "Each port group has a configurable threshold that will be used to\ndetermine if the port has to be in the low power mode. It also has\na configurable timer that determines how often the refresh cycle is.",
    /* CB_PQM_ESTGET_IA_CAPABILITY */ "The ESTGET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to ESTGET Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_ESTGET_IA_CONFIG   */ "The ESTGET indirect access config register is used to initiate\nread/write accesses to the ESTGET table. The data to be written\nis provided via the ESTGET_IA_WData register(s). Read\ndata is returned via the ESTGET_IA_RData register(s).",
    /* CB_PQM_ESTGET_IA_RDATA_PART0 */ "The ESTGET is indexed by a Spanning Tree Group Identifier (STGID) which\nis derived from the VSIT. The table returns a port group bit map which\nis used to control transmission on a particular port group. Note that\nthe bitmap applies to <B>Global</B> Port Groups.",
    /* CB_PQM_ESTGET_IA_STATUS   */ "The ESTGET indirect access status register is used to provide\ninformation about ESTGET indirect accesses.",
    /* CB_PQM_ESTGET_IA_WDATA_PART0 */ "The ESTGET is indexed by a Spanning Tree Group Identifier (STGID) which\nis derived from the VSIT. The table returns a port group bit map which\nis used to control transmission on a particular port group. Note that\nthe bitmap applies to <B>Global</B> Port Groups.",
    /* CB_PQM_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_PQM_LILT_IA_CAPABILITY */ "The LILT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to LILT Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_LILT_IA_CONFIG     */ "The LILT indirect access config register is used to initiate\nread/write accesses to the LILT table. The data to be written\nis provided via the LILT_IA_WData register(s). Read\ndata is returned via the LILT_IA_RData register(s).",
    /* CB_PQM_LILT_IA_RDATA_PART0 */ "This is the Logical Interface Lookup Table. The DLIIDs to be forwarded\nto the EPP are stored in this table for multicast groups.",
    /* CB_PQM_LILT_IA_STATUS     */ "The LILT indirect access status register is used to provide\ninformation about LILT indirect accesses.",
    /* CB_PQM_LILT_IA_WDATA_PART0 */ "This is the Logical Interface Lookup Table. The DLIIDs to be forwarded\nto the EPP are stored in this table for multicast groups.",
    /* CB_PQM_LITET_IA_CAPABILITY */ "The LITET indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to LITET Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_LITET_IA_CONFIG    */ "The LITET indirect access config register is used to initiate\nread/write accesses to the LITET table. The data to be written\nis provided via the LITET_IA_WData register(s). Read\ndata is returned via the LITET_IA_RData register(s).",
    /* CB_PQM_LITET_IA_RDATA_PART0 */ "This table is indexed by DLIID.N and returns a single bit\nindicating that transmits are enabled on the DLI.",
    /* CB_PQM_LITET_IA_STATUS    */ "The LITET indirect access status register is used to provide\ninformation about LITET indirect accesses.",
    /* CB_PQM_LITET_IA_WDATA_PART0 */ "This table is indexed by DLIID.N and returns a single bit\nindicating that transmits are enabled on the DLI.",
    /* CB_PQM_LPG2AP_IA_CAPABILITY */ "The LPG2AP indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to LPG2AP Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_LPG2AP_IA_CONFIG   */ "The LPG2AP indirect access config register is used to initiate\nread/write accesses to the LPG2AP table. The data to be written\nis provided via the LPG2AP_IA_WData register(s). Read\ndata is returned via the LPG2AP_IA_RData register(s).",
    /* CB_PQM_LPG2AP_IA_RDATA_PART0 */ "This table is indexed by the Local Destination Port Group and returns\na 2b per port group admission profile selector. It is used to select a\nport's egress admission control profile.",
    /* CB_PQM_LPG2AP_IA_STATUS   */ "The LPG2AP indirect access status register is used to provide\ninformation about LPG2AP indirect accesses.",
    /* CB_PQM_LPG2AP_IA_WDATA_PART0 */ "This table is indexed by the Local Destination Port Group and returns\na 2b per port group admission profile selector. It is used to select a\nport's egress admission control profile.",
    /* CB_PQM_LPG2IG_IA_CAPABILITY */ "The LPG2IG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to LPG2IG Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_LPG2IG_IA_CONFIG   */ "The LPG2IG indirect access config register is used to initiate\nread/write accesses to the LPG2IG table. The data to be written\nis provided via the LPG2IG_IA_WData register(s). Read\ndata is returned via the LPG2IG_IA_RData register(s).",
    /* CB_PQM_LPG2IG_IA_RDATA_PART0 */ "Indexed by the local Port Group ID this returns a 2b Isolation Group ID.",
    /* CB_PQM_LPG2IG_IA_STATUS   */ "The LPG2IG indirect access status register is used to provide\ninformation about LPG2IG indirect accesses.",
    /* CB_PQM_LPG2IG_IA_WDATA_PART0 */ "Indexed by the local Port Group ID this returns a 2b Isolation Group ID.",
    /* CB_PQM_LPG2PG_IA_CAPABILITY */ "The LPG2PG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to LPG2PG Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_LPG2PG_IA_CONFIG   */ "The LPG2PG indirect access config register is used to initiate\nread/write accesses to the LPG2PG table. The data to be written\nis provided via the LPG2PG_IA_WData register(s). Read\ndata is returned via the LPG2PG_IA_RData register(s).",
    /* CB_PQM_LPG2PG_IA_RDATA_PART0 */ "Indexed by Local Port Group, this map returns the equivalent (global)\nport group. Note that to map Physical Ports to Port Groups one needs\nto map first to Local Port Group via the PP2LPG map and from there\nto Port Group via this LPG2PG map.",
    /* CB_PQM_LPG2PG_IA_STATUS   */ "The LPG2PG indirect access status register is used to provide\ninformation about LPG2PG indirect accesses.",
    /* CB_PQM_LPG2PG_IA_WDATA_PART0 */ "Indexed by Local Port Group, this map returns the equivalent (global)\nport group. Note that to map Physical Ports to Port Groups one needs\nto map first to Local Port Group via the PP2LPG map and from there\nto Port Group via this LPG2PG map.",
    /* CB_PQM_LPG2PPFOV_IA_CAPABILITY */ "The LPG2PPFOV indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to LPG2PPFOV Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_LPG2PPFOV_IA_CONFIG */ "The LPG2PPFOV indirect access config register is used to initiate\nread/write accesses to the LPG2PPFOV table. The data to be written\nis provided via the LPG2PPFOV_IA_WData register(s). Read\ndata is returned via the LPG2PPFOV_IA_RData register(s).",
    /* CB_PQM_LPG2PPFOV_IA_RDATA_PART0 */ "Given a port group, this table returns a physical port fan-out vector.",
    /* CB_PQM_LPG2PPFOV_IA_STATUS */ "The LPG2PPFOV indirect access status register is used to provide\ninformation about LPG2PPFOV indirect accesses.",
    /* CB_PQM_LPG2PPFOV_IA_WDATA_PART0 */ "Given a port group, this table returns a physical port fan-out vector.",
    /* CB_PQM_MCENQ_COUNT_A      */ "Indexed by 0ocenum MCENQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_MCQADDENQ_COUNT_A  */ "Indexed by 0ocenum MCQADDENQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_MCQDROP_COUNT_A    */ "Indexed by 0ocenum MCQDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_MCQENQ_COUNT_A     */ "Indexed by 0ocenum MCQENQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_MCREP_DEQ_COUNT_A  */ "Indexed by 0ocenum MCREP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_MC_DEQ_COUNT_A     */ "Indexed by 0ocenum MCDEQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_MRRENQ_COUNT_A     */ "Indexed by 0ocenum MRRENQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_MRRQDROP_COUNT_A   */ "Indexed by 0ocenum MRRQDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_MRRQENQ_COUNT_A    */ "Indexed by 0ocenum MRRQENQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_MRR_DEQ_COUNT_A    */ "Indexed by 0ocenum MRRDEQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_MTGT_IA_CAPABILITY */ "The MTGT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to MTGT Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_MTGT_IA_CONFIG     */ "The MTGT indirect access config register is used to initiate\nread/write accesses to the MTGT table. The data to be written\nis provided via the MTGT_IA_WData register(s). Read\ndata is returned via the MTGT_IA_RData register(s).",
    /* CB_PQM_MTGT_IA_RDATA_PART0 */ "This table is indexed by Mirror Group ID (MGID) and/or\nTrap Group ID (TGID) + 64. It contains information\nused to forward mirrored and trapped frames.",
    /* CB_PQM_MTGT_IA_RDATA_PART1 */ "DROP_PROB: This field controls the probability of dropping a frame.\nWhen this field is zero, mirror and trap group frames are always\nforwarded. When non-zero this field controls the probability of\ndropping this frame. The drop probability is calculated as\ndrop_prob*2^-17. Based on the value in the drop_prob field,\nthe resultant probability varies between 1:128 (0.8%) down\nto 1:128K (0.0008%)). The default is set 0, which is always\nforward.",
    /* CB_PQM_MTGT_IA_STATUS     */ "The MTGT indirect access status register is used to provide\ninformation about MTGT indirect accesses.",
    /* CB_PQM_MTGT_IA_WDATA_PART0 */ "This table is indexed by Mirror Group ID (MGID) and/or\nTrap Group ID (TGID) + 64. It contains information\nused to forward mirrored and trapped frames.",
    /* CB_PQM_MTGT_IA_WDATA_PART1 */ "DROP_PROB: This field controls the probability of dropping a frame.\nWhen this field is zero, mirror and trap group frames are always\nforwarded. When non-zero this field controls the probability of\ndropping this frame. The drop probability is calculated as\ndrop_prob*2^-17. Based on the value in the drop_prob field,\nthe resultant probability varies between 1:128 (0.8%) down\nto 1:128K (0.0008%)). The default is set 0, which is always\nforward.",
    /* CB_PQM_MTR_CONTROL        */ "PMON_SEL: pmon_sel selects which meter to monitor.\nPMON_EN: While pmon_en deasserted, pmon registers are held reset.\nREFRESH_EN: While refresh_en is deasserted, refresh timer is held reset.\nBKTE_NODEC: When bkte_nodec is set, tokens are never decremented from bkte,\nthe packet is green/yellow.\nBKTC_NODEC: When bktc_nodec is set, tokens are never decremented from bktc,\neven when the packet is green.\nPKT_MODE_LEN: When pkt_mode is set, pkt_mode_len is used in place of pkt_len.\nBYPASS_MODE: When bypass_mode is set, dp is passed through unmodified.",
    /* CB_PQM_MTR_PARAMS         */ "METERS: number of meters\nPROFILES: number of meter profiles\nTAGBITS: number of bits in mtr_req_tag field",
    /* CB_PQM_MTR_REF_TIMER      */ "COUNT: value of 125 MHz refresh timer/counter",
    /* CB_PQM_MTR_STATUS         */ "BKTE_METER_ID: bkte error meter id\nBKTC_METER_ID: bktc error meter id\nERR_BKTE_RAILED: high assertion indicates bkte has railed; cleared on read\nERR_BKTC_RAILED: high assertion indicates bktc has railed; cleared on read\nERR_CMD_FIFO_OVFL: high assertion indicates command fifo has overflowed; cleared on read",
    /* CB_PQM_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_PQM_PG2LPG_IA_CAPABILITY */ "The PG2LPG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to PG2LPG Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_PG2LPG_IA_CONFIG   */ "The PG2LPG indirect access config register is used to initiate\nread/write accesses to the PG2LPG table. The data to be written\nis provided via the PG2LPG_IA_WData register(s). Read\ndata is returned via the PG2LPG_IA_RData register(s).",
    /* CB_PQM_PG2LPG_IA_RDATA_PART0 */ "Indexed by Port Group, this map returns the equivalent (local)\nport group. All the admission decisions are done based on the\nlocal port group, so for cases like the PV DLLIID that has the\nglobal destination port group, we convert that to the local\nport group to perform admission decisions.",
    /* CB_PQM_PG2LPG_IA_STATUS   */ "The PG2LPG indirect access status register is used to provide\ninformation about PG2LPG indirect accesses.",
    /* CB_PQM_PG2LPG_IA_WDATA_PART0 */ "Indexed by Port Group, this map returns the equivalent (local)\nport group. All the admission decisions are done based on the\nlocal port group, so for cases like the PV DLLIID that has the\nglobal destination port group, we convert that to the local\nport group to perform admission decisions.",
    /* CB_PQM_PMAPDROP_COUNT_A   */ "Indexed by 0ocenum PMAPDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_PMON_IA_CAPABILITY */ "The PMON indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_PQM_PMON_IA_CONFIG     */ "The PMON indirect access config register is used to initiate\nread/write accesses to the PMON table. The data to be written\nis provided via the PMON_IA_WData register(s). Read\ndata is returned via the PMON_IA_RData register(s).",
    /* CB_PQM_PMON_IA_RDATA_PART0 */ "low order data bits for 64b PMON register",
    /* CB_PQM_PMON_IA_RDATA_PART1 */ "high order data bits for 64b PMON register",
    /* CB_PQM_PMON_IA_STATUS     */ "The PMON indirect access status register is used to provide\ninformation about PMON indirect accesses.",
    /* CB_PQM_PMON_IA_WDATA_PART0 */ "low order data bits for 64b PMON register",
    /* CB_PQM_PMON_IA_WDATA_PART1 */ "high order data bits for 64b PMON register",
    /* CB_PQM_PP2LPG_IA_CAPABILITY */ "The PP2LPG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to PP2LPG Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_PP2LPG_IA_CONFIG   */ "The PP2LPG indirect access config register is used to initiate\nread/write accesses to the PP2LPG table. The data to be written\nis provided via the PP2LPG_IA_WData register(s). Read\ndata is returned via the PP2LPG_IA_RData register(s).",
    /* CB_PQM_PP2LPG_IA_RDATA_PART0 */ "The PP2LPG Map is indexed by PPID and returns the corresponding\nLocal PGID. We distinguish between Local and Global Port Groups\nbecause the namespace for local port groups is smaller than that\nfor global port groups and this is used to benefit in the sizing\nof certain tables.\nNote that several PPs can map to a single PG. Note that\nthe legal PGID range is [0, 15] - there\ncannot be more local port groups than there are ports.",
    /* CB_PQM_PP2LPG_IA_STATUS   */ "The PP2LPG indirect access status register is used to provide\ninformation about PP2LPG indirect accesses.",
    /* CB_PQM_PP2LPG_IA_WDATA_PART0 */ "The PP2LPG Map is indexed by PPID and returns the corresponding\nLocal PGID. We distinguish between Local and Global Port Groups\nbecause the namespace for local port groups is smaller than that\nfor global port groups and this is used to benefit in the sizing\nof certain tables.\nNote that several PPs can map to a single PG. Note that\nthe legal PGID range is [0, 15] - there\ncannot be more local port groups than there are ports.",
    /* CB_PQM_PPTR_IA_CAPABILITY */ "The PPTR indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_PQM_PPTR_IA_CONFIG     */ "The PPTR indirect access config register is used to initiate\nread/write accesses to the PPTR table. The data to be written\nis provided via the PPTR_IA_WData register(s). Read\ndata is returned via the PPTR_IA_RData register(s).",
    /* CB_PQM_PPTR_IA_RDATA_PART0 */ "Selects a profile from the profile table for each meter",
    /* CB_PQM_PPTR_IA_STATUS     */ "The PPTR indirect access status register is used to provide\ninformation about PPTR indirect accesses.",
    /* CB_PQM_PPTR_IA_WDATA_PART0 */ "Selects a profile from the profile table for each meter",
    /* CB_PQM_PROFILE_IA_CAPABILITY */ "The PROFILE indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_PQM_PROFILE_IA_CONFIG  */ "The PROFILE indirect access config register is used to initiate\nread/write accesses to the PROFILE table. The data to be written\nis provided via the PROFILE_IA_WData register(s). Read\ndata is returned via the PROFILE_IA_RData register(s).",
    /* CB_PQM_PROFILE_IA_RDATA_PART0 */ "Burst Size and Rate Config for Committed Bucket",
    /* CB_PQM_PROFILE_IA_RDATA_PART1 */ "Burst Size and Rate Config for Excess Bucket",
    /* CB_PQM_PROFILE_IA_RDATA_PART2 */ "Config Options",
    /* CB_PQM_PROFILE_IA_STATUS  */ "The PROFILE indirect access status register is used to provide\ninformation about PROFILE indirect accesses.",
    /* CB_PQM_PROFILE_IA_WDATA_PART0 */ "Burst Size and Rate Config for Committed Bucket",
    /* CB_PQM_PROFILE_IA_WDATA_PART1 */ "Burst Size and Rate Config for Excess Bucket",
    /* CB_PQM_PROFILE_IA_WDATA_PART2 */ "Config Options",
    /* CB_PQM_QDSCHCFG_IA_CAPABILITY */ "The QDSCHCFG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to QDSCHCFG Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_QDSCHCFG_IA_CONFIG */ "The QDSCHCFG indirect access config register is used to initiate\nread/write accesses to the QDSCHCFG table. The data to be written\nis provided via the QDSCHCFG_IA_WData register(s). Read\ndata is returned via the QDSCHCFG_IA_RData register(s).",
    /* CB_PQM_QDSCHCFG_IA_RDATA_PART0 */ "Each queue domain within a port can either belong to the strict priority\nor the round robin scheduler group.",
    /* CB_PQM_QDSCHCFG_IA_STATUS */ "The QDSCHCFG indirect access status register is used to provide\ninformation about QDSCHCFG indirect accesses.",
    /* CB_PQM_QDSCHCFG_IA_WDATA_PART0 */ "Each queue domain within a port can either belong to the strict priority\nor the round robin scheduler group.",
    /* CB_PQM_QFCCREDIT_IA_CAPABILITY */ "The QFCCREDIT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to QFCCREDIT Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_QFCCREDIT_IA_CONFIG */ "The QFCCREDIT indirect access config register is used to initiate\nread/write accesses to the QFCCREDIT table. The data to be written\nis provided via the QFCCREDIT_IA_WData register(s). Read\ndata is returned via the QFCCREDIT_IA_RData register(s).",
    /* CB_PQM_QFCCREDIT_IA_RDATA_PART0 */ "For all the physical ports supported in the design, this table will\nhave the credits allocated for each queue.\nThe queue is port/queue domain.",
    /* CB_PQM_QFCCREDIT_IA_STATUS */ "The QFCCREDIT indirect access status register is used to provide\ninformation about QFCCREDIT indirect accesses.",
    /* CB_PQM_QFCCREDIT_IA_WDATA_PART0 */ "For all the physical ports supported in the design, this table will\nhave the credits allocated for each queue.\nThe queue is port/queue domain.",
    /* CB_PQM_QFCQDADDR_IA_CAPABILITY */ "The QFCQDADDR indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to QFCQDADDR Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_QFCQDADDR_IA_CONFIG */ "The QFCQDADDR indirect access config register is used to initiate\nread/write accesses to the QFCQDADDR table. The data to be written\nis provided via the QFCQDADDR_IA_WData register(s). Read\ndata is returned via the QFCQDADDR_IA_RData register(s).",
    /* CB_PQM_QFCQDADDR_IA_RDATA_PART0 */ "For all the physical ports supported in the design, this table will\nhave the base address of the space in the Queue Fifo Cache. This table\nhas to be configured fully and the qfc_mem_init register set to\nconfigure the space further for all the queue domains.",
    /* CB_PQM_QFCQDADDR_IA_STATUS */ "The QFCQDADDR indirect access status register is used to provide\ninformation about QFCQDADDR indirect accesses.",
    /* CB_PQM_QFCQDADDR_IA_WDATA_PART0 */ "For all the physical ports supported in the design, this table will\nhave the base address of the space in the Queue Fifo Cache. This table\nhas to be configured fully and the qfc_mem_init register set to\nconfigure the space further for all the queue domains.",
    /* CB_PQM_QFC_MEM_CFG        */ "The base address of all the ports should be first configured. Once\nthat is done, this register should be written so that space can be\nallocated to all the queuing domains within each port. HW will take\nthe space allocated for each port based on the qfc_base_addr and divide\nit equally in the total allowable queue domains. This is 8 in Avenger.",
    /* CB_PQM_QFC_MEM_STAT       */ "The base address of all the ports should be first configured. Once\nthat is done, this register should be written so that space can be\nallocated to all the queuing domains within each port. HW will take\nthe space allocated for each port based on the qfc_base_addr and divide\nit equally in the total allowable queue domains. This is 8 in Avenger.",
    /* CB_PQM_RSCALE_IA_CAPABILITY */ "The RSCALE indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled",
    /* CB_PQM_RSCALE_IA_CONFIG   */ "The RSCALE indirect access config register is used to initiate\nread/write accesses to the RSCALE table. The data to be written\nis provided via the RSCALE_IA_WData register(s). Read\ndata is returned via the RSCALE_IA_RData register(s).",
    /* CB_PQM_RSCALE_IA_RDATA_PART0 */ "Meter Refresh Scale",
    /* CB_PQM_RSCALE_IA_STATUS   */ "The RSCALE indirect access status register is used to provide\ninformation about RSCALE indirect accesses.",
    /* CB_PQM_RSCALE_IA_WDATA_PART0 */ "Meter Refresh Scale",
    /* CB_PQM_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_PQM_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_PQM_SVT_IA_CAPABILITY  */ "The SVT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to SVT Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_SVT_IA_CONFIG      */ "The SVT indirect access config register is used to initiate\nread/write accesses to the SVT table. The data to be written\nis provided via the SVT_IA_WData register(s). Read\ndata is returned via the SVT_IA_RData register(s).",
    /* CB_PQM_SVT_IA_RDATA_PART0 */ "The Squelch vector table will be looked up with the load balance hash\nfrom the IPP. The table will return a port bitmap in which only one\nport will be enabled for all the ports that belong to a LAG.",
    /* CB_PQM_SVT_IA_STATUS      */ "The SVT indirect access status register is used to provide\ninformation about SVT indirect accesses.",
    /* CB_PQM_SVT_IA_WDATA_PART0 */ "The Squelch vector table will be looked up with the load balance hash\nfrom the IPP. The table will return a port bitmap in which only one\nport will be enabled for all the ports that belong to a LAG.",
    /* CB_PQM_TC2QD_IA_CAPABILITY */ "The TC2QD indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to TC2QD Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_TC2QD_IA_CONFIG    */ "The TC2QD indirect access config register is used to initiate\nread/write accesses to the TC2QD table. The data to be written\nis provided via the TC2QD_IA_WData register(s). Read\ndata is returned via the TC2QD_IA_RData register(s).",
    /* CB_PQM_TC2QD_IA_RDATA_PART0 */ "8 traffic classes are supported.\nin the PQM. 8 Queue Domains will be supported. This map\ndefines the mapping of the traffic class to a queue domain. Multiple\nTCs may be mapped to a single QD.",
    /* CB_PQM_TC2QD_IA_STATUS    */ "The TC2QD indirect access status register is used to provide\ninformation about TC2QD indirect accesses.",
    /* CB_PQM_TC2QD_IA_WDATA_PART0 */ "8 traffic classes are supported.\nin the PQM. 8 Queue Domains will be supported. This map\ndefines the mapping of the traffic class to a queue domain. Multiple\nTCs may be mapped to a single QD.",
    /* CB_PQM_TGENQ_COUNT_A      */ "Indexed by 0ocenum TGENQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_TGQDROP_COUNT_A    */ "Indexed by 0ocenum TGQDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_TGQENQ_COUNT_A     */ "Indexed by 0ocenum TGQENQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_TG_DEQ_COUNT_A     */ "Indexed by 0ocenum TGDEQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_TRUNCATELEN        */ "LEN: This is the length in bytes to be used for Admission control.\nscheduling decision (to PQS) and frame information to EPP\nfor truncate frames. Please note the length should be at-least\n64 bytes.",
    /* CB_PQM_UCCASDROP_COUNT_A  */ "Indexed by 0ocenum UCCASDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_UCENQ_COUNT_A      */ "Indexed by 0ocenum UCENQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_UCPGMAPDROP_COUNT_A */ "Indexed by 0ocenum UCPGMAPDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_UCQDROP_COUNT_A    */ "Indexed by 0ocenum UCQDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_UCQENQ_COUNT_A     */ "Indexed by 0ocenum UCQENQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_UCSLIDROP_COUNT_A  */ "Indexed by 0ocenum UCSLIDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_UCSPDROP_COUNT_A   */ "Indexed by 0ocenum UCSPDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_UCSTGETDROP_COUNT_A */ "Indexed by 0ocenum UCSTGETDROP_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_UC_DEQ_COUNT_A     */ "Indexed by 0ocenum UCDEQ_Counter_e%.\nThis register consists of the single field:",
    /* CB_PQM_WPT_IA_CAPABILITY  */ "The WPT indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to WPT Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQM_WPT_IA_CONFIG      */ "The WPT indirect access config register is used to initiate\nread/write accesses to the WPT table. The data to be written\nis provided via the WPT_IA_WData register(s). Read\ndata is returned via the WPT_IA_RData register(s).",
    /* CB_PQM_WPT_IA_RDATA_PART0 */ "This table is index by Queue Domain/Admission Profile.\n</P><P>\nWe implement WRED using five basic parameters:\n<UL>\n<LI>m - a slope parameter</LI>\n<LI>c - an intercept parameter</LI>\n<LI>t - a threshold</LI>\n<LI>s - a probability scale factor</LI>\n<LI>g - an EWMA gain parameter</LI>\n</UL>\n</P><P>\nWe calculate a 20b drop probability as:\n<BR/>p=min(2**20-1, max(0, (2**-s)*(m*x+c)))\n<BR/>where x is the Exponential Weighted Moving Average\n(EWMA) of a queue domain's occupancy.\n</P><P>\nThe occupancy EWMA is calculated per queue domain periodically as\n<BR/>x[i] = (1-2**-g)*x[i-1] + (2**-g)*o\n<BR/>where i is an iteration index, o is the instantaneous queue domain\noccupancy and g is a gain parameter. Note that o can be shifted\nright by several bits and thus fractional bits are required in the\nEWMA calculation and are also required in the state variable x\nrelative to o.\n</P><P>\nA free-running 20b LFSR generates a pseudo-random sequence in the\nrange [1, 2**20-1]. The condition (LFSR<=p) is true with probability\np/(2**20-1). Note that when p is equal to zero, the condition is\nnever true and when p is equal to 2**20-1 the condition is always\ntrue.\n</P><P>\nThis table maintains the scale and gain parameters, the APT maintains\nthe rest.",
    /* CB_PQM_WPT_IA_STATUS      */ "The WPT indirect access status register is used to provide\ninformation about WPT indirect accesses.",
    /* CB_PQM_WPT_IA_WDATA_PART0 */ "This table is index by Queue Domain/Admission Profile.\n</P><P>\nWe implement WRED using five basic parameters:\n<UL>\n<LI>m - a slope parameter</LI>\n<LI>c - an intercept parameter</LI>\n<LI>t - a threshold</LI>\n<LI>s - a probability scale factor</LI>\n<LI>g - an EWMA gain parameter</LI>\n</UL>\n</P><P>\nWe calculate a 20b drop probability as:\n<BR/>p=min(2**20-1, max(0, (2**-s)*(m*x+c)))\n<BR/>where x is the Exponential Weighted Moving Average\n(EWMA) of a queue domain's occupancy.\n</P><P>\nThe occupancy EWMA is calculated per queue domain periodically as\n<BR/>x[i] = (1-2**-g)*x[i-1] + (2**-g)*o\n<BR/>where i is an iteration index, o is the instantaneous queue domain\noccupancy and g is a gain parameter. Note that o can be shifted\nright by several bits and thus fractional bits are required in the\nEWMA calculation and are also required in the state variable x\nrelative to o.\n</P><P>\nA free-running 20b LFSR generates a pseudo-random sequence in the\nrange [1, 2**20-1]. The condition (LFSR<=p) is true with probability\np/(2**20-1). Note that when p is equal to zero, the condition is\nnever true and when p is equal to 2**20-1 the condition is always\ntrue.\n</P><P>\nThis table maintains the scale and gain parameters, the APT maintains\nthe rest.",
    /* CB_PQS_AGING_CONFIG       */ "This register is a global configuration for the queue aging mechanism. If the top of the queue\nis waiting for dequeue, and the wait time exceeds a configurable duration, the queue is considered\naged and the queue enters a drop state. While in this drop state, flow control is ignored and\npackets are dequeued with a drop indication. The drop will continue for a configurable duration.\nBy default, the aging period is 1 second with a resolution of 4 milli-seconds; the drop duration\nis the same as the aging period.",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_0_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_10_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_11_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_12_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_13_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_14_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_15_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_1_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_2_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_3_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_4_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_5_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_6_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_7_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_8_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A0 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A1 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A2 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A3 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A4 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A5 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A6 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A7 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_BURST_SIZE_PORT_9_SHAPER_A8 */ "BURST_SIZE: 64B 16MB, granularity of 64B",
    /* CB_PQS_CALENDAR_IA_CAPABILITY */ "The CALENDAR indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to CALENDAR Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQS_CALENDAR_IA_CONFIG */ "The CALENDAR indirect access config register is used to initiate\nread/write accesses to the CALENDAR table. The data to be written\nis provided via the CALENDAR_IA_WData register(s). Read\ndata is returned via the CALENDAR_IA_RData register(s).",
    /* CB_PQS_CALENDAR_IA_RDATA_PART0 */ "Calendar and Port mapping",
    /* CB_PQS_CALENDAR_IA_STATUS */ "The CALENDAR indirect access status register is used to provide\ninformation about CALENDAR indirect accesses.",
    /* CB_PQS_CALENDAR_IA_WDATA_PART0 */ "Calendar and Port mapping",
    /* CB_PQS_CALENDER_ENTRIES_A */ "NUM_CALENDER_ENTRIES: The number of calender entries minus 1",
    /* CB_PQS_CB_PQS_INT_MASKED_STATUS */ "HW_PQS_TAS_EV_ERR_STATUS: TAS Config Error Interrupt\nCDC_PQS_SYNC_A: PQS received sync_a signal\nCDC_PQS_SYNC_B: PQS Received Sync B signal\nQUEUE_AGED: Aging event occured on one or more queues\nINT_4: Unused\nINT_5: Unused\nINT_6: Unused\nINT_7: Unused\nINT_8: Unused\nINT_9: Unused\nINT_10: Unused\nINT_11: Unused\nINT_12: Unused\nINT_13: Unused\nINT_14: Unused\nINT_15: Unused\nINT_16: Unused",
    /* CB_PQS_CB_PQS_INT_MASK_CONFIG */ "HW_PQS_TAS_EV_ERR_STATUS: TAS Config Error Interrupt\nCDC_PQS_SYNC_A: PQS received sync_a signal\nCDC_PQS_SYNC_B: PQS Received Sync B signal\nQUEUE_AGED: Aging event occured on one or more queues\nINT_4: Unused\nINT_5: Unused\nINT_6: Unused\nINT_7: Unused\nINT_8: Unused\nINT_9: Unused\nINT_10: Unused\nINT_11: Unused\nINT_12: Unused\nINT_13: Unused\nINT_14: Unused\nINT_15: Unused\nINT_16: Unused",
    /* CB_PQS_CB_PQS_INT_RAW_STATUS */ "HW_PQS_TAS_EV_ERR_STATUS: TAS Config Error Interrupt\nCDC_PQS_SYNC_A: PQS received sync_a signal\nCDC_PQS_SYNC_B: PQS Received Sync B signal\nQUEUE_AGED: Aging event occured on one or more queues\nINT_4: Unused\nINT_5: Unused\nINT_6: Unused\nINT_7: Unused\nINT_8: Unused\nINT_9: Unused\nINT_10: Unused\nINT_11: Unused\nINT_12: Unused\nINT_13: Unused\nINT_14: Unused\nINT_15: Unused\nINT_16: Unused",
    /* CB_PQS_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_PQS_IFG_BYTES_PORT_A0  */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A1  */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A2  */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A3  */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A4  */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A5  */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A6  */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A7  */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A8  */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A9  */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A10 */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A11 */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A12 */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A13 */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A14 */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_IFG_BYTES_PORT_A15 */ "IFG_BYTES: IFG bytes are added to the port as well as the queue shapers every time\na packet is sent to account for the pre-amble and IFG time on the wire.\nSW can set the register to 0 to disable it. By default its enabled and set to 24",
    /* CB_PQS_MAX_CONFIG_IA_CAPABILITY */ "The MAX_CONFIG indirect access capability register is used to give\nthe status of all the indirect access operation capabilites\nthat can be handled;\nRefer to MAX_CONFIG Config register for descriptions of the indirect\naccess operations.",
    /* CB_PQS_MAX_CONFIG_IA_CONFIG */ "The MAX_CONFIG indirect access config register is used to initiate\nread/write accesses to the MAX_CONFIG table. The data to be written\nis provided via the MAX_CONFIG_IA_WData register(s). Read\ndata is returned via the MAX_CONFIG_IA_RData register(s).",
    /* CB_PQS_MAX_CONFIG_IA_RDATA_PART0 */ "MAX_TX_BYTES: Threshold for number of bytes in the EPP pipeline\nUsed by pqs to back pressure the PQM if this threshold is exceeded\nMAX_TX_PKTS: Threshold for number of outstanding buffers per port\ncredit counter is decremented on a dequeue request from the PQS\ncredit counter is incrementes on a EOP notification from EPP to PQS\nDequeues shall not happen if the counter decremented to zero",
    /* CB_PQS_MAX_CONFIG_IA_STATUS */ "The MAX_CONFIG indirect access status register is used to provide\ninformation about MAX_CONFIG indirect accesses.",
    /* CB_PQS_MAX_CONFIG_IA_WDATA_PART0 */ "MAX_TX_BYTES: Threshold for number of bytes in the EPP pipeline\nUsed by pqs to back pressure the PQM if this threshold is exceeded\nMAX_TX_PKTS: Threshold for number of outstanding buffers per port\ncredit counter is decremented on a dequeue request from the PQS\ncredit counter is incrementes on a EOP notification from EPP to PQS\nDequeues shall not happen if the counter decremented to zero",
    /* CB_PQS_MTU_QUANTA_A0      */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A1      */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A2      */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A3      */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A4      */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A5      */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A6      */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A7      */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A8      */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A9      */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A10     */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A11     */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A12     */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A13     */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A14     */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_MTU_QUANTA_A15     */ "This is a per port configuration. Credit that is allocated to a queue\nat the beginning of a scheduling round when configured in WRR or WDRR mode\nThis is applied to all the queues across all the groups",
    /* CB_PQS_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_PQS_PER_PORT_CTRL      */ "STALL_IF_BYTE_CNT_NEGATIVE: Per port control, to stall scheduler if the\nnum_tx_bytes counter goes negative",
    /* CB_PQS_PER_PORT_STATUS_A  */ "Outstanding bytes in the EPP pipeline",
    /* CB_PQS_PER_QUEUE_EN_QUEUE_A */ "Q_ENABLE: When set enabled",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE0 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE1 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE2 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE3 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE4 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE5 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE6 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE7 */ "PKT_COUNT: Packet count per queue, will stop counting\nwhen packet count reaches 2^32. Can be reset\nby a 0 to 1 transition of pkt_count_reset",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE0 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE1 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE2 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE3 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE4 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE5 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE6 */ "Queue state",
    /* CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE7 */ "Queue state",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE0 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE1 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE2 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE3 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE4 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE5 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE6 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE7 */ "PKT_COUNT_RESET: 0 to 1 transition resets the pkt count to 0",
    /* CB_PQS_PQS_CONFIG_PORT_A0 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A1 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A2 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A3 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A4 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A5 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A6 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A7 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A8 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A9 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A10 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A11 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A12 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A13 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A14 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_CONFIG_PORT_A15 */ "The below configurations are defined on a per port basis\nShaper in a port can be configured to operate in Byte mode or Packet mode\nTime aware scheduling can be enabled/disabled",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A0 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A1 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A2 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A3 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A4 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A5 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A6 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A7 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A8 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A9 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A10 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A11 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A12 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A13 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A14 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_NEFI_CONFIG_PORT_A15 */ "The below configurations are defined on a per port basis\nNEFI table is the PRI to queue mapping when PFC is received",
    /* CB_PQS_PQS_TAS_CONFIG0_A0 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A1 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A2 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A3 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A4 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A5 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A6 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A7 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A8 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A9 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A10 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A11 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A12 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A13 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A14 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG0_A15 */ "Q6_START_PHASE_0: Q6 start phase of duration FSM for configurarion 0\nQ6_START_PHASE_1: Q6 start phase of duration FSM for configurarion 1\nQ7_START_PHASE_0: Q7 start phase of duration FSM for configurarion 0\nQ7_START_PHASE_1: Q7 start phase of duration FSM for configurarion 1\nTICK_PERIOD_0: Tick period of the 125Mhz clock for configuration 0\nTICK_PERIOD_1: Tick period of the 125Mhz clock for configuration 1\nSYNC_SEL_1588_0: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 0\nSYNC_SEL_1588_1: Selects input 1588 sync signal (0 sync A/ 1 sync B) for config 1",
    /* CB_PQS_PQS_TAS_CONFIG1_A0 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A1 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A2 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A3 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A4 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A5 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A6 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A7 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A8 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A9 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A10 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A11 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A12 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A13 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A14 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG1_A15 */ "Q6_ARM_D: Arm signal for duration FSM for queue 6, shared by config 0 and 1\nQ7_ARM_D: Arm signal for duration FSM for queue 7, shared by config 0 and 1\nQ6_TAS_EN: Q6 TAS enable\nQ7_TAS_EN: Q7 TAS enable\nCLEAR_ARM: 1 indicates that ARM_CT should be cleared upon leaving idle state\nARM_CC: 1 arms the configuration controller FSM to leave idle state\nNEXT_CONFIG: Indicates if next config will be 0 or 1\nCLEAR_TAS_EV_ERR_STATE: A 0 to 1 transition on this bit will clear the\ntas_ev_err_state bits in the pas_tas_status1 reg\nARM_CT: 1 arms the cycle timer FSM to leave idle state",
    /* CB_PQS_PQS_TAS_CONFIG2_A0 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A1 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A2 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A3 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A4 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A5 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A6 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A7 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A8 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A9 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A10 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A11 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A12 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A13 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A14 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_CONFIG2_A15 */ "ARM_CT: Unused. Replaced by same-named field in the tas_config1 register.",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A0 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A1 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A2 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A3 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A4 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A5 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A6 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A7 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A8 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A9 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A10 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A11 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A12 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A13 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A14 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_G_DURATION_A15 */ "TAS_Q6_G_DURATION_0: Q6 Guardband duration in ticks for config 0\nTAS_Q6_G_DURATION_1: Q6 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A0 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A1 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A2 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A3 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A4 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A5 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A6 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A7 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A8 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A9 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A10 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A11 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A12 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A13 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A14 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_L_DURATION_A15 */ "TAS_Q6_L_DURATION_0: Q6 Low Priority duration in ticks for config 0\nTAS_Q6_L_DURATION_1: Q6 Low Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A0 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A1 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A2 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A3 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A4 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A5 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A6 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A7 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A8 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A9 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A10 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A11 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A12 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A13 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A14 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_P_DURATION_A15 */ "TAS_Q6_P_DURATION_0: Q6 Priority duration in ticks for config 0\nTAS_Q6_P_DURATION_1: Q6 Priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A0 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A1 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A2 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A3 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A4 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A5 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A6 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A7 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A8 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A9 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A10 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A11 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A12 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A13 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A14 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q6_S_DURATION_A15 */ "TAS_Q6_S_DURATION_0: Q6 start phase duration in ticks for config 0\nTAS_Q6_S_DURATION_1: Q6 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A0 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A1 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A2 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A3 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A4 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A5 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A6 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A7 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A8 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A9 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A10 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A11 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A12 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A13 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A14 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_G_DURATION_A15 */ "TAS_Q7_G_DURATION_0: Q7 Guardband duration in ticks for config 0\nTAS_Q7_G_DURATION_1: Q7 Guardband duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A0 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A1 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A2 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A3 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A4 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A5 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A6 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A7 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A8 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A9 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A10 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A11 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A12 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A13 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A14 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_L_DURATION_A15 */ "TAS_Q7_L_DURATION_0: Q7 Low priority duration in ticks for config 0\nTAS_Q7_L_DURATION_1: Q7 Low priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A0 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A1 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A2 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A3 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A4 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A5 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A6 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A7 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A8 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A9 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A10 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A11 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A12 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A13 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A14 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_P_DURATION_A15 */ "TAS_Q7_P_DURATION_0: Q7 priority duration in ticks for config 0\nTAS_Q7_P_DURATION_1: Q7 priority duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A0 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A1 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A2 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A3 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A4 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A5 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A6 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A7 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A8 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A9 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A10 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A11 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A12 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A13 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A14 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_Q7_S_DURATION_A15 */ "TAS_Q7_S_DURATION_0: Q7 start phase duration in ticks for config 0\nTAS_Q7_S_DURATION_1: Q7 start phase duration in ticks for config 1",
    /* CB_PQS_PQS_TAS_STATUS0_A0 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A1 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A2 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A3 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A4 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A5 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A6 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A7 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A8 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A9 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A10 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A11 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A12 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A13 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A14 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS0_A15 */ "Q6_DURATION_COUNTER_STATUS: Current count of the Q6 duration counter\nQ6_TICK_COUNTER_STATUS: Current count of the tick counter\nQ6_DURATION_FSM_STATE: Current state of the Q6 duration FSM\nGATE_CTRL: Gate control state, 1 indicates the gate is open\nBit 2 is the gate state of Q7, bit 1 is of Q6, and bit 0 is of queues 0 to 5\nCTFSM_STATE: Cycle timer current state",
    /* CB_PQS_PQS_TAS_STATUS1_A0 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A1 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A2 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A3 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A4 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A5 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A6 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A7 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A8 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A9 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A10 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A11 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A12 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A13 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A14 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_PQS_TAS_STATUS1_A15 */ "Q6_CURRENT_CONFIG: Current config of Q6\nQ7_CURRENT_CONFIG: Current config of Q7\nCONFIGCTRL_STATE: Configuration controller FSM state\nQ7_DURATION_FSM_STATE: Current state of Q7 duration FSM\nQ7_DURATION_COUNTER_STATUS: Current count of the Q7 duration counter\nQ7_TICK_COUNTER_STATUS: Current count of the tick counter",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A0 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A1 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A2 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A3 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A4 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A5 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A6 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A7 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A8 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A9 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A10 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A11 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A12 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A13 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A14 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A15 */ "1 indicates WRR and 0 indicates SP",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A0 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A1 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A2 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A3 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A4 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A5 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A6 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A7 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A8 */ "REFRESH_SIZE: Number of tokens to be removed per tick of refresh event.",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A0 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A1 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A2 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A3 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A4 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A5 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A6 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A7 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A8 */ "Shaper has three operational modes, namely Blocked-Blocks all traffic,\nEnabled- Bypass all traffic, Normal : Perform rate limiting function\nShaper can be configured to be in AVB mode, this mode should be set for\nqueue based shapers only\nThe accounting can be based on tokens per packet or tokens per byte basis\nWhether preamble and IPG bytes are to be added as a part of the packet\nto account for the tokens is configurable\nToken scaling factor is defined as number of 2^tokens per byte\nThe leaky bucket is always filled/drained in terms of tokens, not packets/bytes",
    /* CB_PQS_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_PQS_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_PQS_TAS_EV_ERR_A       */ "TAS_EV_ERR_STATE: tas_ev_err_state[0] = 1 => Q7 GB and Q6 GB Error\ntas_ev_err_state[1] = 1 => Q7 GB and Q6 EN Error\ntas_ev_err_state[2] = 1 => Q7 EN and Q6 GB Error\ntas_ev_err_state[3] = 1 => Q7 EN and Q6 EN Error\nThese bits are write 1 to clear\nQ6_TAS_HP_ERR: This bit will be set if Q6 duration FSM\nenters HP state and the num tx bytes is greater\nthan tas_num_tx_bytes_threshold\nQ7_TAS_HP_ERR: This bit will be set if Q7 duration FSM\nenters HP state and the num tx bytes is greater\nthan tas_num_tx_bytes_threshold",
    /* CB_PQS_TAS_NUM_TX_BYTES_THRESHOLD_A */ "TAS_NUM_TX_BYTES_THRESHOLD: Tas Err will be set if the duration\nFSM enters the HP window and the num_tx_bytes for\nq6 is greated than this field.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A0 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A1 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A2 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A3 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A4 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A5 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A6 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A7 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A8 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A9 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A10 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A11 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A12 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A13 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A14 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A15 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A0 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A1 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A2 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A3 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A4 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A5 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A6 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A7 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A8 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A9 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A10 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A11 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A12 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A13 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A14 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_PQS_WEIGHT_LOW_QUEUE_PORT_A15 */ "There is one such configuration, per queue in PQS.\nThis, together with InitCredit decides the service quantum of a queue\nduring a scheduling round.",
    /* CB_SIA_BIMC_CMD0          */ "DATA: Data field to transmit along BIMC memory chain\nType: rw",
    /* CB_SIA_BIMC_CMD1          */ "ADDR: Data field to transmit\nType: rw\nMEM: Memory number to target. Value is typically greater than 0.\nType: rw\nMEMTYPE: Type field.\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_SIA_BIMC_CMD2          */ "OPCODE: OpCode field instruction for memory.\nType: rw\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nSEND: Write 1 to initiate command transmission of CMD0/1/2 contents to the\nmemories. Otherwise zero this field if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to\nthe memories. Use this to check that SEND has taken place.\nType: w1tc",
    /* CB_SIA_BIMC_DBGCMD0       */ "DATA: Data field received from BIMC memory chain\nData field to transmit\nType: ro",
    /* CB_SIA_BIMC_DBGCMD1       */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_SIA_BIMC_DBGCMD2       */ "OPCODE: OpCode field instruction (should match transmitted value). ,\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_SIA_BIMC_ECCPAR_DEBUG  */ "MEMADDR: Memory id to execute the forced data integrity error\nType: rw\nMEMTYPE: Memory type to force data integrity error\nType: rw\nENCODINGS\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.\nECCPAR_CORRUPT: Type: rw\nENCODINGS\n2 - FLIP_ONEBIT_READ\n    While asserted, all reads from the memory will have one bit inverted.\n0 - NO_CORRUPTION\n    Normal operation\n1 - FORCE_UNCORRECTABLE_WRITE\n    While asserted, all writes to the memory will have two ECC (or 1 Parity) bits inverted.\n3 - FLIP_TWOBIT_READ\n    While asserted, all reads from the memory will have uncorrectable errors.\n    Two bits inverted on the read side for ECC. Not meant for usage in Parity protected memories.\nECCPAR_DISABLE: Disable ECC or Parity of selected memory. Two bits to allow for separate write/read\ndisable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single\ndisable use Bit[0].\nType: rw\nSEND: Write 1 to initiate command transmission to the memories. Otherwise zero this\nfield if writing other fields.\nType: rw\nSENT: Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.\nUse this to check that SEND has taken place.\nType: w1tc\nJABBER_OFF: Disable ECC or Parity error reporting of selected memory(s). Separate bits\nfor disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.\nMemories with single disable use Bit[0].\nType: rw",
    /* CB_SIA_BIMC_ECC_CORRECTABLE_ERROR_CNT */ "CORRECTABLE_ECC: Number of polling events reporting a new correctable ECC error event.\nType: counter, clear on read",
    /* CB_SIA_BIMC_ECC_UNCORRECTABLE_ERROR_CNT */ "UNCORRECTABLE_ECC: Number of polling events reporting a new uncorrectable ECC error event.\nType: counter, clear on read",
    /* CB_SIA_BIMC_GLOBAL_CONFIG */ "SOFT_RESET: Software sets this active high to instigate reset to the BIMC chain slaves.\nUser must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when\ndeasserting reset.\nType: rw\nRESERVE: Type: rw\nBIMC_MEM_INIT_DONE: This bit is set at the conclusion of memory ID assignment which starts after\nreset deassertion.\nType: rw\nMEM_WR_INIT: Write 1 to start the memory content initialization process for internal memories\nsupporting this memory wrapper feature.\nType: rw\nPOLL_ECC_PAR_ERROR: Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling\nof the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified.\nType: rw\nDEBUG_WRITE_EN: When this bit is set bimc_error_detection_cnt can be written.\nType: rw\nPOLL_ECC_PAR_TIMER: Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.\nMax of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC\nframes 2x(2x73) or other commands may not get serviced.\nType: rw",
    /* CB_SIA_BIMC_MEMID         */ "MAX_MEMID: Reports the last/max memid on the BIMC memory chain. Value is typically equivalent\nto the number of memories.\nType: ro",
    /* CB_SIA_BIMC_MONITOR       */ "UNCORRECTABLE_ECC_ERROR: Uncorrectable ECC event occured.\nType: w1tc\nCORRECTABLE_ECC_ERROR: Correctable ECC event occured\nType: w1tc\nPARITY_ERROR: Parity Error event occured.\nType: w1tc\nRESERVE: Type: w1tc\nBIMC_CHAIN_RCV_ERROR: Unrecognized BIMC chain command/data received.\nType: w1tc\nRCV_INVALID_OPCODE: Opcode in received response frame is illegal. Corruption, or\nslave operation error. Read BIMC_RXCMD's.\nType: w1tc\nUNANSWERED_READ: Read command returned without response by any memories. Read\nBIMC_RXCMD's to analyze what read_reg command went unanswered.\nType: w1tc",
    /* CB_SIA_BIMC_MONITOR_MASK  */ "UNCORRECTABLE_ECC_ERROR_ENABLE: Mask for Uncorrectable ECC event\nType: rw\nCORRECTABLE_ECC_ERROR_ENABLE: Mask for Correctable ECC event\nType: rw\nPARITY_ERROR_ENABLE: Mask for Parity error event\nType: rw\nBIMC_CHAIN_RCV_ERROR_ENABLE: Mask unrecognized BIMC chain command/data received. Deassert\nafter 1st complete frame sent following bimc_global_confic.soft_reset deassertion.\nType: rw\nRCV_INVALID_OPCODE: Mask illegal response frame Opcode interrupts.\nType: rw\nUNANSWERED_READ: Mask notification of unanswered read requests.\nType: rw",
    /* CB_SIA_BIMC_PARITY_ERROR_CNT */ "PARITY_ERRORS: Number of polling events reporting a new parity error event.\nType: counter, clear on read",
    /* CB_SIA_BIMC_POLLRSP0      */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_SIA_BIMC_POLLRSP1      */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_SIA_BIMC_POLLRSP2      */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_SIA_BIMC_RXCMD0        */ "DATA: Data field received from BIMC memory chain\nType: ro",
    /* CB_SIA_BIMC_RXCMD1        */ "ADDR: Data field to transmit\nType: ro\nMEM: Memory number to target. Value is typically greater than 0.\nType: ro\nMEMTYPE: Type field.\nType: ro\nENCODINGS =>\n15 - ALL\n    Command broadcast to all memories\n2 - SRF\n    Command sent to all SRF memories.\n1 - SP\n    Command sent to all SP memories.\n0 - IGNORETYPE\n    Use MEMADDR and ignore TYPE field.\n7 - RFCRRR\n    Command sent to all RFCRRR memories.\n5 - PDP\n    Command sent to all PD memories.\n3 - RF\n    Command sent to all RF memories.\n6 - RFCRR\n    Command sent to all RFCRR memories.\n4 - DP\n    Command sent to all DP memories.",
    /* CB_SIA_BIMC_RXCMD2        */ "OPCODE: OpCode field instruction for memory\nType: ro\nENCODINGS\n32 - WR_MLVM\n17 - WR_ECCOUT\n12 - WR_ECCCNT\n30 - WR_TM\n31 - WR_LVM\n10 - WR_ECTRL\n35 - WR_WBT\n3 - POLL_ERR\n34 - WR_RDT\n255 - MEM_INIT\n2 - WR_ID\n16 - WR_ECCIN\n11 - WR_ECCP\n0 - BIMC_NOP\n36 - WR_WMS\n1 - RD_REG\n33 - WR_MRDTEN\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_SIA_BIMC_RXRSP0        */ "DATA: Data field [31:0] received from BIMC memory chain\nType: ro",
    /* CB_SIA_BIMC_RXRSP1        */ "DATA: Data field [63:32] received from BIMC memory chain\nType: ro",
    /* CB_SIA_BIMC_RXRSP2        */ "DATA: Data field [71:64] received from BIMC memory chain\nType: ro\nRXFLAG: Write 1 to clear received event flag.\nType: w1tc",
    /* CB_SIA_CB_SIA_INT_MASKED_STATUS */ "INT_0: When set this indicates that the Mirror Interface packets got truncated/dropped due to Mirror Interface FIFO overflow\nINT_1: When set this indicates that the HISI Interface packets got truncated/dropped due to HISI Interface FIFO overflow\nINT_2: When set this indicates that the NISI Interface packets got truncated/dropped due to NISI Interface FIFO overflow\nINT_3: When set this indicates that the BIMC controller is asserted an\ninterrupt condition.",
    /* CB_SIA_CB_SIA_INT_MASK_CONFIG */ "INT_0: When set this indicates that the Mirror Interface packets got truncated/dropped due to Mirror Interface FIFO overflow\nINT_1: When set this indicates that the HISI Interface packets got truncated/dropped due to HISI Interface FIFO overflow\nINT_2: When set this indicates that the NISI Interface packets got truncated/dropped due to NISI Interface FIFO overflow\nINT_3: When set this indicates that the BIMC controller is asserted an\ninterrupt condition.",
    /* CB_SIA_CB_SIA_INT_RAW_STATUS */ "INT_0: When set this indicates that the Mirror Interface packets got truncated/dropped due to Mirror Interface FIFO overflow\nINT_1: When set this indicates that the HISI Interface packets got truncated/dropped due to HISI Interface FIFO overflow\nINT_2: When set this indicates that the NISI Interface packets got truncated/dropped due to NISI Interface FIFO overflow\nINT_3: When set this indicates that the BIMC controller is asserted an\ninterrupt condition.",
    /* CB_SIA_CONFIG             */ "Used to set the priorities of the SIA input interfaces towards the IPP\nZero is the highest priority and 3 is the lowest priority. When two\ninterfaces are given the same priority they are arbitrated in round\nrobin fashion with that relative priority. That is they will lose to\nan interface with a higher priority.",
    /* CB_SIA_HISI_DROP_COUNT_COUNT_A */ "Indexed by 0ocenum HISI_Per_Port_Drop_Counters_e%.\nThis register consists of the single field:",
    /* CB_SIA_HISI_OCTET_COUNT_COUNT_A */ "Indexed by 0ocenum HISI_Per_Port_Octet_Counters_e%.\nThis register consists of the single field:",
    /* CB_SIA_HISI_SI_CONFIG     */ "ENABLE: Each enable corresponds to a single channel on the HISI interface.\nThe bit must be set to enable receive on that channel. When the\nchannel is enabled, the logic will wait for a valid SOP before\nbeginning receipt of a frame. If a frame was in progress when the\nchannel is enabled it will not be received. Similarly if a frame\nis in progress when a channel is disabled it will be allowed to\ncomplete before the channel is actually disabled.",
    /* CB_SIA_HISI_SI_COUNT_DISABLED */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_HISI_SI_COUNT_ERROR */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_HISI_SI_COUNT_OK   */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_HISI_SI_COUNT_OVERRUN */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_HISI_SI_STATUS     */ "FIFO_EMPTY: Indicates the current status of the interface FIFO.",
    /* CB_SIA_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_SIA_IPP_CM_CONFIG      */ "CREDIT_LIMIT: Configures the amount of credit made available to IPP.\nDIS_RETURN: Used to acknowledge a return_err event and clear that\nstatus. Writing to one will clear return_err and disable\nit. Writing to zero will renable return_err.\nDIS_USED: Used to acknowledge a used_err event and clear that\nstatus. Writing to one will clear used_err and disable\nit. Writing to zero will renable used_err.",
    /* CB_SIA_IPP_CM_STATUS      */ "CREDIT_ISSUED: Indicates the number of IPP credits currently outstanding.\nUseful only for debug.\nRETURN_ERR: Indicates that excess credits were returned to the credit\nmanager. In a correct design it should not be possible to\nset this bit. However for design test purposes it is possible\nto set this bit by reducing the credit limit while credits\nare outstanding.\nUSED_ERR: Indicates that a credit manager client signalled that it\nwas using a credit even though none were available. In a\ncorrectly functioning design it should not be possible for\nthis bit to be set. There is no mechanism to set this bit\nfor test purposes.",
    /* CB_SIA_MIRR_DROP_COUNT_COUNT_A */ "Indexed by 0ocenum MIRR_Per_Port_Drop_Counters_e%.\nThis register consists of the single field:",
    /* CB_SIA_MIRR_SI_CONFIG     */ "ENABLE: Each enable corresponds to a single channel on the MIRR interface.\nThe bit must be set to enable receive on that channel. When the\nchannel is enabled, the logic will wait for a valid SOP before\nbeginning receipt of a frame. If a frame was in progress when the\nchannel is enabled it will not be received. Similarly if a frame\nis in progress when a channel is disabled it will be allowed to\ncomplete before the channel is actually disabled.",
    /* CB_SIA_MIRR_SI_COUNT_DISABLED */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_MIRR_SI_COUNT_ERROR */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_MIRR_SI_COUNT_OK   */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_MIRR_SI_COUNT_OVERRUN */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_MIRR_SI_STATUS     */ "FIFO_EMPTY: Indicates the current status of the interface FIFO.",
    /* CB_SIA_NISI_DROP_COUNT_COUNT_A */ "Indexed by 0ocenum NISI_Per_Port_Drop_Counters_e%.\nThis register consists of the single field:",
    /* CB_SIA_NISI_SI_CONFIG     */ "ENABLE: Each enable corresponds to a single channel on the NISI interface.\nThe bit must be set to enable receive on that channel. When the\nchannel is enabled, the logic will wait for a valid SOP before\nbeginning receipt of a frame. If a frame was in progress when the\nchannel is enabled it will not be received. Similarly if a frame\nis in progress when a channel is disabled it will be allowed to\ncomplete before the channel is actually disabled.",
    /* CB_SIA_NISI_SI_COUNT_DISABLED */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_NISI_SI_COUNT_ERROR */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_NISI_SI_COUNT_OK   */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_NISI_SI_COUNT_OVERRUN */ "COUNT: Current count value. This is a read-only field. When read the\ncounter is automatically cleared. The count value saturates at\nits maximum positive value.",
    /* CB_SIA_NISI_SI_STATUS     */ "FIFO_EMPTY: Indicates the current status of the interface FIFO.",
    /* CB_SIA_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_SIA_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_SIA_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CB_SID_HESI_OCTET_CNT_COUNT_A */ "Indexed by 0ocenum HESI_Octet_Counters_e%.\nThis register consists of the single field:",
    /* CB_SID_ID                 */ "VERSION: Version identifier.\nFUNC: Function identifier. Unique function identification assigned to\neach functional block.",
    /* CB_SID_MIRR_COUNT_A       */ "Indexed by 0ocenum MIRR_Drop_Counters_e%.\nThis register consists of the single field:",
    /* CB_SID_PD                 */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs.",
    /* CB_SID_SID_INT_MASKED_STATUS */ "INT_0: When set this indicate that the SID Mirror Ingress FIFO got an doverflow\nINT_1: When set this indicate that the SID Mirror Egress FIFO got an doverflow\nINT_2: When set this indicate that the SID Mirror TLV FIFO got an doverflow",
    /* CB_SID_SID_INT_MASK_CONFIG */ "INT_0: When set this indicate that the SID Mirror Ingress FIFO got an doverflow\nINT_1: When set this indicate that the SID Mirror Egress FIFO got an doverflow\nINT_2: When set this indicate that the SID Mirror TLV FIFO got an doverflow",
    /* CB_SID_SID_INT_RAW_STATUS */ "INT_0: When set this indicate that the SID Mirror Ingress FIFO got an doverflow\nINT_1: When set this indicate that the SID Mirror Egress FIFO got an doverflow\nINT_2: When set this indicate that the SID Mirror TLV FIFO got an doverflow",
    /* CB_SID_SPARE_IN           */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module inputs.",
    /* CB_SID_SPARE_OUT          */ "DATA: Uncommitted read/write bits made available for late breaking PD ECOs requiring module outputs.",
    /* CMIC_RATE_ADJUST          */ "The clock divider configuration register for External MDIO.\nVarious parts of the chip involved in rate control\nrequire a constant, known frequency. This reference\nfrequency is based off of the chip 's core clock.\nHowever, the core clock can be different in different\ndesigns, thus the need for this register.\nThe core clock frequency is multiplied by the rational\nquantity (DIVIDEND/DIVISOR), and the further divided\ndown by 2 to produce the actual MDIO operation freqeuncy.\nTo avoid skew, it is recommended that the DIVIDEND value\nusually be set to 1.\nThe default values are for 133MHz operation:\nDIVIDEND=1, DIVISOR=6,\nMDIO operation freq = 133MHz/(6*2) =~ 11MHz\nFor 157MHz core clock chips, set:\nDIVIDEND=1, DIVISOR=7,\nMDIO operation freq = 133MHz/(7*2) =~ 11MHz",
    /* CRU_AVS_AVS_HW_MNTR_ADC_SETTLING_TIME */ "Define the number of samples output by ADC to skip following the change in ADC source select",
    /* CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS */ "Indicate AVS interrupts status whether they are triggered or not",
    /* CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEAR */ "Software to clear the respective AVS interrupt flags",
    /* CRU_AVS_AVS_HW_MNTR_AVS_REGISTERS_LOCKS */ "To lock read/write accesses to AVS sensors and regulators registers for security purpose",
    /* CRU_AVS_AVS_HW_MNTR_AVS_SPARE_0 */ "Spare register 0 for AVS HW MONITOR core",
    /* CRU_AVS_AVS_HW_MNTR_AVS_SPARE_1 */ "Spare register 1 for AVS HW MONITOR core",
    /* CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0 */ "Enabling/Disabling of central ring oscillators",
    /* CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1 */ "Enabling/Disabling of central ring oscillators",
    /* CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTR */ "Enabling/Disabling PVT monitor",
    /* CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0 */ "Set the output value of ring oscillators when not enabled.",
    /* CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1 */ "Set the output value of ring oscillators when not enabled.",
    /* CRU_AVS_AVS_HW_MNTR_INTERRUPT_POW_WDOG_EN */ "Software to program a mask(1 bit per PWD) to indicate which PWD signals may trigger an interrupt",
    /* CRU_AVS_AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_EN */ "Enable to trigger an interrupt when the measurement is done",
    /* CRU_AVS_AVS_HW_MNTR_LAST_MEASURED_SENSOR */ "The last sensor that has been measured",
    /* CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0 */ "Software to reset the central roscs measurements' valid bits in RO registers",
    /* CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1 */ "Software to reset the central roscs measurements' valid bits in RO registers",
    /* CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOG */ "Software to reset the power watchdog measurment's valid bits in RO registers",
    /* CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTR */ "Software to reset the pvt monitors measurements' valid bits in RO registers",
    /* CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0 */ "Software to reset the remote roscs measurements' valid bits in RO registers",
    /* CRU_AVS_AVS_HW_MNTR_REMOTE_SENSOR_TYPE */ "Identify the technology type (8T or 10T) of ring oscillators used in AVS remote sensors",
    /* CRU_AVS_AVS_HW_MNTR_ROSC_COUNTING_MODE */ "Control the counting event for rosc signal counter",
    /* CRU_AVS_AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROL */ "Control the time taken for a rosc/pwd measurement",
    /* CRU_AVS_AVS_HW_MNTR_SEQUENCER_INIT */ "Initialize the sensor sequencer",
    /* CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0 */ "Indicate which central ring oscillators should  be masked(skipped) in the measurement sequence",
    /* CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1 */ "Indicate which central ring oscillators should  be masked(skipped) in the measurement sequence",
    /* CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTR */ "Indicate which PVT Monitor measurements should  be masked(skipped) in the measurement sequence",
    /* CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0 */ "Indicate which remote ring oscillators should  be masked(skipped) in the measurement sequence",
    /* CRU_AVS_AVS_HW_MNTR_SW_CONTROLS */ "Software control command registers for AVS",
    /* CRU_AVS_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSY */ "Indicate measurement unit is busy and SW should not de-assert sw_takeover while this is asserted",
    /* CRU_AVS_AVS_HW_MNTR_TEMPERATURE_RESET_ENABLE */ "Software to enable chip's temperature monitoring and temperature reset",
    /* CRU_AVS_AVS_HW_MNTR_TEMPERATURE_THRESHOLD */ "Threshold value for chip's temperature monitoring",
    /* CRU_AVS_AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUS */ "To clear the error status flag",
    /* CRU_AVS_AVS_PMB_REGISTERS_PMB_ERROR_STATUS */ "Indicate if there was erroneous PMB transaction along with address and type of transaction",
    /* CRU_AVS_AVS_PMB_REGISTERS_PMB_TIMEOUT */ "PMB transaction will be errored out if no PM_TA is received after specific number of PMB clock cycles",
    /* CRU_AVS_AVS_PMB_S_000_AVS_PWD_ACC_CONTROL */ "PWD Accumulator Control and Status Register",
    /* CRU_AVS_AVS_PMB_S_000_AVS_PWD_CONTROL */ "PWD control Register",
    /* CRU_AVS_AVS_PMB_S_000_AVS_ROSC_CONTROL */ "Ring Ocsillator Control Register",
    /* CRU_AVS_AVS_PMB_S_000_AVS_ROSC_COUNT */ "Event Counter Count Register",
    /* CRU_AVS_AVS_PMB_S_000_AVS_ROSC_H_THRESHOLD */ "Event Counter Threshold Register for ROSC_H",
    /* CRU_AVS_AVS_PMB_S_000_AVS_ROSC_S_THRESHOLD */ "Event Counter Threshold Register for ROSC_S",
    /* CRU_AVS_AVS_PMB_S_000_BPCM_CAPABILITY */ "BPCM Capability Register",
    /* CRU_AVS_AVS_PMB_S_000_BPCM_CONTROL */ "BPCM Control Register",
    /* CRU_AVS_AVS_PMB_S_000_BPCM_ID */ "BPCM ID Register",
    /* CRU_AVS_AVS_PMB_S_000_BPCM_STATUS */ "BPCM Status Register",
    /* CRU_AVS_AVS_PMB_S_001_AVS_PWD_ACC_CONTROL */ "PWD Accumulator Control and Status Register",
    /* CRU_AVS_AVS_PMB_S_001_AVS_PWD_CONTROL */ "PWD control Register",
    /* CRU_AVS_AVS_PMB_S_001_AVS_ROSC_CONTROL */ "Ring Ocsillator Control Register",
    /* CRU_AVS_AVS_PMB_S_001_AVS_ROSC_COUNT */ "Event Counter Count Register",
    /* CRU_AVS_AVS_PMB_S_001_AVS_ROSC_H_THRESHOLD */ "Event Counter Threshold Register for ROSC_H",
    /* CRU_AVS_AVS_PMB_S_001_AVS_ROSC_S_THRESHOLD */ "Event Counter Threshold Register for ROSC_S",
    /* CRU_AVS_AVS_PMB_S_001_BPCM_CAPABILITY */ "BPCM Capability Register",
    /* CRU_AVS_AVS_PMB_S_001_BPCM_CONTROL */ "BPCM Control Register",
    /* CRU_AVS_AVS_PMB_S_001_BPCM_ID */ "BPCM ID Register",
    /* CRU_AVS_AVS_PMB_S_001_BPCM_STATUS */ "BPCM Status Register",
    /* CRU_AVS_AVS_PMB_S_002_AVS_PWD_ACC_CONTROL */ "PWD Accumulator Control and Status Register",
    /* CRU_AVS_AVS_PMB_S_002_AVS_PWD_CONTROL */ "PWD control Register",
    /* CRU_AVS_AVS_PMB_S_002_AVS_ROSC_CONTROL */ "Ring Ocsillator Control Register",
    /* CRU_AVS_AVS_PMB_S_002_AVS_ROSC_COUNT */ "Event Counter Count Register",
    /* CRU_AVS_AVS_PMB_S_002_AVS_ROSC_H_THRESHOLD */ "Event Counter Threshold Register for ROSC_H",
    /* CRU_AVS_AVS_PMB_S_002_AVS_ROSC_S_THRESHOLD */ "Event Counter Threshold Register for ROSC_S",
    /* CRU_AVS_AVS_PMB_S_002_BPCM_CAPABILITY */ "BPCM Capability Register",
    /* CRU_AVS_AVS_PMB_S_002_BPCM_CONTROL */ "BPCM Control Register",
    /* CRU_AVS_AVS_PMB_S_002_BPCM_ID */ "BPCM ID Register",
    /* CRU_AVS_AVS_PMB_S_002_BPCM_STATUS */ "BPCM Status Register",
    /* CRU_AVS_AVS_PMB_S_003_AVS_PWD_ACC_CONTROL */ "PWD Accumulator Control and Status Register",
    /* CRU_AVS_AVS_PMB_S_003_AVS_PWD_CONTROL */ "PWD control Register",
    /* CRU_AVS_AVS_PMB_S_003_AVS_ROSC_CONTROL */ "Ring Ocsillator Control Register",
    /* CRU_AVS_AVS_PMB_S_003_AVS_ROSC_COUNT */ "Event Counter Count Register",
    /* CRU_AVS_AVS_PMB_S_003_AVS_ROSC_H_THRESHOLD */ "Event Counter Threshold Register for ROSC_H",
    /* CRU_AVS_AVS_PMB_S_003_AVS_ROSC_S_THRESHOLD */ "Event Counter Threshold Register for ROSC_S",
    /* CRU_AVS_AVS_PMB_S_003_BPCM_CAPABILITY */ "BPCM Capability Register",
    /* CRU_AVS_AVS_PMB_S_003_BPCM_CONTROL */ "BPCM Control Register",
    /* CRU_AVS_AVS_PMB_S_003_BPCM_ID */ "BPCM ID Register",
    /* CRU_AVS_AVS_PMB_S_003_BPCM_STATUS */ "BPCM Status Register",
    /* CRU_AVS_AVS_PMB_S_004_AVS_PWD_ACC_CONTROL */ "PWD Accumulator Control and Status Register",
    /* CRU_AVS_AVS_PMB_S_004_AVS_PWD_CONTROL */ "PWD control Register",
    /* CRU_AVS_AVS_PMB_S_004_AVS_ROSC_CONTROL */ "Ring Ocsillator Control Register",
    /* CRU_AVS_AVS_PMB_S_004_AVS_ROSC_COUNT */ "Event Counter Count Register",
    /* CRU_AVS_AVS_PMB_S_004_AVS_ROSC_H_THRESHOLD */ "Event Counter Threshold Register for ROSC_H",
    /* CRU_AVS_AVS_PMB_S_004_AVS_ROSC_S_THRESHOLD */ "Event Counter Threshold Register for ROSC_S",
    /* CRU_AVS_AVS_PMB_S_004_BPCM_CAPABILITY */ "BPCM Capability Register",
    /* CRU_AVS_AVS_PMB_S_004_BPCM_CONTROL */ "BPCM Control Register",
    /* CRU_AVS_AVS_PMB_S_004_BPCM_ID */ "BPCM ID Register",
    /* CRU_AVS_AVS_PMB_S_004_BPCM_STATUS */ "BPCM Status Register",
    /* CRU_AVS_AVS_PMB_S_005_AVS_PWD_ACC_CONTROL */ "PWD Accumulator Control and Status Register",
    /* CRU_AVS_AVS_PMB_S_005_AVS_PWD_CONTROL */ "PWD control Register",
    /* CRU_AVS_AVS_PMB_S_005_AVS_ROSC_CONTROL */ "Ring Ocsillator Control Register",
    /* CRU_AVS_AVS_PMB_S_005_AVS_ROSC_COUNT */ "Event Counter Count Register",
    /* CRU_AVS_AVS_PMB_S_005_AVS_ROSC_H_THRESHOLD */ "Event Counter Threshold Register for ROSC_H",
    /* CRU_AVS_AVS_PMB_S_005_AVS_ROSC_S_THRESHOLD */ "Event Counter Threshold Register for ROSC_S",
    /* CRU_AVS_AVS_PMB_S_005_BPCM_CAPABILITY */ "BPCM Capability Register",
    /* CRU_AVS_AVS_PMB_S_005_BPCM_CONTROL */ "BPCM Control Register",
    /* CRU_AVS_AVS_PMB_S_005_BPCM_ID */ "BPCM ID Register",
    /* CRU_AVS_AVS_PMB_S_005_BPCM_STATUS */ "BPCM Status Register",
    /* CRU_AVS_AVS_PMB_S_006_AVS_PWD_ACC_CONTROL */ "PWD Accumulator Control and Status Register",
    /* CRU_AVS_AVS_PMB_S_006_AVS_PWD_CONTROL */ "PWD control Register",
    /* CRU_AVS_AVS_PMB_S_006_AVS_ROSC_CONTROL */ "Ring Ocsillator Control Register",
    /* CRU_AVS_AVS_PMB_S_006_AVS_ROSC_COUNT */ "Event Counter Count Register",
    /* CRU_AVS_AVS_PMB_S_006_AVS_ROSC_H_THRESHOLD */ "Event Counter Threshold Register for ROSC_H",
    /* CRU_AVS_AVS_PMB_S_006_AVS_ROSC_S_THRESHOLD */ "Event Counter Threshold Register for ROSC_S",
    /* CRU_AVS_AVS_PMB_S_006_BPCM_CAPABILITY */ "BPCM Capability Register",
    /* CRU_AVS_AVS_PMB_S_006_BPCM_CONTROL */ "BPCM Control Register",
    /* CRU_AVS_AVS_PMB_S_006_BPCM_ID */ "BPCM ID Register",
    /* CRU_AVS_AVS_PMB_S_006_BPCM_STATUS */ "BPCM Status Register",
    /* CRU_AVS_AVS_PMB_S_007_AVS_PWD_ACC_CONTROL */ "PWD Accumulator Control and Status Register",
    /* CRU_AVS_AVS_PMB_S_007_AVS_PWD_CONTROL */ "PWD control Register",
    /* CRU_AVS_AVS_PMB_S_007_AVS_ROSC_CONTROL */ "Ring Ocsillator Control Register",
    /* CRU_AVS_AVS_PMB_S_007_AVS_ROSC_COUNT */ "Event Counter Count Register",
    /* CRU_AVS_AVS_PMB_S_007_AVS_ROSC_H_THRESHOLD */ "Event Counter Threshold Register for ROSC_H",
    /* CRU_AVS_AVS_PMB_S_007_AVS_ROSC_S_THRESHOLD */ "Event Counter Threshold Register for ROSC_S",
    /* CRU_AVS_AVS_PMB_S_007_BPCM_CAPABILITY */ "BPCM Capability Register",
    /* CRU_AVS_AVS_PMB_S_007_BPCM_CONTROL */ "BPCM Control Register",
    /* CRU_AVS_AVS_PMB_S_007_BPCM_ID */ "BPCM ID Register",
    /* CRU_AVS_AVS_PMB_S_007_BPCM_STATUS */ "BPCM Status Register",
    /* CRU_AVS_AVS_PMB_S_008_AVS_PWD_ACC_CONTROL */ "PWD Accumulator Control and Status Register",
    /* CRU_AVS_AVS_PMB_S_008_AVS_PWD_CONTROL */ "PWD control Register",
    /* CRU_AVS_AVS_PMB_S_008_AVS_ROSC_CONTROL */ "Ring Ocsillator Control Register",
    /* CRU_AVS_AVS_PMB_S_008_AVS_ROSC_COUNT */ "Event Counter Count Register",
    /* CRU_AVS_AVS_PMB_S_008_AVS_ROSC_H_THRESHOLD */ "Event Counter Threshold Register for ROSC_H",
    /* CRU_AVS_AVS_PMB_S_008_AVS_ROSC_S_THRESHOLD */ "Event Counter Threshold Register for ROSC_S",
    /* CRU_AVS_AVS_PMB_S_008_BPCM_CAPABILITY */ "BPCM Capability Register",
    /* CRU_AVS_AVS_PMB_S_008_BPCM_CONTROL */ "BPCM Control Register",
    /* CRU_AVS_AVS_PMB_S_008_BPCM_ID */ "BPCM ID Register",
    /* CRU_AVS_AVS_PMB_S_008_BPCM_STATUS */ "BPCM Status Register",
    /* CRU_AVS_AVS_PMB_S_009_AVS_PWD_ACC_CONTROL */ "PWD Accumulator Control and Status Register",
    /* CRU_AVS_AVS_PMB_S_009_AVS_PWD_CONTROL */ "PWD control Register",
    /* CRU_AVS_AVS_PMB_S_009_AVS_ROSC_CONTROL */ "Ring Ocsillator Control Register",
    /* CRU_AVS_AVS_PMB_S_009_AVS_ROSC_COUNT */ "Event Counter Count Register",
    /* CRU_AVS_AVS_PMB_S_009_AVS_ROSC_H_THRESHOLD */ "Event Counter Threshold Register for ROSC_H",
    /* CRU_AVS_AVS_PMB_S_009_AVS_ROSC_S_THRESHOLD */ "Event Counter Threshold Register for ROSC_S",
    /* CRU_AVS_AVS_PMB_S_009_BPCM_CAPABILITY */ "BPCM Capability Register",
    /* CRU_AVS_AVS_PMB_S_009_BPCM_CONTROL */ "BPCM Control Register",
    /* CRU_AVS_AVS_PMB_S_009_BPCM_ID */ "BPCM ID Register",
    /* CRU_AVS_AVS_PMB_S_009_BPCM_STATUS */ "BPCM Status Register",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR */ "Control register to drive control bits for analog SRAM indicator",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE */ "Represents the input code of the DAC",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE */ "SW must set this bit to 1 to modify DAC_CODE, MIN_DAC_CODE and MAX_DAC_CODE",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE */ "SW may set this to a higher value to prevent the DAC from driving too low of a voltage",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE */ "SW may set this to a lower value to prevent the DAC from driving too high of a voltage",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL */ "Control bits for PVT monitor",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB */ "SW controlled PVTMON_resetb",
    /* CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE */ "Enabling TP mode to use data from tp_in/out pins",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0 */ "Software to program a mask to indicate which central roscs are to be tested against the threshold1",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1 */ "Software to program a mask to indicate which central roscs are to be tested against the threshold1",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR */ "Indicate the faulty sensor where the threshold1 test failed",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0 */ "Software to program a mask to indicate which remote roscs are to be tested against the threshold1",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0 */ "Threshold1 for central rosc number 0",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1 */ "Threshold1 for central rosc number 1",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2 */ "Threshold1 for central rosc number 2",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3 */ "Threshold1 for central rosc number 3",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4 */ "Threshold1 for central rosc number 4",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5 */ "Threshold1 for central rosc number 5",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6 */ "Threshold1 for central rosc number 6",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7 */ "Threshold1 for central rosc number 7",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8 */ "Threshold1 for central rosc number 8",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9 */ "Threshold1 for central rosc number 9",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10 */ "Threshold1 for central rosc number 10",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11 */ "Threshold1 for central rosc number 11",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12 */ "Threshold1 for central rosc number 12",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13 */ "Threshold1 for central rosc number 13",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14 */ "Threshold1 for central rosc number 14",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15 */ "Threshold1 for central rosc number 15",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16 */ "Threshold1 for central rosc number 16",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17 */ "Threshold1 for central rosc number 17",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18 */ "Threshold1 for central rosc number 18",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19 */ "Threshold1 for central rosc number 19",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20 */ "Threshold1 for central rosc number 20",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21 */ "Threshold1 for central rosc number 21",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22 */ "Threshold1 for central rosc number 22",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23 */ "Threshold1 for central rosc number 23",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24 */ "Threshold1 for central rosc number 24",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25 */ "Threshold1 for central rosc number 25",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26 */ "Threshold1 for central rosc number 26",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27 */ "Threshold1 for central rosc number 27",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28 */ "Threshold1 for central rosc number 28",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29 */ "Threshold1 for central rosc number 29",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30 */ "Threshold1 for central rosc number 30",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31 */ "Threshold1 for central rosc number 31",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32 */ "Threshold1 for central rosc number 32",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33 */ "Threshold1 for central rosc number 33",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34 */ "Threshold1 for central rosc number 34",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35 */ "Threshold1 for central rosc number 35",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTION */ "Indicate to perform whether min test or max test",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8H */ "Threshold1 for remote rosc G8H type",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8S */ "Threshold1 for remote rosc G8S type",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GH */ "Threshold1 for remote rosc GH type",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GS */ "Threshold1 for remote rosc GS type",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0 */ "Software to program a mask to indicate which central roscs are to be tested against the threshold2",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1 */ "Software to program a mask to indicate which central roscs are to be tested against the threshold2",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR */ "Indicate the faulty sensor where the threshold2 test failed",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0 */ "Software to program a mask to indicate which remote roscs are to be tested against the threshold2",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0 */ "Threshold2 for central rosc number 0",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1 */ "Threshold2 for central rosc number 1",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2 */ "Threshold2 for central rosc number 2",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3 */ "Threshold2 for central rosc number 3",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4 */ "Threshold2 for central rosc number 4",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5 */ "Threshold2 for central rosc number 5",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6 */ "Threshold2 for central rosc number 6",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7 */ "Threshold2 for central rosc number 7",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8 */ "Threshold2 for central rosc number 8",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9 */ "Threshold2 for central rosc number 9",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10 */ "Threshold2 for central rosc number 10",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11 */ "Threshold2 for central rosc number 11",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12 */ "Threshold2 for central rosc number 12",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13 */ "Threshold2 for central rosc number 13",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14 */ "Threshold2 for central rosc number 14",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15 */ "Threshold2 for central rosc number 15",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16 */ "Threshold2 for central rosc number 16",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17 */ "Threshold2 for central rosc number 17",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18 */ "Threshold2 for central rosc number 18",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19 */ "Threshold2 for central rosc number 19",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20 */ "Threshold2 for central rosc number 20",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21 */ "Threshold2 for central rosc number 21",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22 */ "Threshold2 for central rosc number 22",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23 */ "Threshold2 for central rosc number 23",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24 */ "Threshold2 for central rosc number 24",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25 */ "Threshold2 for central rosc number 25",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26 */ "Threshold2 for central rosc number 26",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27 */ "Threshold2 for central rosc number 27",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28 */ "Threshold2 for central rosc number 28",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29 */ "Threshold2 for central rosc number 29",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30 */ "Threshold2 for central rosc number 30",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31 */ "Threshold2 for central rosc number 31",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32 */ "Threshold2 for central rosc number 32",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33 */ "Threshold2 for central rosc number 33",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34 */ "Threshold2 for central rosc number 34",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35 */ "Threshold2 for central rosc number 35",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTION */ "Indicate to perform whether min test or max test",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8H */ "Threshold2 for remote rosc G8H type",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8S */ "Threshold2 for remote rosc G8S type",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GH */ "Threshold2 for remote rosc GH type",
    /* CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GS */ "Threshold2 for remote rosc GS type",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS */ "Represent sampled data from the central rosc's all_idl_hi_oscs and all_idl_low_oscs signals for test/debug purpose",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0 */ "Indicate central rosc 0 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1 */ "Indicate central rosc 1 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2 */ "Indicate central rosc 2 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3 */ "Indicate central rosc 3 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4 */ "Indicate central rosc 4 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5 */ "Indicate central rosc 5 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6 */ "Indicate central rosc 6 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7 */ "Indicate central rosc 7 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8 */ "Indicate central rosc 8 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9 */ "Indicate central rosc 9 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10 */ "Indicate central rosc 10 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11 */ "Indicate central rosc 11 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12 */ "Indicate central rosc 12 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13 */ "Indicate central rosc 13 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14 */ "Indicate central rosc 14 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15 */ "Indicate central rosc 15 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16 */ "Indicate central rosc 16 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17 */ "Indicate central rosc 17 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18 */ "Indicate central rosc 18 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19 */ "Indicate central rosc 19 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20 */ "Indicate central rosc 20 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21 */ "Indicate central rosc 21 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22 */ "Indicate central rosc 22 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23 */ "Indicate central rosc 23 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24 */ "Indicate central rosc 24 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25 */ "Indicate central rosc 25 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26 */ "Indicate central rosc 26 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27 */ "Indicate central rosc 27 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28 */ "Indicate central rosc 28 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29 */ "Indicate central rosc 29 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30 */ "Indicate central rosc 30 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31 */ "Indicate central rosc 31 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32 */ "Indicate central rosc 32 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33 */ "Indicate central rosc 33 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34 */ "Indicate central rosc 34 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35 */ "Indicate central rosc 35 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS */ "Indicate PVT monitor sel 001(0p85V_0 Monitoring) measurements data, validity of data and measurement done status",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS */ "Indicate PVT monitor sel 010(0p85V_1 Monitoring) measurements data, validity of data and measurement done status",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUS */ "Indicate PVT monitor sel 101(1p8V Monitoring) measurements data, validity of data and measurement done status",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS */ "Indicate PVT monitor sel 011(1V_0 Monitoring) measurements data, validity of data and measurement done status",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS */ "Indicate PVT monitor sel 100(1V_1 Monitoring) measurements data, validity of data and measurement done status",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUS */ "Indicate PVT monitor sel 110(3p3V Monitoring) measurements data, validity of data and measurement done status",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS */ "Indicate PVT monitor sel 000(Temperature Monitoring) measurements data, validity of data and measurement done status",
    /* CRU_AVS_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS */ "Indicate PVT monitor sel 111(Testmode Monitoring) measurements data, validity of data and measurement done status",
    /* CRU_AVS_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG */ "Indicate power watchdogs' status for static monitoring by software",
    /* CRU_AVS_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUS */ "Indicate power watchdog failure measurement data and validity of the data",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0 */ "Indicate remote rosc 0 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1 */ "Indicate remote rosc 1 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2 */ "Indicate remote rosc 2 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3 */ "Indicate remote rosc 3 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4 */ "Indicate remote rosc 4 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5 */ "Indicate remote rosc 5 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6 */ "Indicate remote rosc 6 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7 */ "Indicate remote rosc 7 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8 */ "Indicate remote rosc 8 measurement data and validity of data",
    /* CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9 */ "Indicate remote rosc 9 measurement data and validity of data",
    /* CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_IN */ "AVS STATUS IN",
    /* CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_OUT */ "AVS STATUS OUT",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST */ "MEMORY ASSIST",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS */ "MEMORY ASSIST STATUS",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0 */ "MEMORY STANDBY AFEC0",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1 */ "MEMORY STANDBY AFEC1",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2 */ "MEMORY STANDBY AFEC2",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3 */ "MEMORY STANDBY AFEC3",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_BSP */ "MEMORY STANDBY BSP",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_HIF */ "MEMORY STANDBY HIF",
    /* CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_LEAP */ "MEMORY STANDBY LEAP",
    /* CRU_AVS_AVS_TOP_CTRL_OTP_STATUS */ "OTP STATUS",
    /* CRU_AVS_AVS_TOP_CTRL_RMON_HZ */ "RMON_HZ",
    /* CRU_AVS_AVS_TOP_CTRL_RMON_VT */ "RMON_VT",
    /* CRU_AVS_AVS_TOP_CTRL_S2_STANDBY_STATUS */ "S2 STANDBY STATUS",
    /* CRU_AVS_AVS_TOP_CTRL_SPARE_HIGH */ "SPARE HIGH",
    /* CRU_AVS_AVS_TOP_CTRL_SPARE_LOW */ "SPARE LOW",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0 */ "SRAM POWER GATE IN AFEC0",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1 */ "SRAM POWER GATE IN AFEC1",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2 */ "SRAM POWER GATE IN AFEC2",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3 */ "SRAM POWER GATE IN AFEC3",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO */ "SRAM POWER GATE IN AIO",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN */ "SRAM POWER GATE IN BVN",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND */ "SRAM POWER GATE IN BVND",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK */ "SRAM POWER GATE IN FSK",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFX */ "SRAM POWER GATE IN GFX",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD */ "SRAM POWER GATE IN HVD",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP */ "SRAM POWER GATE IN LEAP",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1 */ "SRAM POWER GATE IN M2MC1",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC */ "SRAM POWER GATE IN MOCAMAC",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY */ "SRAM POWER GATE IN MOCAPHY",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0 */ "SRAM POWER GATE IN RAAGA0",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0 */ "SRAM POWER GATE IN SDS0",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1 */ "SRAM POWER GATE IN SDS1",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2 */ "SRAM POWER GATE IN SDS2",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3 */ "SRAM POWER GATE IN SDS3",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID */ "SRAM POWER GATE IN SID",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D */ "SRAM POWER GATE IN V3D",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC */ "SRAM POWER GATE IN VEC",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0 */ "SRAM POWER GATE OUT AFEC0",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1 */ "SRAM POWER GATE OUT AFEC1",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2 */ "SRAM POWER GATE OUT AFEC2",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3 */ "SRAM POWER GATE OUT AFEC3",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO */ "SRAM POWER GATE OUT AIO",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN */ "SRAM POWER GATE OUT BVN",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVND */ "SRAM POWER GATE OUT BVND",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSK */ "SRAM POWER GATE OUT FSK",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX */ "SRAM POWER GATE OUT GFX",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD */ "SRAM POWER GATE OUT HVD",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAP */ "SRAM POWER GATE OUT LEAP",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1 */ "SRAM POWER GATE OUT M2MC1",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMAC */ "SRAM POWER GATE OUT MOCAMAC",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHY */ "SRAM POWER GATE OUT MOCAPHY",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0 */ "SRAM POWER GATE OUT RAAGA0",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0 */ "SRAM POWER GATE OUT SDS0",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1 */ "SRAM POWER GATE OUT SDS1",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2 */ "SRAM POWER GATE OUT SDS2",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3 */ "SRAM POWER GATE OUT SDS3",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID */ "SRAM POWER GATE OUT SID",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D */ "SRAM POWER GATE OUT V3D",
    /* CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC */ "SRAM POWER GATE OUT VEC",
    /* CRU_AVS_AVS_TOP_CTRL_START_AVS_CPU */ "START AVS CPU",
    /* CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN */ "VOLTAGE REGULATOR PWRDN",
    /* CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS */ "VOLTAGE REGULATOR STATUS",
    /* CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS */ "VTRAP STATUS",
    /* CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR */ "VTRAP STATUS CLEAR",
    /* CRU_CRU_CHIP_ID_REG       */ "CHIP_ID: chip id",
    /* CRU_CRU_CLKOUT_CONTROL_REGISTER */ "CLKOUT_SEL: clkout select\nTO DO : add details\nCLKDIV_SEL: clk divider select\nTO DO : add details",
    /* CRU_CRU_CLK_MUX_SEL       */ "CLK_MUX_SEL: Clk_mux_sel to select the desired clock\nbit 0 - PLL1 channel 0 : value 0 - XTAL clock; value 1 - pll channel clock\nbit 1 - PLL1 channel 1 : value 0 - XTAL clock; value 1 - pll channel clock\nbit 2 - PLL1 channel 2 : value 0 - XTAL clock; value 1 - pll channel clock\nbit 3 - PLL1 channel 3 : value 0 - XTAL clock; value 1 - pll channel clock\nbit 4 - PLL1 channel 4 : value 0 - XTAL clock; value 1 - pll channel clock\nbit 5 - PLL1 channel 5 : value 0 - XTAL clock; value 1 - pll channel clock\nbit 6 - selects cru_nic clock. value 0 - XTAL clock; value 1 - 250 MHz clock",
    /* CRU_CRU_CRU_MEM_CTRL_0_REGISTER */ "VALUE: cru_mem_ctrl_0_register",
    /* CRU_CRU_CRU_MEM_CTRL_1_REGISTER */ "VALUE: cru_mem_ctrl_1_register",
    /* CRU_CRU_ECC_ERROR_ENABLE_REGISTER */ "VALUE: enables corresponding bit for interrupt\nbit 0 -- CB rbus error\nbit 1 -- 8051 RF ECC error\nrest --- reserved",
    /* CRU_CRU_ECC_ERROR_REGISTER */ "VALUE: ecc_error_register\nbit 0 -- CB rbus error\nbit 1 -- 8051 RF ECC error\nrest --- reserved\nall bits : write 1 to clear\n: any bit as 1 will generate interrupt ecc_error : intr 63",
    /* CRU_CRU_EEPROM_CONTROL_REGISTER */ "EETYPE: eetype\nTO DO : add size mapping\nEEPROM_CLK_DIV: eeprom clock divider\nEEPROM_DISCOVERY_START: write 1 to initiate eeprom discovery",
    /* CRU_CRU_EEPROM_STATUS_REGISTER */ "DISC_EEPROM_DONE: value 1 indicates eeprom discovery is done\nDISC_EEPROM_ERR: value 1 indicates eeprom discovery operation generated error\nDISC_EEPROM_SIZE: this indicates the eeprom type determined by discovery operation\nTO DO : add size mapping",
    /* CRU_CRU_ETH_INTERFACE_REGISTERS */ "IDDQ_BIAS_GPHY1: IDDQ module enable\nDLL_EN_GPHY1: control signal to force dll enable\nPOWER_DOWN_GPHY1: Control signal to power down each phy\nCK_25_DIABLE_GPHY1: control signal to disable clock25 to digital/output of ck25_o\nIDDQ_GLOBAL_PWR_GPHY1: control signal to enable isolation cells for gphy1 pwr gating\nIDDQ_BIAS_GPHY0: IDDQ module enable\nDLL_EN_GPHY0: control signal to force dll enable\nPOWER_DOWN_GPHY0: Control signal to power down each phy\nCK_25_DIABLE_GPHY0: control signal to disable clock25 to digital/output of ck25_o\nIDDQ_GLOBAL_PWR_GPHY0: control signal to enable isolation cells for gphy1 pwr gating\nCRU_PM_ESS_PORT_PWRDN_EN: Dynamic clock gating enable during EEE\nGPHY0_OTP_EN_LVM_REGFILE_OVRD_EN: gphy0_otp_en_lvm_regfile overide enable\nGPHY0_OTP_EN_LVM_REGFILE_OVRD_VALUE: gphy0_otp_en_lvm_regfile overide value\nGPHY1_OTP_EN_LVM_REGFILE_OVRD_EN: gphy0_otp_en_lvm_regfile overide enable\nGPHY1_OTP_EN_LVM_REGFILE_OVRD_VALUE: gphy0_otp_en_lvm_regfile overide value",
    /* CRU_CRU_EXTCPU_TO_M7_INTR_REG */ "EXTCPU_TO_M7_INTR_REG: extcpu to m7 interrupt",
    /* CRU_CRU_EXTCPU_TO_M7_MAILBOX0_REG */ "EXTCPU_TO_M7_MAILBOX0_REG: extcpu to m7 mailbox data LS-4bytes",
    /* CRU_CRU_EXTCPU_TO_M7_MAILBOX1_REG */ "EXTCPU_TO_M7_MAILBOX1_REG: extcpu to m7 mailbox data MS-4bytes\nwrite of non-zero value generates a level interrupt\nwrite of all-zero value clears the interrupt",
    /* CRU_CRU_EXTCPU_TO_R8051_INTR_REG */ "EXTCPU_TO_R8051_INTR_REG: extcpu to r8051 interrupt",
    /* CRU_CRU_EXTCPU_TO_R8051_MAILBOX0_REG */ "EXTCPU_TO_R8051_MAILBOX0_REG: extcpu to r8051 mailbox data LS-4bytes",
    /* CRU_CRU_EXTCPU_TO_R8051_MAILBOX1_REG */ "EXTCPU_TO_R8051_MAILBOX1_REG: extcpu to r8051 mailbox data MS-4bytes\nwrite of non-zero value generates a level interrupt\nwrite of all-zero value clears the interrupt",
    /* CRU_CRU_GPHY_PLL_CONTROL_REGISTER */ "GPHY0_PLL_REFCLK_SEL: gphy0 pll refclk select\nGPHY1_PLL_REFCLK_SEL: gphy1 pll refclk select\nGPHY0_PLL_REFCLK_FREQ: gphy0 refclk freq\n0 : 25 MHz; 1 : 50 MHz\nGPHY1_PLL_REFCLK_FREQ: gphy1 refclk freq\n0 : 25 MHz; 1 : 50 MHz",
    /* CRU_CRU_I2C_MUX_SEL       */ "I2C_MUX_SEL: i2c mux select",
    /* CRU_CRU_I2C_PAD_MODE_SEL  */ "DG_EN: de-glitch functionality enable\nMODE_5V_EN: 5V mode enable",
    /* CRU_CRU_IMP_VOL_SEL_CONTROL_REGISTER */ "IMP_VOL_SEL: voltage select for RGMII segment\n1 - 2.5/3.3V\n0 - 1.5V\nIMP_REF_EN: ref_en for IMP pads\n0 - 2.5/3.3V\n1 - 1.5V\nIMP_AMP_EN: amp_en for IMP pads\n0 - 2.5V/3.3V\n1 - 1.5V",
    /* CRU_CRU_INTERRUPT_ENABLE_REG0_EXTCPU */ "INTERRUPT_ENABLE_REG0_EXTCPU: interrupt enable reg0 extcpu -- 31:0 of interrput vector",
    /* CRU_CRU_INTERRUPT_ENABLE_REG0_R8051 */ "INTERRUPT_ENABLE_REG0_R8051: interrupt enable reg0 r8051 -- 31:0 of interrput vector",
    /* CRU_CRU_INTERRUPT_ENABLE_REG1_EXTCPU */ "INTERRUPT_ENABLE_REG1_EXTCPU: interrupt enable reg1 extcpu -- 63:32 of interrput vector",
    /* CRU_CRU_INTERRUPT_ENABLE_REG1_R8051 */ "INTERRUPT_ENABLE_REG1_R8051: interrupt enable reg1 r8051 -- 63:32 of interrput vector",
    /* CRU_CRU_INTERRUPT_STATUS_REG0_EXTCPU */ "INTERRUPT_STATUS_REG0_EXTCPU: interrupt status reg0 extcpu -- 31:0 of interrput vector\nspecial reg : write 1 to clear type",
    /* CRU_CRU_INTERRUPT_STATUS_REG0_R8051 */ "INTERRUPT_STATUS_REG0_R8051: interrupt status reg0 r8051 -- 31:0 of interrput vector\nspecial reg : write 1 to clear type",
    /* CRU_CRU_INTERRUPT_STATUS_REG1_EXTCPU */ "INTERRUPT_STATUS_REG1_EXTCPU: interrupt status reg1 extcpu -- 63:32 of interrput vector\nspecial reg : write 1 to clear type",
    /* CRU_CRU_INTERRUPT_STATUS_REG1_R8051 */ "INTERRUPT_STATUS_REG1_R8051: interrupt status reg1 r8051 -- 63:32 of interrput vector\nspecial reg : write 1 to clear type",
    /* CRU_CRU_IP_RESET_REG_CRU  */ "CRU_RESET: reset for CRU blocks\n: active low.\nbit0 : otpc cmic_rst_l\nbit1 : rom\nbit2 : cru nic\nbit3 : eeprom\nbit4 : r8051\nbit5 : timesync\nbit6 : timesync apb resetb\nbit7 : avs apb resetb\nbit8 : bisr resetb (i_jtag_otp_resetb)\nothers : reserved",
    /* CRU_CRU_IP_SYSTEM_RESET   */ "SYSTEM_PERIPHERAL_RESET: System peripheral reset for M7ss\nbit0 : smbus(i2c)\nbit1 : uart --released by default\nbit2 : cmic_miim(mdio)\nbit3 : gpio\nbit4 : wdog\nbit5 : timer\nbit6 : Reserved\nbit7 : Reserved\nbit8 : ARM spi(PL022) + SPI master fsm\nbit9 : spi slave --released by default\nbit10 : qspi --released by default\nbit11 : hpa\nbit12 : Reserved\nbit13 : nic400(m7ss) --released by default\nbit14 : DAP --released by default\nbit15 : M7 sysreset\nbit16 : M7 poreset --released by default\nbit17 : coresight reset\nbit18 : pwm\nbit19 : rng\nbit20 : m7 dbgreset --released by default",
    /* CRU_CRU_IP_SYSTEM_RESET2  */ "SYSTEM_PERIPHERAL_RESET2: System peripheral reset 2 for gphy_dig0\nactive low.\nbit0 : egphy0 apb resetn\nbit1 : egphy0 IP resetn ; note this IP is held in reset regardless of this bit when gphy0to3_dis otp is set\nbit2 : gphy0 sw resetn\nbit3 : umac0 resetn\nbit4 : umac0 sync sw resetn\nbit5 : umac0 mib sync sw resetn\nbit6 : umac1 resetn\nbit7 : umac1 sync sw resetn\nbit8 : umac1 mib sync sw resetn\nbit9 : umac2 resetn\nbit10 : umac2 sync sw resetn\nbit11 : umac2 mib sync sw resetn\nbit12 : umac3 resetn\nbit13 : umac3 sync sw resetn\nbit14 : umac3 mib sync sw resetn\nothers : reserved",
    /* CRU_CRU_IP_SYSTEM_RESET3  */ "SYSTEM_PERIPHERAL_RESET2: System peripheral reset 2 for gphy_dig1\nactive low.\nbit0 : egphy1 apb resetn\nbit1 : egphy1 IP resetn ; note this IP is held in reset regardless of this bit when gphy4to7_dis otp is set\nbit2 : gphy1 sw resetn\nbit3 : umac4 resetn\nbit4 : umac4 sync sw resetn\nbit5 : umac4 mib sync sw resetn\nbit6 : umac5 resetn\nbit7 : umac5 sync sw resetn\nbit8 : umac5 mib sync sw resetn\nbit9 : umac6 resetn\nbit10 : umac6 sync sw resetn\nbit11 : umac6 mib sync sw resetn\nbit12 : umac7 resetn\nbit13 : umac7 sync sw resetn\nbit14 : umac7 mib sync sw resetn\nothers : reserved",
    /* CRU_CRU_IP_SYSTEM_RESET4  */ "SYSTEM_PERIPHERAL_RESET4: System peripheral reset 4 for sw_top\nactive low.\nbit0 : npa resetn\nbit1 : npa csr resetn\nbit2 : cb resetn\nbit3 : umac14 resetn\nbit4 : port14 gmii_iomux resetn; note : this IP is held in reset regardless of this bit when rgmii_dis otp is set\nbit5 : umac14 sync sw resetn\nbit6 : umac14 mib sync sw resetn\nbit7 : sw_top apb interface resetn\nothers : reserved",
    /* CRU_CRU_IP_SYSTEM_RESET5  */ "SYSTEM_PERIPHERAL_RESET5: System peripheral reset 5 for qsgmii_combo_wrapper and avr_portmacro\nactive low\nbit0 : qsgmii rstb_hw\nbit1 : qsgmii rstb_mdioregs\nbit2 : qsgmii rstb_pll\nbit3 : umac8 resetn\nbit4 : umac8 sync sw resetn\nbit5 : umac8 mib sync sw resetn\nbit6 : umac9 resetn\nbit7 : umac9 sync sw resetn\nbit8 : umac9 mib sync sw resetn\nbit9 : qsgmii_combo_wrapper apb resetn\nbit10-15 : reserved\nbit16 : avr_portmacro apb resetn\nbit17 : portmacro resetn\nbit18 : led controller resetn\nbit19 : portmacro : eagle0 resetn ; note : this IP is held in reset regardless of this bit when xfi0_dis otp is set\nbit20 : portmacro : eagle1 resetn ; note : this IP is held in reset regardless of this bit when xfi1_dis otp is set\nothers : reserved",
    /* CRU_CRU_KEEPALIVE_ACROSS_WDOG_CONTROL_REGISTER */ "VALUE: this general purpose register is NOT reseted by wdog reset and SPI reset\nthis can be used to pass information across wdog/SPI initiated resets",
    /* CRU_CRU_LDO_CONTROL_OVERRIDE_ENA */ "LDO_REG_OVERRIDE: LDO control register enable. This is an register override enable bit.",
    /* CRU_CRU_LDO_CTRL_REG      */ "VREG_CTRL: Vreg control bits.\nLDO_PD_CTRL: LDO Power down.",
    /* CRU_CRU_LED_CONTROLLER_CFG0 */ "LED_CONTROLLER_CFG0: led controller config 0",
    /* CRU_CRU_LED_CONTROLLER_CFG1 */ "LED_CONTROLLER_CFG1: led controller config 1",
    /* CRU_CRU_LED_DELAY_CONTROL_REGISTER */ "LED_INTRA_DELAY: led intra delay\nLED_OUTPUT_DELAY: led output delay",
    /* CRU_CRU_M7SC_CRSR_CPU_RESET_REGISTER */ "LOCKUP_RESET: when 0 last cpu reset was not due to lockup. when 1 last cpu reset was due to lockup\nr8051 needs to update this when reseting M7 due to lockup ; this does not get updated by hardware automatically\nSOFT_RESET: when 0 last cpu reset was not due to software/debugger reset. when 1 last reset was due\n8051/M7 needs to update this when soft-reseting the M7; this does not get updated by hardware automatically\nWDOG_RESET: when 0 last cpu reset was not due to watchdog reset. when 1 last cpu reset was due\n8051 needs to update this when reseting M7 due to wdog reset interrupt(and wdog reset is NOT configured to reset whole chip); this does not get updated by hardware automatically\nPO_RESET: when 0 Last cpu reset was not due to POR. when 1 last cpu reset was due to poresetn\n8051 needs to update this when reseting M7 with poresetn; this does not get updated by hardware automatically",
    /* CRU_CRU_M7_RESTART_REGISTER */ "M7_RESTART: M7_restart_register\nspecial reg: write 1 to pulse; it auto-clears",
    /* CRU_CRU_M7_TO_EXTCPU_INTR_REG */ "M7_TO_EXTCPU_INTR_REG: m7 to extcpu interrupt",
    /* CRU_CRU_M7_TO_EXTCPU_MAILBOX0_REG */ "M7_TO_EXTCPU_MAILBOX0_REG: m7 to extcpu mailbox data LS-4bytes",
    /* CRU_CRU_M7_TO_EXTCPU_MAILBOX1_REG */ "M7_TO_EXTCPU_MAILBOX1_REG: m7 to extcpu mailbox data MS-4bytes\nwrite of non-zero value generates a level interrupt\nwrite of all-zero value clears the interrupt",
    /* CRU_CRU_M7_TO_R8051_INTR_REG */ "M7_TO_R8051_INTR_REG: m7 to r8051 interrupt",
    /* CRU_CRU_M7_TO_R8051_MAILBOX0_REG */ "M7_TO_R8051_MAILBOX0_REG: m7 to r8051 mailbox data LS-4bytes",
    /* CRU_CRU_M7_TO_R8051_MAILBOX1_REG */ "M7_TO_R8051_MAILBOX1_REG: m7 to r8051 mailbox data MS-4bytes\nwrite of non-zero value generates a level interrupt\nwrite of all-zero value clears the interrupt",
    /* CRU_CRU_MDIO_VOL_SEL_CONTROL_REGISTER */ "MDIO_VOL_SEL: voltage select for MDIO segment\n1 - 2.5/3.3V\n0 - 1.2V",
    /* CRU_CRU_MFIO_CONTROL_REGISTER */ "MFIO_CONTROL: MFIO Control Register\nbit 1:0 corresponds to MFIO0; 2'b01 : uart_rxd, 2'b00/2'b11 : gpio_0, 2'b10 : gpio_0\nbit 3:2 corresponds to MFIO1; 2'b01 : uart_txd, 2'b00/2'b11 : gpio_1, 2'b10 : clkout\nbit 5:4 corresponds to MFIO2; 2'b01 : clkout, 2'b00/2'b11 : gpio_2, 2'b10 : xfp0_mod_abs\nbit 7:6 corresponds to MFIO3; 2'b01 : pwm0, 2'b00/2'b11 : gpio_3, 2'b10 : xfp0_intr_n\nbit 9:8 corresponds to MFIO4; 2'b01 : clkout, 2'b00/2'b11 : gpio_4, 2'b10 : xfp0_tx_dis\nbit 11:10 corresponds to MFIO5; 2'b01 : pwm1, 2'b00/2'b11 : gpio_5, 2'b10 : xfp0_mod_desel\nbit 13:12 corresponds to MFIO6; 2'b01 : pwm2, 2'b00/2'b11 : gpio_6, 2'b10 : xfp0_rx_los\nbit 15:14 corresponds to MFIO7; 2'b01 : pwm3, 2'b00/2'b11 : gpio_7, 2'b10 : xfp0_rst\nbit 17:16 corresponds to MFIO8; 2'b01 : gpio_8, 2'b00/2'b11 : gpio_8, 2'b10 : xfp0_mod_nr\nbit 19:18 corresponds to MFIO9; 2'b01 : gpio_9, 2'b00/2'b11 : gpio_9, 2'b10 : xfp1_mod_desel\nbit 21:20 corresponds to MFIO10; 2'b01 : gpio_10, 2'b00/2'b11 : gpio_10, 2'b10 : xfp1_intr_n\nbit 23:22 corresponds to MFIO11; 2'b01 : gpio_11, 2'b00/2'b11 : gpio_11, 2'b10 : xfp1_tx_dis\nbit 25:24 corresponds to MFIO12; 2'b01 : gpio_12, 2'b00/2'b11 : gpio_12, 2'b10 : xfp1_mod_abs\nbit 27:26 corresponds to MFIO13; 2'b01 : gpio_13, 2'b00/2'b11 : gpio_13, 2'b10 : xfp1_rx_los\nbit 29:28 corresponds to MFIO14; 2'b01 : gpio_14, 2'b00/2'b11 : gpio_14, 2'b10 : xfp1_rst\nbit 31:30 corresponds to MFIO15; 2'b01 : gpio_15, 2'b00/2'b11 : gpio_15, 2'b10 : xfp1_mod_nr",
    /* CRU_CRU_MFIO_CONTROL_REGISTER_2 */ "MFIO_CONTROL_2: 31 - unused in A0; used in B0 : in B0, value 0 indicates A0 MFIO muxing; value 1 indicates B0 MFIO muxing; defaults to A0 muxing\n30:1 unused\n0 - unused in A0; used in B0 : in B0, value 0 indicates PAD_SS1 is connected to GPIO16; value 1 indicates PAD_SS1 is connected to SPIM; defaults to GPIO16",
    /* CRU_CRU_MODEL_ID_REG      */ "MODEL_ID: model id",
    /* CRU_CRU_OEB_ENABLE_REGISTER */ "OEB_EN_CONTROL: Output Enable control\n0 : all IOs are forced to be in input mode\n1 : IO direction is based on IO functionality",
    /* CRU_CRU_OTP_OVERRIDE_EN0_REGISTER */ "OTP_OVERRIDE_ENABLE0: otp override enable control0",
    /* CRU_CRU_OTP_OVERRIDE_EN1_REGISTER */ "OTP_OVERRIDE_ENABLE1: otp override enable control1",
    /* CRU_CRU_OTP_OVERRIDE_EN2_REGISTER */ "OTP_OVERRIDE_ENABLE2: otp override enable control2",
    /* CRU_CRU_OTP_OVERRIDE_EN3_REGISTER */ "OTP_OVERRIDE_ENABLE3: otp override enable control3",
    /* CRU_CRU_OTP_OVERRIDE_VALUE0_REGISTER */ "OTP_VALUE0_OVERRIDE: otp override value0 register",
    /* CRU_CRU_OTP_OVERRIDE_VALUE1_REGISTER */ "OTP_VALUE1_OVERRIDE: otp override value1 register",
    /* CRU_CRU_OTP_OVERRIDE_VALUE2_REGISTER */ "OTP_VALUE2_OVERRIDE: otp override value2 register",
    /* CRU_CRU_OTP_OVERRIDE_VALUE3_REGISTER */ "OTP_VALUE3_OVERRIDE: otp override value3 register",
    /* CRU_CRU_OTP_STATUS_REGISTER */ "OTP_DONE: otp done\nBISR_DONE: bisr done",
    /* CRU_CRU_OTP_STATUS_VALUE_REGISTER0 */ "OTP_STATUS_VALUE_REG0: capture the Otp value after software override",
    /* CRU_CRU_OTP_STATUS_VALUE_REGISTER1 */ "OTP_STATUS_VALUE_REG1: capture the Otp value after software override",
    /* CRU_CRU_OTP_STATUS_VALUE_REGISTER2 */ "OTP_STATUS_VALUE_REG2: capture the Otp value after software override",
    /* CRU_CRU_OTP_STATUS_VALUE_REGISTER3 */ "OTP_STATUS_VALUE_REG3: capture the Otp value after software override",
    /* CRU_CRU_PAD_CONTROL_PDN_REGISTER */ "PDN_CTRL_0: pull down control for intr0\nPDN_CTRL_1: pull down control for ss0\nPDN_CTRL_2: pull down control for data0\nPDN_CTRL_3: pull down control for data1\nPDN_CTRL_4: pull down control for data2\nPDN_CTRL_5: pull down control for data3\nPDN_CTRL_6: pull down control for sck0\nPDN_CTRL_7: pull down control for ss1\nPDN_CTRL_8: pull down control for miso1\nPDN_CTRL_9: pull down control for mosi1\nPDN_CTRL_10: pull down control for sck1\nPDN_CTRL_11: pull down control for ss2\nPDN_CTRL_12: pull down control for miso2\nPDN_CTRL_13: pull down control for mosi2\nPDN_CTRL_14: pull down control for sck2\nPDN_CTRL_15: pull down control for trst_b\nPDN_CTRL_16: pull down control for tms\nPDN_CTRL_17: pull down control for tdi\nPDN_CTRL_18: pull down control for tdo\nPDN_CTRL_19: pull down control for tck\nPDN_CTRL_20: pull down control for jtce0\nPDN_CTRL_21: pull down control for jtce1\nPDN_CTRL_22: pull down control for ledclk\nPDN_CTRL_23: pull down control for leddata\nPDN_CTRL_24: pull down control for mdc\nPDN_CTRL_25: pull down control for mdio\nPDN_CTRL_26: pull down control for led2\nPDN_CTRL_27: pull down control for led3\nPDN_CTRL_28: pull down control for led4\nPDN_CTRL_29: pull down control for led5\nPDN_CTRL_30: pull down control for led6\nPDN_CTRL_31: pull down control for led7",
    /* CRU_CRU_PAD_CONTROL_PDN_REGISTER_2 */ "PDN_CTRL_2_0: pull down control for led8\nPDN_CTRL_2_1: pull down control for led9\nPDN_CTRL_2_2: pull down control for led10\nPDN_CTRL_2_3: pull down control for led11\nPDN_CTRL_2_4: pull down control for led12\nPDN_CTRL_2_5: pull down control for led13\nPDN_CTRL_2_6: pull down control for led14\nPDN_CTRL_2_7: pull down control for led15\nPDN_CTRL_2_8: pull down control for led16\nPDN_CTRL_2_9: pull down control for led17\nPDN_CTRL_2_10: pull down control for led18\nPDN_CTRL_2_11: pull down control for led19\nPDN_CTRL_2_12: pull down control for led20\nPDN_CTRL_2_13: pull down control for led21\nPDN_CTRL_2_14: pull down control for led22\nPDN_CTRL_2_15: pull down control for led23\nPDN_CTRL_2_16: pull down control for led24\nPDN_CTRL_2_17: pull down control for led25\nPDN_CTRL_2_18: pull down control for led26\nPDN_CTRL_2_19: pull down control for led27\nPDN_CTRL_2_20: pull down control for led28\nPDN_CTRL_2_21: pull down control for led29\nPDN_CTRL_2_22: pull down control for led30\nPDN_CTRL_2_23: pull down control for led31\nPDN_CTRL_2_24: pull down control for led0\nPDN_CTRL_2_25: pull down control for led1\nPDN_CTRL_2_26: pull down control for led52\nPDN_CTRL_2_27: pull down control for led53\nPDN_CTRL_2_28: pull down control for syncin_1588\nPDN_CTRL_2_29: pull down control for syncout_1588\nPDN_CTRL_2_30: pull down control for led32\nPDN_CTRL_2_31: pull down control for led33",
    /* CRU_CRU_PAD_CONTROL_PDN_REGISTER_3 */ "PDN_CTRL_3_0: pull down control for led34\nPDN_CTRL_3_1: pull down control for led35\nPDN_CTRL_3_2: pull down control for led36\nPDN_CTRL_3_3: pull down control for led37\nPDN_CTRL_3_4: pull down control for led38\nPDN_CTRL_3_5: pull down control for led39\nPDN_CTRL_3_6: pull down control for led40\nPDN_CTRL_3_7: pull down control for led41\nPDN_CTRL_3_8: pull down control for led42\nPDN_CTRL_3_9: pull down control for led43\nPDN_CTRL_3_10: pull down control for led44\nPDN_CTRL_3_11: pull down control for led45\nPDN_CTRL_3_12: pull down control for led46\nPDN_CTRL_3_13: pull down control for led47\nPDN_CTRL_3_14: pull down control for led48\nPDN_CTRL_3_15: pull down control for led49\nPDN_CTRL_3_16: pull down control for led50\nPDN_CTRL_3_17: pull down control for led51\nPDN_CTRL_3_18: pull down control for synce_recov_clk_valid0\nPDN_CTRL_3_19: pull down control for synce_recov_clk0\nPDN_CTRL_3_20: pull down control for synce_recov_clk1\nPDN_CTRL_3_21: pull down control for sfp8_tx_fault\nPDN_CTRL_3_22: pull down control for synce_recov_clk_valid1\nPDN_CTRL_3_23: pull down control for synce_refclkout\nPDN_CTRL_3_24: pull down control for sfp8_tx_dis\nPDN_CTRL_3_25: pull down control for sfp8_los\nPDN_CTRL_3_26: pull down control for sfp8_mod_def0\nPDN_CTRL_3_27: pull down control for sfp9_tx_fault\nPDN_CTRL_3_28: pull down control for sfp9_tx_dis\nPDN_CTRL_3_29: pull down control for sfp9_los\nPDN_CTRL_3_30: pull down control for sfp9_mod_def0\nPDN_CTRL_3_31: pull down control for sfp10_tx_fault",
    /* CRU_CRU_PAD_CONTROL_PDN_REGISTER_4 */ "PDN_CTRL_4_0: pull down control for sfp10_tx_dis\nPDN_CTRL_4_1: pull down control for sfp10_los\nPDN_CTRL_4_2: pull down control for sfp10_mod_def0\nPDN_CTRL_4_3: pull down control for sfp11_tx_fault\nPDN_CTRL_4_4: pull down control for sfp11_tx_dis\nPDN_CTRL_4_5: pull down control for sfp11_los\nPDN_CTRL_4_6: pull down control for sfp11_mod_def0\nPDN_CTRL_4_7: pull down control for synce_refclkout_valid\nPDN_CTRL_4_8: pull down control for mfio0\nPDN_CTRL_4_9: pull down control for mfio1\nPDN_CTRL_4_10: pull down control for mfio2\nPDN_CTRL_4_11: pull down control for mfio3\nPDN_CTRL_4_12: pull down control for mfio4\nPDN_CTRL_4_13: pull down control for mfio5\nPDN_CTRL_4_14: pull down control for mfio6\nPDN_CTRL_4_15: pull down control for mfio7\nPDN_CTRL_4_16: pull down control for mfio8\nPDN_CTRL_4_17: pull down control for mfio9\nPDN_CTRL_4_18: pull down control for mfio10\nPDN_CTRL_4_19: pull down control for mfio11\nPDN_CTRL_4_20: pull down control for mfio12\nPDN_CTRL_4_21: pull down control for mfio13\nPDN_CTRL_4_22: pull down control for mfio14\nPDN_CTRL_4_23: pull down control for mfio15",
    /* CRU_CRU_PAD_CONTROL_PDN_REGISTER_5 */ "PDN_CTRL_5_0: pull down control for imp_txd0\nPDN_CTRL_5_1: pull down control for imp_txd1\nPDN_CTRL_5_2: pull down control for imp_txd2\nPDN_CTRL_5_3: pull down control for imp_txd3\nPDN_CTRL_5_4: pull down control for imp_txden\nPDN_CTRL_5_5: pull down control for imp_txclk\nPDN_CTRL_5_6: pull down control for imp_rxdv\nPDN_CTRL_5_7: pull down control for imp_rxclk\nPDN_CTRL_5_8: pull down control for imp_rxd0\nPDN_CTRL_5_9: pull down control for imp_rxd1\nPDN_CTRL_5_10: pull down control for imp_rxd2\nPDN_CTRL_5_11: pull down control for imp_rxd3",
    /* CRU_CRU_PAD_CONTROL_PUP_REGISTER */ "PUP_CTRL_0: pull up control for intr0\nPUP_CTRL_1: pull up control for ss0\nPUP_CTRL_2: pull up control for data0\nPUP_CTRL_3: pull up control for data1\nPUP_CTRL_4: pull up control for data2\nPUP_CTRL_5: pull up control for data3\nPUP_CTRL_6: pull up control for sck0\nPUP_CTRL_7: pull up control for ss1\nPUP_CTRL_8: pull up control for miso1\nPUP_CTRL_9: pull up control for mosi1\nPUP_CTRL_10: pull up control for sck1\nPUP_CTRL_11: pull up control for ss2\nPUP_CTRL_12: pull up control for miso2\nPUP_CTRL_13: pull up control for mosi2\nPUP_CTRL_14: pull up control for sck2\nPUP_CTRL_15: pull up control for trst_b\nPUP_CTRL_16: pull up control for tms\nPUP_CTRL_17: pull up control for tdi\nPUP_CTRL_18: pull up control for tdo\nPUP_CTRL_19: pull up control for tck\nPUP_CTRL_20: pull up control for jtce0\nPUP_CTRL_21: pull up control for jtce1\nPUP_CTRL_22: pull up control for ledclk\nPUP_CTRL_23: pull up control for leddata\nPUP_CTRL_24: pull up control for mdc\nPUP_CTRL_25: pull up control for mdio\nPUP_CTRL_26: pull up control for led2\nPUP_CTRL_27: pull up control for led3\nPUP_CTRL_28: pull up control for led4\nPUP_CTRL_29: pull up control for led5\nPUP_CTRL_30: pull up control for led6\nPUP_CTRL_31: pull up control for led7",
    /* CRU_CRU_PAD_CONTROL_PUP_REGISTER_2 */ "PUP_CTRL_2_0: pull up control for led8\nPUP_CTRL_2_1: pull up control for led9\nPUP_CTRL_2_2: pull up control for led10\nPUP_CTRL_2_3: pull up control for led11\nPUP_CTRL_2_4: pull up control for led12\nPUP_CTRL_2_5: pull up control for led13\nPUP_CTRL_2_6: pull up control for led14\nPUP_CTRL_2_7: pull up control for led15\nPUP_CTRL_2_8: pull up control for led16\nPUP_CTRL_2_9: pull up control for led17\nPUP_CTRL_2_10: pull up control for led18\nPUP_CTRL_2_11: pull up control for led19\nPUP_CTRL_2_12: pull up control for led20\nPUP_CTRL_2_13: pull up control for led21\nPUP_CTRL_2_14: pull up control for led22\nPUP_CTRL_2_15: pull up control for led23\nPUP_CTRL_2_16: pull up control for led24\nPUP_CTRL_2_17: pull up control for led25\nPUP_CTRL_2_18: pull up control for led26\nPUP_CTRL_2_19: pull up control for led27\nPUP_CTRL_2_20: pull up control for led28\nPUP_CTRL_2_21: pull up control for led29\nPUP_CTRL_2_22: pull up control for led30\nPUP_CTRL_2_23: pull up control for led31\nPUP_CTRL_2_24: pull up control for led0\nPUP_CTRL_2_25: pull up control for led1\nPUP_CTRL_2_26: pull up control for led52\nPUP_CTRL_2_27: pull up control for led53\nPUP_CTRL_2_28: pull up control for syncin_1588\nPUP_CTRL_2_29: pull up control for syncout_1588\nPUP_CTRL_2_30: pull up control for led32\nPUP_CTRL_2_31: pull up control for led33",
    /* CRU_CRU_PAD_CONTROL_PUP_REGISTER_3 */ "PUP_CTRL_3_0: pull up control for led34\nPUP_CTRL_3_1: pull up control for led35\nPUP_CTRL_3_2: pull up control for led36\nPUP_CTRL_3_3: pull up control for led37\nPUP_CTRL_3_4: pull up control for led38\nPUP_CTRL_3_5: pull up control for led39\nPUP_CTRL_3_6: pull up control for led40\nPUP_CTRL_3_7: pull up control for led41\nPUP_CTRL_3_8: pull up control for led42\nPUP_CTRL_3_9: pull up control for led43\nPUP_CTRL_3_10: pull up control for led44\nPUP_CTRL_3_11: pull up control for led45\nPUP_CTRL_3_12: pull up control for led46\nPUP_CTRL_3_13: pull up control for led47\nPUP_CTRL_3_14: pull up control for led48\nPUP_CTRL_3_15: pull up control for led49\nPUP_CTRL_3_16: pull up control for led50\nPUP_CTRL_3_17: pull up control for led51\nPUP_CTRL_3_18: pull up control for synce_recov_clk_valid0\nPUP_CTRL_3_19: pull up control for synce_recov_clk0\nPUP_CTRL_3_20: pull up control for synce_recov_clk1\nPUP_CTRL_3_21: pull up control for sfp8_tx_fault\nPUP_CTRL_3_22: pull up control for synce_recov_clk_valid1\nPUP_CTRL_3_23: pull up control for synce_refclkout\nPUP_CTRL_3_24: pull up control for sfp8_tx_dis\nPUP_CTRL_3_25: pull up control for sfp8_los\nPUP_CTRL_3_26: pull up control for sfp8_mod_def0\nPUP_CTRL_3_27: pull up control for sfp9_tx_fault\nPUP_CTRL_3_28: pull up control for sfp9_tx_dis\nPUP_CTRL_3_29: pull up control for sfp9_los\nPUP_CTRL_3_30: pull up control for sfp9_mod_def0\nPUP_CTRL_3_31: pull up control for sfp10_tx_fault",
    /* CRU_CRU_PAD_CONTROL_PUP_REGISTER_4 */ "PUP_CTRL_4_0: pull up control for sfp10_tx_dis\nPUP_CTRL_4_1: pull up control for sfp10_los\nPUP_CTRL_4_2: pull up control for sfp10_mod_def0\nPUP_CTRL_4_3: pull up control for sfp11_tx_fault\nPUP_CTRL_4_4: pull up control for sfp11_tx_dis\nPUP_CTRL_4_5: pull up control for sfp11_los\nPUP_CTRL_4_6: pull up control for sfp11_mod_def0\nPUP_CTRL_4_7: pull up control for synce_refclkout_valid\nPUP_CTRL_4_8: pull up control for mfio0\nPUP_CTRL_4_9: pull up control for mfio1\nPUP_CTRL_4_10: pull up control for mfio2\nPUP_CTRL_4_11: pull up control for mfio3\nPUP_CTRL_4_12: pull up control for mfio4\nPUP_CTRL_4_13: pull up control for mfio5\nPUP_CTRL_4_14: pull up control for mfio6\nPUP_CTRL_4_15: pull up control for mfio7\nPUP_CTRL_4_16: pull up control for mfio8\nPUP_CTRL_4_17: pull up control for mfio9\nPUP_CTRL_4_18: pull up control for mfio10\nPUP_CTRL_4_19: pull up control for mfio11\nPUP_CTRL_4_20: pull up control for mfio12\nPUP_CTRL_4_21: pull up control for mfio13\nPUP_CTRL_4_22: pull up control for mfio14\nPUP_CTRL_4_23: pull up control for mfio15",
    /* CRU_CRU_PAD_CONTROL_PUP_REGISTER_5 */ "PUP_CTRL_5_0: pull up control for imp_txd0\nPUP_CTRL_5_1: pull up control for imp_txd1\nPUP_CTRL_5_2: pull up control for imp_txd2\nPUP_CTRL_5_3: pull up control for imp_txd3\nPUP_CTRL_5_4: pull up control for imp_txden\nPUP_CTRL_5_5: pull up control for imp_txclk\nPUP_CTRL_5_6: pull up control for imp_rxdv\nPUP_CTRL_5_7: pull up control for imp_rxclk\nPUP_CTRL_5_8: pull up control for imp_rxd0\nPUP_CTRL_5_9: pull up control for imp_rxd1\nPUP_CTRL_5_10: pull up control for imp_rxd2\nPUP_CTRL_5_11: pull up control for imp_rxd3",
    /* CRU_CRU_PAD_CONTROL_REGISTER */ "HYS_EN_CTRL_0: hys_en for intr0, qspi pads, spi1 pads, spi2 pads\nHYS_EN_CTRL_1: hys_en for jtag pads, ledclk/leddata, mdc/mdio\nHYS_EN_CTRL_2: hys_en for led2-17\nHYS_EN_CTRL_3: hys_en for led18-31, led0-1\nHYS_EN_CTRL_4: hys_en for led52-53, 1588 pads, led32-37\nHYS_EN_CTRL_5: hys_en for led38-49\nHYS_EN_CTRL_6: hys_en for led50-51, synce recovered clock valid0/1, recovered clock 0/1, recovered refclkout, sfp8 tx_fault/los/tx_dis/mod_def0, sfp9 tx_fault\nHYS_EN_CTRL_7: hys_en for sfp9 tx_dis/los/mod_def0, sfp10/11 tx_fault/los/tx_dis/mod_def0, synce refclkout valid\nHYS_EN_CTRL_8: hys_en for mfio0-15\nHYS_EN_CTRL_9: unused\nSRC_CTRL_0: src for intr0, qspi pads, spi1 pads, spi2 pads\nSRC_CTRL_1: src for jtag pads, ledclk/leddata, mdc/mdio\nSRC_CTRL_2: src for led2-17\nSRC_CTRL_3: src for led18-31, led0-1\nSRC_CTRL_4: src for led52-53, 1588 pads, led32-37\nSRC_CTRL_5: src for led38-49\nSRC_CTRL_6: src for led50-51, synce recovered clock valid0/1, recovered clock 0/1, recovered refclkout, sfp8 tx_fault/los/tx_dis/mod_def0, sfp9 tx_fault\nSRC_CTRL_7: src for sfp9 tx_dis/los/mod_def0, sfp10/11 tx_fault/los/tx_dis/mod_def0, synce refclkout valid\nSRC_CTRL_8: src for mfio0-15\nSRC_CTRL_9: src for imp rgmii pads\nIND_CTRL: ind control for all pads except testmode0/1/2/3/4, resetb\n0 : input is normal; 1 : input is disabled",
    /* CRU_CRU_PAD_CONTROL_REGISTER_2 */ "SEL_CTRL_0: sel control for intr0, qspi pads, spi1 pads, spi2 pads\nSEL_CTRL_1: sel control for jtag pads, ledclk/leddata, mdc/mdio\nSEL_CTRL_2_3: sel control for led2-17, led18-31, led0-1\nSEL_CTRL_4: sel control for led52-53, 1588 pads, led32-37\nSEL_CTRL_5: sel control for led38-49\nSEL_CTRL_6: sel control for led50-51, synce recovered clock valid0/1, recovered clock 0/1, recovered refclkout, sfp8 tx_fault/los/tx_dis/mod_def0, sfp9 tx_fault\nSEL_CTRL_7: sel control for sfp9 tx_dis/los/mod_def0, sfp10/11 tx_fault/los/tx_dis/mod_def0, synce refclkout valid\nSEL_CTRL_8: sel control for mfio0-15\nSEL_CTRL_9: sel control for imp rgmii pads",
    /* CRU_CRU_PHY_SERDES_PLL_STATUS_REGISTER */ "GPHY0_PLL_LOCK: gphy0 pll lock\nGPHY1_PLL_LOCK: gphy1 pll lock\nEAGLE0_PLL_LOCK: eagle0 pll lock\nEAGLE1_PLL_LOCK: eagle1 pll lock\nSGMII_PLL_LOCK: sgmii pll lock",
    /* CRU_CRU_PLL1_LOOP_CTRL1   */ "OUTPUT_ISOLATION_EN: output isolation bit, pll outputs are pulled down\nINPUT_ISOLATION_EN: input isolation bit, pll inputs are pulled down\nPOWER_ON_MODE: Power ON/Down control bit\nREF_CLK_PRE_DIV_CTRL: Input reference clk pre-divider control\nFEEDBACK_DIVIDER_CTRL: feedback divider control\nFAST_LOCKING_CTRL: fast locking contrl\nGAIN_CTRL_INTEGRATOR: Gain of P/I filter integrator path during fine phase acquisition mode.\nGAIN_CTRL_PROPORTIONAL: Gain of P/I filter proportional path during fine phase acquisition mode.",
    /* CRU_CRU_PLL1_LOOP_CTRL2   */ "FRACTIONAL_FEEDBACK_DIV_CTRL: Fractional feedback divider control.",
    /* CRU_CRU_PLL1_LOOP_CTRL3   */ "PLL1_CONFIG_REG: PLL config registers Lower 32 bits",
    /* CRU_CRU_PLL1_LOOP_CTRL4   */ "PLL1_CONFIG_REG2: Pll config registers Upper 32 bits",
    /* CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL1 */ "BYPASS_MODE_EN: bypass mode enable for all the channels\nCHANNEL_ENABLE: enable for all post divider channels\nHOLD_ENABLE: Hold enable for all post divider channels.\nPOST_DIV_RATIO_CH0: post divider ratio to get 500mhz clock for timesync\nPROGRAM_DELAY_FOR_CH0: Programmable delay for post divider channel-0",
    /* CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL2 */ "POST_DIV_FOR_CH1: post div ratio to get 200mhz clockout for NIC\nPROGRAM_DELAY_FOR_CH1: Progammable delay for post div channel-1\nPOST_DIV_FOR_CH2: post div ratio to get 333mhz clockout for CBCLK\nPROGAM_DELAY_FOR_CH2: Progammable delay for post div channel-2\nPOST_DIV_RATIO_FOR_CH3: post div ratio to get 40 Mhz clockout for qspi ioclk\nPROGAM_DELAY_FOR_CH3: Progammable delay for post div channel-3",
    /* CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL3 */ "POST_DIV_FOR_CH4: post div ratio to get 200mhz clockout for M7\nPROGRAM_DELAY_FOR_CH4: programmable delay for post div channel-4\nPOST_DIV_FOR_CH5: Post div ratio to get 400Mhz clockout for portmacro\nPROGRAM_DELAY_FOR_CH5: progammable delay for post div channel-5",
    /* CRU_CRU_PLL1_RESET_CTRL   */ "GLOBAL_RESET: pll i_resetb\nPOST_RESET: reset for all post divider channels",
    /* CRU_CRU_PLL1_SPECTRUM_CONTROL */ "SPECTRUM_MODE_LIMIT_CTRL: Spread spectrum mode limit control\nMODE_LIMIT_CTRL_EN: Enable bit for spectrum mode",
    /* CRU_CRU_PLL1_SPECTRUM_CONTROL2 */ "SPECTRUM_MODE_STEP_CTRL: spread spectrum mode step size control",
    /* CRU_CRU_PLL1_STATUS       */ "PLL1_LOCK: Lock detector output\nPLL1_LOCK_LOST: lock lost bit\nSTATUS_FOR_TEST: status output bus",
    /* CRU_CRU_PVT_ADC_DATA      */ "MON_DATA: pvt_montr_data",
    /* CRU_CRU_PVT_CTRL1         */ "ADC_RESETB: pvt_adc_resetb\nMON_PWRDN: pvt_mntr_pwrdn\nMON_SEL: pvt_montr_sel\nPVT_AVS_SENSORS_OBSERVE_EN: pvt_avs_sensors_observe_en\nPVT_AVS_SENSOR_IDX: pvt_avs_sensor_idx\nPVT_AVS_TAP_AVS_READY: pvt_avs_tap_avs_ready\nPVT_AVS_TAP_AVS_ENABLE: pvt_avs_tap_avs_enable",
    /* CRU_CRU_PVT_CTRL2         */ "MON_CTRL: pvt_mntr_ctrl",
    /* CRU_CRU_PVT_DAC_DATA      */ "MON_CODE: pvt_montr_dac_code",
    /* CRU_CRU_PVT_STATUS        */ "VAVS_MAX_B0: o_vavs_max_b0\nVAVS_MAX_B1: o_vavs_max_b1\nVAVS_MIN_B0: o_vavs_min_b0\nVAVS_MIN_B1: o_vavs_min_b1\nVAVS_WARN_B0: o_vavs_warning_b0\nVAVS_WARN_B1: o_vavs_warning_b1",
    /* CRU_CRU_QSGMII_PM_CONTROL_REGISTER */ "QSGMII_COMBO_QSGMII_EN_EXT: qsgmii_combo_qsgmii_en_ext\nPM_TSC_CLK_MUX_SELECT: tsc clock mux select\nPM_PVTMON_VAVSMON_PWRDN: pm_pvtmon_VavsMON_pwrdn\nPM_PVTMON_PWRDN: pm_pvtmon_pwrdn\nPM_PVTMON_RESETB: pm_pvtmon_resetb\nPM_RESCAL_PWRDN: pm_rescal_pwrdn\nPM_RESCAL_RESETB: pm_rescal_resetb",
    /* CRU_CRU_R8051_RESTART_REGISTER */ "R8051_RESTART_REGISTER: r8051_restart register\nspecial reg : write 1 to pulse; it auto-clears",
    /* CRU_CRU_R8051_TO_EXTCPU_INTR_REG */ "R8051_TO_EXTCPU_INTR_REG: r8051 to extcpu interrupt",
    /* CRU_CRU_R8051_TO_EXTCPU_MAILBOX0_REG */ "R8051_TO_EXTCPU_MAILBOX0_REG: r8051 to extcpu mailbox data LS-4bytes",
    /* CRU_CRU_R8051_TO_EXTCPU_MAILBOX1_REG */ "R8051_TO_EXTCPU_MAILBOX1_REG: r8051 to extcpu mailbox data MS-4bytes\nwrite of non-zero value generates a level interrupt\nwrite of all-zero value clears the interrupt",
    /* CRU_CRU_R8051_TO_M7_INTR_REG */ "R8051_TO_M7_INTR: r8051 to m7 interrupt",
    /* CRU_CRU_R8051_TO_M7_MAILBOX0_REG */ "R8051_TO_M7_MAILBOX0_REG: r8051 to m7 mailbox data LS-4bytes",
    /* CRU_CRU_R8051_TO_M7_MAILBOX1_REG */ "R8051_TO_M7_MAILBOX1_REG: r8051 to m7 mailbox data MS-4bytes\nwrite of non-zero value generates a level interrupt\nwrite of all-zero value clears the interrupt",
    /* CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER0 */ "RAW_OTP_STATUS_VALUE_REG0: captue the raw otp value",
    /* CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER1 */ "RAW_OTP_STATUS_VALUE_REG1: captue the raw otp value",
    /* CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER2 */ "RAW_OTP_STATUS_VALUE_REG2: captue the raw otp value",
    /* CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER3 */ "RAW_OTP_STATUS_VALUE_REG3: captue the raw otp value",
    /* CRU_CRU_RAW_STRAP_STATUS_REGISTER */ "RAW_STRAP_STATUS_REGISTER: register to capture Raw straps status",
    /* CRU_CRU_RESET_SEQUENCE_REGISTER */ "SPARE: software updates this register after every state of reset sequence; this can be read through JTAG UserDr",
    /* CRU_CRU_REVISION_ID_REG   */ "REVISION_ID: revision id",
    /* CRU_CRU_SEMAPHORE_REG0    */ "SEMAPHORE: value 3'b000 -- IDLE\nvalue 3'b001 -- R8051 in control\nvalue 3'b010 -- M7 in control\nvalue 3'b100 -- Ext CPU in control\nvalue others -- reserved\nspecial reg : hardware state machine updates the value of this reg based on write performed",
    /* CRU_CRU_SEMAPHORE_REG1    */ "SEMAPHORE: value 3'b000 -- IDLE\nvalue 3'b001 -- R8051 in control\nvalue 3'b010 -- M7 in control\nvalue 3'b100 -- Ext CPU in control\nvalue others -- reserved\nspecial reg : hardware state machine updates the value of this reg based on write performed",
    /* CRU_CRU_SEMAPHORE_REG2    */ "SEMAPHORE: value 3'b000 -- IDLE\nvalue 3'b001 -- R8051 in control\nvalue 3'b010 -- M7 in control\nvalue 3'b100 -- Ext CPU in control\nvalue others -- reserved\nspecial reg : hardware state machine updates the value of this reg based on write performed",
    /* CRU_CRU_SEMAPHORE_REG3    */ "SEMAPHORE: value 3'b000 -- IDLE\nvalue 3'b001 -- R8051 in control\nvalue 3'b010 -- M7 in control\nvalue 3'b100 -- Ext CPU in control\nvalue others -- reserved\nspecial reg : hardware state machine updates the value of this reg based on write performed",
    /* CRU_CRU_SFP_CONTROL_REGISTER */ "SFP8_MOD_DEF: sfp8 mod def\nSFP8_TX_DIS: sfp8 tx dis\nSFP9_MOD_DEF: sfp9 mod def\nSFP9_TX_DIS: sfp9 tx dis\nSFP10_MOD_DEF: sfp10 mod def\nSFP10_TX_DIS: sfp10 tx dis\nSFP11_MOD_DEF: sfp11 mod def\nSFP11_TX_DIS: sfp11 tx dis",
    /* CRU_CRU_SFP_TX_FAULT_STATUS_REGISTER */ "SFP8_TX_FAULT: sfp8 tx fault\nSFP9_TX_FAULT: sfp9 tx fault\nSFP10_TX_FAULT: sfp10 tx fault\nSFP11_TX_FAULT: sfp11 tx fault",
    /* CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0 */ "SPARE: 31:3 reserved for ECO; dont use\n2:0 unused in A0; used in B0. In B0 connected to pvtmon i_ctrl[2:0]; defaults to 3'b001",
    /* CRU_CRU_SPARE_ECO_CONTROL_REGISTER_1 */ "SPARE: reserved for ECO; dont use",
    /* CRU_CRU_SPARE_REGISTER0   */ "SPARE_REGISTER0: Spare register0",
    /* CRU_CRU_SPARE_REGISTER1   */ "SPARE_REGISTER1: Spare register1",
    /* CRU_CRU_SPARE_REGISTER2   */ "SPARE_REGISTER2: Spare register2",
    /* CRU_CRU_SPARE_REGISTER3   */ "SPARE_REGISTER3: Spare register3",
    /* CRU_CRU_SPARE_REGISTER4   */ "SPARE_REGISTER4: Spare register4",
    /* CRU_CRU_SPARE_REGISTER5   */ "SPARE_REGISTER5: Spare register5",
    /* CRU_CRU_SPARE_REGISTER6   */ "SPARE_REGISTER6: Spare register6",
    /* CRU_CRU_SPARE_REGISTER7   */ "SPARE_REGISTER7: Spare register7",
    /* CRU_CRU_STRAP_LATCH_ENABLE_CONTROL */ "STRAP_LATCH_EN: to enable the strap latch\n0 : strap latches are transparent\n1 : strap latches are in latched state",
    /* CRU_CRU_STRAP_OVERRIDE_CONTROL_REG */ "STRAP_OVERRIDE_CONTROL: overrides control register",
    /* CRU_CRU_STRAP_OVERRIDE_VALUE_REG */ "STRAP_OVERRIDE_VALUES: Register to capture the values",
    /* CRU_CRU_STRAP_STATUS_REG  */ "STRAP_STATUS_REG: Capture status of straps",
    /* CRU_CRU_SW_TOP_CONTROL_REGISTER */ "CRU_SWTOP_GIOMUX_RGMII_SPD: Speed control of RGMII intf, When 3'b000-10mbps, When 3'b001-100mbps, When 3'b010-1gbps\nCRU_SWTOP_GIOMUX_RGMII_CTL_G: cru swtop giomux rgmii stl g\nCRU_SWTOP_GIOMUX_RGMII_DEL_G: Rgmii Control [3:0] Delay line Selector, [6:4] Delay Value, [7] control to latch the Delay value on rising edge\nCRU_SWTOP_UMAC14_SGMIIP_SPEED_1000: Auto negotiation status to Unimac14. When set indicates the autonegotiated speed is 1G\nCRU_SWTOP_UMAC14_SGMIIP_SPEED_100: Auto negotiation status to Unimac14. When set indicates the autonegotiated speed is 100mbps\nCRU_SWTOP_UMAC14_SGMIIP_SPEED_10: Auto negotiation status to Unimac14. When set indicates the autonegotiated speed is 10mbps\nGMII_IOMUX_DLL_2NS_BYPASS: gmii_iomux_dll_2ns_bypass\nPORT14_LINK: port14_link",
    /* CRU_CRU_TESTMODE_STATUS_REGISTER */ "TESTMODE: bit 0 - testmode0\nbit 1 - testmode1\nbit 2 - testmode2\nbit 3 - testmode3\nbit 4 - testmode4",
    /* CRU_CRU_WDOG_RESET_CONTROL_REGISTER */ "WDOG_RESET_ENABLE: 1 - wdog reset resets the whole chip(except keepalive across wdog control register)\n0 - wdog reset is given to CPUs as interrupt",
    /* CRU_CRU_XFP0_STATUS_REGISTER */ "XFP0_MOD_ABS: xfp0 mod abs\nXFP0_MOD_NR: xfp0 mod nr\nXFP0_RX_LOS: xfp0 rx los",
    /* CRU_CRU_XFP1_STATUS_REGISTER */ "XFP1_MOD_ABS: xfp1 mod abs\nXFP1_MOD_NR: xfp1 mod nr\nXFP1_RX_LOS: xfp1 rx los",
    /* CRU_CRU_XFP_CONTROL_REGISTER */ "XFP0_MOD_DESEL: xfp0 mod desel\nXFP0_RST: xfp0 rst\nXFP0_TX_DIS: xfp0 tx dis\nXFP1_MOD_DESEL: xfp1 mod desel\nXFP1_RST: xfp1 rst\nXFP1_TX_DIS: xfp1 tx dis",
    /* CRU_CRU_XTAL_CONTROL_REG  */ "XTAL_BIAS_CTRL: XTAL Bias current control.\nXTL_D2C_BIAS_CTRL: XTAL D2C Bias current control.\nXTL_P_N_MODE_CTRL: XTAL P/N Common mode control.\nCML_PD: CML output Power down.\nCML_CURRENT_CONTROL: CML Current Control.\nCMOS_OUTPUT_EN: Enable all CMOS output.\nLDO_CTRL: LDO control\nCMOS_CH_EN: cmos channel enable\nDRV_CUR: current drive\nHIPASS: xtal i_hipass\ndefault is 0 for 25 MHz XTAL; 1 for 50 MHz XTAL\nPD_DRV: power down external channel\nXCORE_BIAS: core bias\ndefault is 2h for 25 MHz XTAL; 4h for 50 MHz XTAL\nDIV2_SEL: CML output div2 sel",
    /* CRU_OTPC_BISR_DEBUG_DATA  */ "This register is used to Read the contents of the BISR Debug register inside the\nOTP Controller.",
    /* CRU_OTPC_BISR_LOAD_DONE_STATUS */ "This Register is used to log the status of the BISR LOAD operation.",
    /* CRU_OTPC_BISR_LOAD_STATUS */ "This Register is used to log the status of the BISR LOAD operation.",
    /* CRU_OTPC_CHIP_CONFIG_ECC_STATUS */ "This register is used to indicate the ECC Status of the Chip configuration Section\nin the OTP cell.",
    /* CRU_OTPC_MOTP_CHECKSUM_STATUS */ "The status register is used to indicate if there was a Checksum error in the\nMemory Repair region of the OTP cell.",
    /* CRU_OTPC_OTPC_CMD_START   */ "This register is used to set command write enable for CPU interface OTP acces",
    /* CRU_OTPC_OTPC_COMMAND     */ "This register is used to program the OTP commands through the CPU interface.",
    /* CRU_OTPC_OTPC_CPUADDR_REG */ "Otpc CPUAddress Register.\nThe register is used to store the address which will be used to program the OTP or REad from it. The lower 16-bit\nfield is used to allow OTP programming from the CPU interface. In the prog_word command, it determines the address\nof the entire memory row to be programmed or the data to be read. When Read operation is done the corresponding data\nis available in the OTPC CPU Data Register.",
    /* CRU_OTPC_OTPC_CPU_DATA    */ "This register is used to capture 32bit data corresponding to the Address field in the OTPC_CNTRL Register.",
    /* CRU_OTPC_OTPC_CPU_STATUS  */ "The CPU status register provides all the necessary information indicating the success or failure of\nthe executed command.",
    /* CRU_OTPC_OTPC_CPU_WRITE_REG */ "Otpc CPU WRITE Register.\nThe 32-bit CPU OTP Write data register is used to provide write data with burst write command from the CPU side.\nNote that CPU interface only supports a 32-bit burst.",
    /* CRU_OTPC_OTPC_MODE_REG    */ "Otpc Mode Register.\nThe register is used to program whether the OTP Controller is controlled by the\nCPU or by JTAG TAP Interface. This register has a single bit field  which is valid.",
    /* CRU_OTPC_OTPC_SOFT_RESET_CNTRL */ "This register is used to optionally reset the OTP Controller both in OTP clock domain and JTAG Wrapper domain.",
    /* CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS */ "This Register is used to log the busy status of the power domain group BISR LOAD operation.",
    /* CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS_1 */ "This Register is used to log the busy status of the power domain group BISR LOAD operation.",
    /* CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS */ "This Register is used to log the status of the power domain group BISR LOAD done operation.",
    /* CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS_1 */ "This Register is used to log the status of the power domain group BISR LOAD done operation.",
    /* CRU_OTPC_PDG_BISR_LOAD_GO_STATUS */ "This Register is used to log the go status of the power domain group BISR LOAD operation.",
    /* CRU_OTPC_PDG_BISR_LOAD_GO_STATUS_1 */ "This Register is used to log the go status of the power domain group BISR LOAD operation.",
    /* CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS */ "This Register is used to log the timeout status of the power domain group BISR LOAD operation.",
    /* CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1 */ "This Register is used to log the timeout status of the power domain group BISR LOAD operation.",
    /* CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS */ "This Register is used to log the status of the power management unit power domain group BISR LOAD done operation.",
    /* CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1 */ "This Register is used to log the status of the power management unit power domain group BISR LOAD done operation.",
    /* CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS */ "TimeSync Capture Status",
    /* CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS_CLR */ "TimeSync Capture Status Clear register",
    /* CRU_TS_CORE_TIMESYNC_COUNTER_CONFIG_SELECT */ "Timestamp counter config register",
    /* CRU_TS_CORE_TIMESYNC_DPLL_CONTROL */ "Timesync DPLL Control register",
    /* CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_COEFFICIENTS */ "Timesync DPLL Loop filter coefficients",
    /* CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_LOWER */ "Timesync DPLL Loop filter Init",
    /* CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_UPPER */ "Timesync DPLL Loop filter Init",
    /* CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_LOWER */ "Timesync DPLL Ref Phase Delta register",
    /* CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_UPPER */ "Timesync DPLL Ref Phase Delta register",
    /* CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_LOWER */ "Timesync DPLL Ref Phase register",
    /* CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_UPPER */ "Timesync DPLL Ref Phase register",
    /* CRU_TS_CORE_TIMESYNC_DPLL_SYNC_SOURCE_SEL */ "Timesync DPLL Sync source select",
    /* CRU_TS_CORE_TIMESYNC_FIFO_STATUS */ "TimeSync FIFO Status",
    /* CRU_TS_CORE_TIMESYNC_GPIO_0_INPUT_DIVISOR */ "GPIO 0 input divider register",
    /* CRU_TS_CORE_TIMESYNC_GPIO_1_INPUT_DIVISOR */ "GPIO 1 input divider register",
    /* CRU_TS_CORE_TIMESYNC_GPIO_2_INPUT_DIVISOR */ "GPIO 2 input divider register",
    /* CRU_TS_CORE_TIMESYNC_GPIO_3_INPUT_DIVISOR */ "GPIO 3 input divider register",
    /* CRU_TS_CORE_TIMESYNC_GPIO_4_INPUT_DIVISOR */ "GPIO 4 input divider register",
    /* CRU_TS_CORE_TIMESYNC_GPIO_5_INPUT_DIVISOR */ "GPIO 5 input divider register",
    /* CRU_TS_CORE_TIMESYNC_GPIO_6_INPUT_DIVISOR */ "GPIO 6 input divider register",
    /* CRU_TS_CORE_TIMESYNC_GPIO_7_INPUT_DIVISOR */ "GPIO 7 input divider register",
    /* CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER */ "This register holds the Timestamp (Lower 32 bits: TS_TIMESTAMP[31:0]) from the head of the TS_INPUT_TIME FIFO. Read to this register POPs the FIFO",
    /* CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER */ "This register holds the Timestamp (Upper 16 bits: TS_TIMESTAMP[47:32]), ID value and valid bit corresponding to the head entry of the TS_INPUT_TIME FIFO. Read to this register does not POP the FIFO",
    /* CRU_TS_CORE_TIMESYNC_INTERRUPT_CLR */ "TimeSync Interrupt Clear register",
    /* CRU_TS_CORE_TIMESYNC_INTERRUPT_ENABLE */ "TimeSync Interrupt Enable",
    /* CRU_TS_CORE_TIMESYNC_INTERRUPT_STATUS */ "TimeSync Interrupt Status",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_CTRL */ "Interval Generator config register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_DOWN_EVENT_CTRL */ "Interval Generator DOWN event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_OUTPUT_ENABLE */ "Interval Generator Output enable control",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_LOWER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_UPPER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_UP_EVENT_CTRL */ "Interval Generator UP event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_CTRL */ "Interval Generator config register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_DOWN_EVENT_CTRL */ "Interval Generator DOWN event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_OUTPUT_ENABLE */ "Interval Generator Output enable control",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_LOWER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_UPPER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_UP_EVENT_CTRL */ "Interval Generator UP event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_CTRL */ "Interval Generator config register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_DOWN_EVENT_CTRL */ "Interval Generator DOWN event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_OUTPUT_ENABLE */ "Interval Generator Output enable control",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_LOWER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_UPPER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_UP_EVENT_CTRL */ "Interval Generator UP event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_CTRL */ "Interval Generator config register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_DOWN_EVENT_CTRL */ "Interval Generator DOWN event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_OUTPUT_ENABLE */ "Interval Generator Output enable control",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_LOWER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_UPPER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_UP_EVENT_CTRL */ "Interval Generator UP event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_CTRL */ "Interval Generator config register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_DOWN_EVENT_CTRL */ "Interval Generator DOWN event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_OUTPUT_ENABLE */ "Interval Generator Output enable control",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_LOWER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_UPPER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_UP_EVENT_CTRL */ "Interval Generator UP event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_CTRL */ "Interval Generator config register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_DOWN_EVENT_CTRL */ "Interval Generator DOWN event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_OUTPUT_ENABLE */ "Interval Generator Output enable control",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_LOWER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_UPPER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_UP_EVENT_CTRL */ "Interval Generator UP event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_CTRL */ "Interval Generator config register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_DOWN_EVENT_CTRL */ "Interval Generator DOWN event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_OUTPUT_ENABLE */ "Interval Generator Output enable control",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_LOWER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_UPPER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_UP_EVENT_CTRL */ "Interval Generator UP event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_CTRL */ "Interval Generator config register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_DOWN_EVENT_CTRL */ "Interval Generator DOWN event control register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_OUTPUT_ENABLE */ "Interval Generator Output enable control",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_LOWER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_UPPER */ "Interval Generator Phase Adjust register",
    /* CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_UP_EVENT_CTRL */ "Interval Generator UP event control register",
    /* CRU_TS_CORE_TIMESYNC_NCO_CONTROL_SOURCE_SEL */ "Timesync DPLL Control soource select",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_A_COUNT_CTRL */ "SYNCE_CLK_Grp_A_event control register",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_B_COUNT_CTRL */ "SYNCE_CLK_Grp_B_event control register",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_C_COUNT_CTRL */ "SYNCE_CLK_Grp_C_event control register",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_D_COUNT_CTRL */ "SYNCE_CLK_Grp_D_event control register",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_E_COUNT_CTRL */ "SYNCE_CLK_Grp_E_event control register",
    /* CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_F_COUNT_CTRL */ "SYNCE_CLK_Grp_F_event control register",
    /* CRU_TS_CORE_TIMESYNC_SYNC_IN_0_INPUT_DIVISOR */ "SYNC_IN 0 input divider register",
    /* CRU_TS_CORE_TIMESYNC_SYNC_IN_1_INPUT_DIVISOR */ "SYNC_IN 1 input divider register",
    /* CRU_TS_CORE_TIMESYNC_SYNC_IN_2_INPUT_DIVISOR */ "SYNC_IN 2 input divider register",
    /* CRU_TS_CORE_TIMESYNC_SYNC_IN_3_INPUT_DIVISOR */ "SYNC_IN 3 input divider register",
    /* CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_CONTROL */ "Time capture control register",
    /* CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_MODE */ "Time capture mode",
    /* CRU_TS_CORE_TIMESYNC_TM   */ "TIMESYNC_TM register",
    /* CRU_TS_CORE_TIMESYNC_TS0_COUNTER_ENABLE */ "Enable Timestamp Counter",
    /* CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_FRAC */ "This register holds the fractional value of TimeSync frequency control.",
    /* CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_LOWER */ "This register holds the lower 32 bits of nanosecond value for Timestamp counter.",
    /* CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_UPPER */ "This register holds the upper 16 bits of nanosecond value for Timestamp counter.",
    /* CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_LOWER */ "One Time phase adjust on TS0 timestamp timer",
    /* CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_UPPER */ "One Time phase adjust on TS0 timestamp timer",
    /* CRU_TS_CORE_TIMESYNC_TS1_COUNTER_ENABLE */ "Enable Timestamp Counter",
    /* CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_FRAC */ "This register holds the fractional value of TimeSync frequency control.",
    /* CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_LOWER */ "This register holds the lower 32 bits of nanosecond value for Timestamp counter.",
    /* CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_UPPER */ "This register holds the upper 16 bits of nanosecond value for Timestamp counter.",
    /* CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_LOWER */ "One Time phase adjust on TS1 timestamp timer",
    /* CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_UPPER */ "One Time phase adjust on TS1 timestamp timer",
    /* CRU_TS_TOP_TIMESYNC_FRAME_SYNC_MUX_SEL */ "Mux selects for nse_frame_sync_i and Frame_sync_o",
    /* CRU_TS_TOP_TIMESYNC_GPHY_SET_0_MUX_SEL */ "Mux select for gphy_mux_clk_out. This selects the GPHY/recovered clock for set 0 (gphy_mux_clk0 and gphy_mux_valid0)",
    /* CRU_TS_TOP_TIMESYNC_GPHY_SET_1_MUX_SEL */ "Mux select for gphy_mux_clk_out. This selects the GPHY/recovered clock for set 1 (gphy_mux_clk1 and gphy_mux_valid1)",
    /* CRU_TS_TOP_TIMESYNC_GPIO_0_3_MUX_SEL */ "Mux select for GPIO[3:0]",
    /* CRU_TS_TOP_TIMESYNC_GPIO_12_15_MUX_SEL */ "Mux select for GPIO[15:12]",
    /* CRU_TS_TOP_TIMESYNC_GPIO_16_19_MUX_SEL */ "Mux select for GPIO[19:16]",
    /* CRU_TS_TOP_TIMESYNC_GPIO_20_23_MUX_SEL */ "Mux select for GPIO[23:20]",
    /* CRU_TS_TOP_TIMESYNC_GPIO_24_27_MUX_SEL */ "Mux select for GPIO[27:24]",
    /* CRU_TS_TOP_TIMESYNC_GPIO_28_31_MUX_SEL */ "Mux select for GPIO[31:28]",
    /* CRU_TS_TOP_TIMESYNC_GPIO_4_7_MUX_SEL */ "Mux select for GPIO[7:4]",
    /* CRU_TS_TOP_TIMESYNC_GPIO_8_11_MUX_SEL */ "Mux select for GPIO[11:8]",
    /* CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_BYPASS */ "Holdover logic bypass",
    /* CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_LOWER */ "Fbdiv control for LCPLL holdover logic.",
    /* CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_UPPER */ "Fbdiv control for LCPLL holdover logic.",
    /* CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_SAMPLING_CLK_DIV */ "Holdover logic sampling clock divider",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_A_MUX_SEL */ "Mux select for SyncE clock group A",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_B_MUX_SEL */ "Mux select for SyncE clock group B",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_C_MUX_SEL */ "Mux select for SyncE clock group C",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_D_MUX_SEL */ "Mux select for SyncE clock group D",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_E_MUX_SEL */ "Mux select for SyncE clock group E",
    /* CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_F_MUX_SEL */ "Mux select for SyncE clock group F",
    /* CRU_TS_TOP_TIMESYNC_SYNC_MUX_SEL */ "Mux selects for nse_sync_i and Sync_o",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL0 */ "LC_PLL0 Control 0 Register",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL1 */ "LC_PLL0 Control 1 Register",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL3 */ "LC_PLL0 Control 3 Register",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL4 */ "LC_PLL0 Control 4 Register",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL5 */ "ts_lcpll Control 5 Register",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL6 */ "ts_lcpll Control 6 Register",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL7 */ "ts_lcpll Control 7 Register",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL8 */ "ts_lcpll Control 8 Register",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL9 */ "ts_lcpll Control 9 Register",
    /* CRU_TS_TOP_TS_LCPLL_CONTROL10 */ "ts_lcpll Control 10 Register",
    /* CRU_TS_TOP_TS_LCPLL_FUNC_PATTERN_CLK_CONTROL */ "PLL Func pattern Clk Cntrl  Register",
    /* CRU_TS_TOP_TS_LCPLL_STATUS */ "ts_lcpll Status Register",
    /* GPHY_DIG1_DLL_STAT        */ "DLL_ACT: iddq dll active",
    /* GPHY_DIG1_EEE_DEF         */ "EEE_1000BASE_T: eee 1000base_t default\nEEE_100BASE_TX: eee 100base_tx default\nEEE_10BASE_TE: eee 10base_te default\nPCS_100BASE_TX: eee pcs_100base_tx default\nPCS_1000BASE_T: eee pcs_1000base_t default\nPCS_10BASE_TE: eee pcs_10Base_te default",
    /* GPHY_DIG1_ENERGY          */ "DET_SEL: select type of energy detection",
    /* GPHY_DIG1_GPHY_INTE       */ "TX_OVERFLOW: Enable for energy detect interrupt, one bit for each phyRW register",
    /* GPHY_DIG1_GPHY_INTS       */ "ENERGY_DET: energy detect interrupt status, one bit for each phyWrite 1 to clear",
    /* GPHY_DIG1_PHY1_STAT       */ "PAUSE_RESOLUTION_RX: egphy pause_resolution_rx status\nPAUSE_RESOLUTION_TX: egphy pause_resolution_tx status\nCOPPER_LPI_QUALIFIED: egphy copper_lpi_qualified status\nFDXLED_N: egphy fdxled_n status\nACTIVITY_N: egphy activity_n status\nQUALITY_N: egphy quality_n status\nXMTLED_N: egphy xmtled_n status\nSLAVE_N: egphy slave_n status",
    /* GPHY_DIG1_PHY2_STAT       */ "PAUSE_RESOLUTION_RX: egphy pause_resolution_rx status\nPAUSE_RESOLUTION_TX: egphy pause_resolution_tx status\nCOPPER_LPI_QUALIFIED: egphy copper_lpi_qualified status\nFDXLED_N: egphy fdxled_n status\nACTIVITY_N: egphy activity_n status\nQUALITY_N: egphy quality_n status\nXMTLED_N: egphy xmtled_n status\nSLAVE_N: egphy slave_n status",
    /* GPHY_DIG1_PHY3_STAT       */ "PAUSE_RESOLUTION_RX: egphy pause_resolution_rx status\nPAUSE_RESOLUTION_TX: egphy pause_resolution_tx status\nCOPPER_LPI_QUALIFIED: egphy copper_lpi_qualified status\nFDXLED_N: egphy fdxled_n status\nACTIVITY_N: egphy activity_n status\nQUALITY_N: egphy quality_n status\nXMTLED_N: egphy xmtled_n status\nSLAVE_N: egphy slave_n status",
    /* GPHY_DIG1_PHY4_STAT       */ "PAUSE_RESOLUTION_RX: egphy pause_resolution_rx status\nPAUSE_RESOLUTION_TX: egphy pause_resolution_tx status\nCOPPER_LPI_QUALIFIED: egphy copper_lpi_qualified status\nFDXLED_N: egphy fdxled_n status\nACTIVITY_N: egphy activity_n status\nQUALITY_N: egphy quality_n status\nXMTLED_N: egphy xmtled_n status\nSLAVE_N: egphy slave_n status",
    /* LED_LEDUP0_CLK_DIV        */ "This is the register to configure LED clock speed.",
    /* LED_LEDUP0_CLK_PARAMS     */ "This is the register to configure refresh period",
    /* LED_LEDUP0_CTRL           */ "LEDUP0 Control",
    /* LED_LEDUP0_DATA_RAM       */ "LEDUP0 Data RAM",
    /* LED_LEDUP0_PORT_ORDER_REMAP_0_3 */ "LEDUP SCan Data Remap register for ports 0-3",
    /* LED_LEDUP0_PORT_ORDER_REMAP_12_15 */ "LEDUP SCan Data Remap register for ports 12_15",
    /* LED_LEDUP0_PORT_ORDER_REMAP_16_19 */ "LEDUP SCan Data Remap register for ports 16_19",
    /* LED_LEDUP0_PORT_ORDER_REMAP_20_23 */ "LEDUP SCan Data Remap register for ports 20-23",
    /* LED_LEDUP0_PORT_ORDER_REMAP_24_27 */ "LEDUP SCan Data Remap register for ports 24_27",
    /* LED_LEDUP0_PORT_ORDER_REMAP_28_31 */ "LEDUP SCan Data Remap register for ports 28-31",
    /* LED_LEDUP0_PORT_ORDER_REMAP_32_35 */ "LEDUP SCan Data Remap register for ports 32-35",
    /* LED_LEDUP0_PORT_ORDER_REMAP_36_39 */ "LEDUP SCan Data Remap register for ports 36-39",
    /* LED_LEDUP0_PORT_ORDER_REMAP_40_43 */ "LEDUP SCan Data Remap register for ports 40-43",
    /* LED_LEDUP0_PORT_ORDER_REMAP_44_47 */ "LEDUP SCan Data Remap register for ports 44-47",
    /* LED_LEDUP0_PORT_ORDER_REMAP_48_51 */ "LEDUP SCan Data Remap register for ports 51-48",
    /* LED_LEDUP0_PORT_ORDER_REMAP_4_7 */ "LEDUP SCan Data Remap register for ports 4-7",
    /* LED_LEDUP0_PORT_ORDER_REMAP_52_55 */ "LEDUP SCan Data Remap register for ports 52-55",
    /* LED_LEDUP0_PORT_ORDER_REMAP_56_59 */ "LEDUP SCan Data Remap register for ports 56-59",
    /* LED_LEDUP0_PORT_ORDER_REMAP_60_63 */ "LEDUP SCan Data Remap register for ports 60-63",
    /* LED_LEDUP0_PORT_ORDER_REMAP_8_11 */ "LEDUP SCan Data Remap register for ports 8-11",
    /* LED_LEDUP0_PROGRAM_RAM    */ "LEDUP0 Program RAM",
    /* LED_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR */ "LEDUP0 scanchain assembly start address",
    /* LED_LEDUP0_SCANOUT_COUNT_UPPER */ "Upper two bits of LEDUP0 Scanout count",
    /* LED_LEDUP0_STATUS         */ "LEDUP0 Status",
    /* LED_LEDUP0_TM_CONTROL     */ "TM control register",
    /* M7SS_GPIO_GP_AUX_SEL      */ "GPIO Auxiliary logic select register",
    /* M7SS_GPIO_GP_DATA_IN      */ "GPIO Data in register",
    /* M7SS_GPIO_GP_DATA_OUT     */ "GPIO Data out register",
    /* M7SS_GPIO_GP_INIT_VAL     */ "GPIO Initial value register",
    /* M7SS_GPIO_GP_INT_CLR      */ "GPIO interrupt clear register",
    /* M7SS_GPIO_GP_INT_DE       */ "GPIO interrupt dual edge register",
    /* M7SS_GPIO_GP_INT_EDGE     */ "GPIO interrupt edge/level selection register",
    /* M7SS_GPIO_GP_INT_MSK      */ "GPIO interrupt mask register",
    /* M7SS_GPIO_GP_INT_MSTAT    */ "GPIO interrupt masked status register",
    /* M7SS_GPIO_GP_INT_STAT     */ "GPIO interrupt status register",
    /* M7SS_GPIO_GP_INT_TYPE     */ "GPIO interrupt type register",
    /* M7SS_GPIO_GP_OUT_EN       */ "GPIO drive enable register",
    /* M7SS_GPIO_GP_PAD_RES      */ "GPIO Pad resister selection",
    /* M7SS_GPIO_GP_PRB_ENABLE   */ "GPIO Prb_en register.\nThis registers selects the probe data to be output on the GPIO pins, and enables GPIO pins as a test output port.",
    /* M7SS_GPIO_GP_PRB_OE       */ "GPIO Prb_OE register.\nThis registers configures the direction of each GPIO when in PRB_SEL mode.\"0x0MEM",
    /* M7SS_GPIO_GP_RES_EN       */ "GPIO Pad resister enable",
    /* M7SS_GPIO_GP_TEST_ENABLE  */ "GPIO Test Input Enable register",
    /* M7SS_GPIO_GP_TEST_INPUT   */ "GPIO Test Input register",
    /* M7SS_GPIO_GP_TEST_OUTPUT  */ "GPIO Test Output register",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_ADDR_LSB */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_COMPLETE */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_CONTROL */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_FLAGS */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_ID */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_CB_IDM_ERROR_LOG_STATUS */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_CB_IDM_INTERRUPT_STATUS */ "Interrupt status register",
    /* M7SS_IDM_CB_IDM_RESET_CONTROL */ "Reset Control register",
    /* M7SS_IDM_CB_IDM_RESET_READ_ID */ "This register is only implemented for slave wrappers.\nThis register is not implemented if the reset_en configuration parameter is 0. If the field is unimplemented read as\nzero, writes are ignored.",
    /* M7SS_IDM_CB_IDM_RESET_STATUS */ "Reset status register",
    /* M7SS_IDM_CB_IDM_RESET_WRITE_ID */ "This register is only implemented for slave wrappers.\nThis register is not implemented if the reset_en configuration parameter is 0. If the field is unimplemented read as\nzero, writes are ignored.",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_ADDR_LSB */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_COMPLETE */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_CONTROL */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_FLAGS */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_ID */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_DS0_IDM_ERROR_LOG_STATUS */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_DS0_IDM_INTERRUPT_STATUS */ "Interrupt status register",
    /* M7SS_IDM_DS0_IDM_RESET_READ_ID */ "This register is only implemented for slave wrappers.\nThis register is not implemented if the reset_en configuration parameter is 0. If the field is unimplemented read as\nzero, writes are ignored.",
    /* M7SS_IDM_DS0_IDM_RESET_STATUS */ "Reset status register",
    /* M7SS_IDM_DS0_IDM_RESET_WRITE_ID */ "This register is only implemented for slave wrappers.\nThis register is not implemented if the reset_en configuration parameter is 0. If the field is unimplemented read as\nzero, writes are ignored.",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_ADDR_LSB */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_COMPLETE */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_CONTROL */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_FLAGS */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_ID */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_SPIM_IDM_ERROR_LOG_STATUS */ "This register is only implemented for slave wrappers.",
    /* M7SS_IDM_SPIM_IDM_INTERRUPT_STATUS */ "Interrupt status register",
    /* M7SS_IDM_SPIM_IDM_RESET_CONTROL */ "Reset Control register",
    /* M7SS_IDM_SPIM_IDM_RESET_READ_ID */ "This register is only implemented for slave wrappers.\nThis register is not implemented if the reset_en configuration parameter is 0. If the field is unimplemented read as\nzero, writes are ignored.",
    /* M7SS_IDM_SPIM_IDM_RESET_STATUS */ "Reset status register",
    /* M7SS_IDM_SPIM_IDM_RESET_WRITE_ID */ "This register is only implemented for slave wrappers.\nThis register is not implemented if the reset_en configuration parameter is 0. If the field is unimplemented read as\nzero, writes are ignored.",
    /* M7SS_M7SC_CCCR            */ "FCLKEN: 0 = FCLKEN, HCLKEN and CLKEN inputs for M7 CPU are 0\n1 = FCLKEN input for M7 CPU is 1\nUse this bit to disable all M7 logic when M7 is not used\nHCLKEN: 0 = HCLKEN input for M7 CPU is 0 if M7 GATEHCLK and M7 SLEEPING outputs are 1. CLKEN input for M7 CPU is 0 if M7 SLEEPING output is 1\n1 = HCLKEN input for M7 CPU is 1\nCLKEN: 0 = CLKEN input for M7 CPU is 0 if M7 SLEEPING output is 1\n1 = CLKEN input for M7 CPU is 1",
    /* M7SS_M7SC_CDSR            */ "CDS: 0 = M7 code download is not over\n1 = M7 code download is over",
    /* M7SS_M7SC_CRSR            */ "LOCKUP: 0 = M7 CPU is not in lockup state\n1 = M7 CPU is in lockup state\nHALTED: 0 = M7 CPU is not in halted state\n1 = M7 CPU is in halted state\nSLEEPING: 0 = M7 CPU is not in sleeping state\n1 = M7 CPU is in sleeping state",
    /* M7SS_M7SC_CWCR            */ "CPUWAIT: 0 = CPUWAIT is not asserted\n1 = CPUWAIT is asserted\nWhen HIGH out of reset, this signal forces the processor into a quiescent state where its boot-up sequence and instruction execution is delayed until this signal is driven LOW.\nDuring this time, no memory accesses are performed by the processor.\nDebugger accesses continue to be performed when this signal is asserted.",
    /* M7SS_M7SC_ECO_CTRL0       */ "ECO_CONTROL_0: Register for ECO purpose; don't use for software",
    /* M7SS_M7SC_ECO_CTRL1       */ "ECO_CONTROL_1: Register for ECO purpose; don't use for software",
    /* M7SS_M7SC_M7_CONFIG_CTRL  */ "CFGSTCALIB: M7 cfgstcalib value\nCFGBIGEND: M7 endianness",
    /* M7SS_M7SC_MDD_MEMCTRL     */ "PDA: PDA value\nTM: TM bits value\nLVM_OVERRIDE_VAL: lvm register override value\nLVM_OVERRIDE_EN: lvm register override enable\n0 = lvm comes from OTP\n1 = lvm comes from register (bit 11)\nMLVM_OVERRIDE_VAL: mlvm register override value\nMLVM_OVERRIDE_EN: mlvm register override enable\n0 = mlvm comes from OTP\n1 = mlvm comes from register (bit 13)\nMRDTEN_INV_OVERRIDE_VAL: unused\nMRDTEN_INV_OVERRIDE_EN: unused\nRDT: RDT value\nWBT: WBT value",
    /* M7SS_M7SC_MDT_MEMCTRL     */ "PDA: PDA value\nTM: TM bits value\nLVM_OVERRIDE_VAL: lvm register override value\nLVM_OVERRIDE_EN: lvm register override enable\n0 = lvm comes from OTP\n1 = lvm comes from register (bit 11)\nMLVM_OVERRIDE_VAL: mlvm register override value\nMLVM_OVERRIDE_EN: mlvm register override enable\n0 = mlvm comes from OTP\n1 = mlvm comes from register (bit 13)\nMRDTEN_INV_OVERRIDE_VAL: unused\nMRDTEN_INV_OVERRIDE_EN: unused\nRDT: RDT value\nWBT: WBT value",
    /* M7SS_M7SC_MID_MEMCTRL     */ "PDA: PDA value\nTM: TM bits value\nLVM_OVERRIDE_VAL: lvm register override value\nLVM_OVERRIDE_EN: lvm register override enable\n0 = lvm comes from OTP\n1 = lvm comes from register (bit 11)\nMLVM_OVERRIDE_VAL: mlvm register override value\nMLVM_OVERRIDE_EN: mlvm register override enable\n0 = mlvm comes from OTP\n1 = mlvm comes from register (bit 13)\nMRDTEN_INV_OVERRIDE_VAL: unused\nMRDTEN_INV_OVERRIDE_EN: unused\nRDT: RDT value\nWBT: WBT value",
    /* M7SS_M7SC_MIT_MEMCTRL     */ "PDA: PDA value\nTM: TM bits value\nLVM_OVERRIDE_VAL: lvm register override value\nLVM_OVERRIDE_EN: lvm register override enable\n0 = lvm comes from OTP\n1 = lvm comes from register (bit 11)\nMLVM_OVERRIDE_VAL: mlvm register override value\nMLVM_OVERRIDE_EN: mlvm register override enable\n0 = mlvm comes from OTP\n1 = mlvm comes from register (bit 13)\nMRDTEN_INV_OVERRIDE_VAL: unused\nMRDTEN_INV_OVERRIDE_EN: unused\nRDT: RDT value\nWBT: WBT value",
    /* M7SS_M7SC_MTD_MEMCTRL     */ "UNUSED_1: unused\nTM: TM bits value\nLVM_OVERRIDE_VAL: lvm register override value\nLVM_OVERRIDE_EN: lvm register override enable\n0 = lvm comes from OTP\n1 = lvm comes from register (bit 11)\nMLVM_OVERRIDE_VAL: mlvm register override value\nMLVM_OVERRIDE_EN: mlvm register override enable\n0 = mlvm comes from OTP\n1 = mlvm comes from register (bit 13)\nPDA: pda value\nRDT: RDT value\nWBT: WBT value",
    /* M7SS_M7SC_MTI_MEMCTRL     */ "UNUSED_1: unused\nTM: TM bits value\nLVM_OVERRIDE_VAL: lvm register override value\nLVM_OVERRIDE_EN: lvm register override enable\n0 = lvm comes from OTP\n1 = lvm comes from register (bit 11)\nMLVM_OVERRIDE_VAL: mlvm register override value\nMLVM_OVERRIDE_EN: mlvm register override enable\n0 = mlvm comes from OTP\n1 = mlvm comes from register (bit 13)\nPDA: pda value\nRDT: RDT value\nWBT: WBT value",
    /* M7SS_M7SC_QSPI_MEMCTRL    */ "PDA: unused\nTM: unused\nLVM_OVERRIDE_VAL: lvm register override value\nLVM_OVERRIDE_EN: lvm register override enable\n0 = lvm comes from OTP\n1 = lvm comes from register (bit 11)\nMLVM_OVERRIDE_VAL: mlvm register override value\nMLVM_OVERRIDE_EN: mlvm register override enable\n0 = mlvm comes from OTP\n1 = mlvm comes from register (bit 13)\nMRDTEN_INV_OVERRIDE_VAL: unused\nMRDTEN_INV_OVERRIDE_EN: unused\nRDT: RDT value\nWBT: WBT value",
    /* M7SS_M7SC_QSPI_SIDEBUS_CTRL */ "SIDEBUS_CTRL: qspi sidebus control",
    /* M7SS_M7SC_QSPI_SIDEBUS_STATUS */ "SIDEBUS_STATUS: qspi sidebus status",
    /* M7SS_M7SC_RACR            */ "REMOTE_ENA: 0 = Remote frame access is disabled\n1 = Remote frame access is enabled\nWR_RESP_ENA: 0 = Remote frame access is done without write response checking\n1 = Remote frame access is done with write response checking\nTIMEOUT_ENA: 0 = Timeout feature for remote frame access is disabled.\n1 = Timeout feature for remote frame access is enabled. SPI master FSM drops the SPI transaction after 256 NACK bytes and returns APB slave error.",
    /* M7SS_M7SC_SPI_MASTER_CTRL */ "SPI_MASTER_FIFO_INIT_N: 0 : inits spi master fifo\n1 : spi master fifo is not reseted",
    /* M7SS_M7SC_UCCR            */ "FRAC_DIV: UART fractional divisor value\n000 = fractional divisor value is 1.000\n001 = fractional divisor value is 1.125\n010 = fractional divisor value is 1.250\n011 = fractional divisor value is 1.375\n100 = fractional divisor value is 1.500\n101 = fractional divisor value is 1.625\n110 = fractional divisor value is 1.750\n111 = fractional divisor value is 1.875",
    /* M7SS_M7SC_VTOR            */ "VTO: M7 vector table offset",
    /* M7SS_M7SC_VTVR            */ "VTV: 0 = VTO field in M7SC_VTOR register is not valid\n1 = VTO field in M7SC_VTOR register is valid",
    /* M7SS_MDIO_CMIC_MIIM_ADDRESS */ "Supplies the register address of MIIM reads and writes.\nFor clause 22 devices, bits [4:0] supply the REGAD.\nFor clause 45 devices, bits [20:16] supply the DTYPE,\n                   and bits [15: 0] supply the reg address",
    /* M7SS_MDIO_CMIC_MIIM_AUTO_SCAN_ADDRESS */ "CMIC_MIIM_AUTO_SCAN_ADDRESS",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_109_100 */ "MIIM BUS MAP FOR Port 100 to Port 109",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_119_110 */ "MIIM BUS MAP FOR Port 110 to Port 119",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_129_120 */ "MIIM BUS MAP FOR Port 120 to Port 129",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_139_130 */ "MIIM BUS MAP FOR Port 130 to Port 139",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_149_140 */ "MIIM BUS MAP FOR Port 140 to Port 149",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_159_150 */ "MIIM BUS MAP FOR Port 150 to Port 159",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_169_160 */ "MIIM BUS MAP FOR Port 160 to Port 169",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_179_170 */ "MIIM BUS MAP FOR Port 170 to Port 179",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_189_180 */ "MIIM BUS MAP FOR Port 180 to Port 189",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_191_190 */ "MIIM BUS MAP FOR Port 190 to Port 191",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_19_10 */ "MIIM BUS MAP FOR Port 10 to Port 19",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_29_20 */ "MIIM BUS MAP FOR Port 10 to Port 19",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_39_30 */ "MIIM BUS MAP FOR Port 30 to Port 39",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_49_40 */ "MIIM BUS MAP FOR Port 40 to Port 49",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_59_50 */ "MIIM BUS MAP FOR Port 50 to Port 59",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_69_60 */ "MIIM BUS MAP FOR Port 60 to Port 69",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_79_70 */ "MIIM BUS MAP FOR Port 70 to Port 79",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_89_80 */ "MIIM BUS MAP FOR Port 80 to Port 89",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_99_90 */ "MIIM BUS MAP FOR Port 90 to Port 99",
    /* M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_9_0 */ "MIIM BUS MAP FOR Port 0 to Port 9",
    /* M7SS_MDIO_CMIC_MIIM_CLR_SCAN_STATUS */ "MIIM Scan Status Clear Register.(Write-only register)",
    /* M7SS_MDIO_CMIC_MIIM_CONFIG */ "MIIM Config register",
    /* M7SS_MDIO_CMIC_MIIM_CTRL  */ "register to enable MIIM read and Writes.",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100 */ "MIIM Phy Address map, Port 103:100",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104 */ "MIIM Phy Address map, Port 107:104",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108 */ "MIIM Phy Address map, Port 110:108",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112 */ "MIIM Phy Address map, Port 115:112",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116 */ "MIIM Phy Address map, Port 119:116",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8 */ "MIIM Phy Address map, Port 11:8",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120 */ "MIIM Phy Address map, Port 23:20",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124 */ "MIIM Phy Address map, Port 127:124",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128 */ "MIIM Phy Address map, Port 131:128",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132 */ "MIIM Phy Address map, Port 135:132",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136 */ "MIIM Phy Address map, Port 139:136",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140 */ "MIIM Phy Address map, Port 143:140",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144 */ "MIIM Phy Address map, Port 147:144",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148 */ "MIIM Phy Address map, Port 151:148",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152 */ "MIIM Phy Address map, Port 155:152",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156 */ "MIIM Phy Address map, Port 159:156",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12 */ "MIIM Phy Address map, Port 15:12",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160 */ "MIIM Phy Address map, Port 163:160",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164 */ "MIIM Phy Address map, Port 167:164",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168 */ "MIIM Phy Address map, Port 171:168",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172 */ "MIIM Phy Address map, Port 175:172",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176 */ "MIIM Phy Address map, Port 179:176",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180 */ "MIIM Phy Address map, Port 183:180",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184 */ "MIIM Phy Address map, Port 187:184",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188 */ "MIIM Phy Address map, Port 191:188",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16 */ "MIIM Phy Address map, Port 19:16",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20 */ "MIIM Phy Address map, Port 23:20",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24 */ "MIIM Phy Address map, Port 27:24",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28 */ "MIIM Phy Address map, Port 31:28",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32 */ "MIIM Phy Address map, Port 35:32",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36 */ "MIIM Phy Address map, Port 39:26",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0 */ "MIIM Phy Address map, Port 3:0",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40 */ "MIIM Phy Address map, Port 43:40",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44 */ "MIIM Phy Address map, Port 47:44",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48 */ "MIIM Phy Address map, Port 51:48",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52 */ "MIIM Phy Address map, Port 55:52",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56 */ "MIIM Phy Address map, Port 59:56",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60 */ "MIIM Phy Address map, Port 63:60",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64 */ "MIIM Phy Address map, Port 67:64",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68 */ "MIIM Phy Address map, Port 71:68",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72 */ "MIIM Phy Address map, Port 75:72",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76 */ "MIIM Phy Address map, Port 79:76",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4 */ "MIIM Phy Address map, Port 7:4",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80 */ "MIIM Phy Address map, Port 83:80",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84 */ "MIIM Phy Address map, Port 87:84",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88 */ "MIIM Phy Address map, Port 91:88",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92 */ "MIIM Phy Address map, Port 95:92",
    /* M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96 */ "MIIM Phy Address map, Port 99:96",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_0 */ "Port bitmap specifying whether scan should be done\nfrom internal or external phy.\n0=external phy, 1=internal phy\nNote: The bitmap is index by port number.\nBits[31:0]",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_1 */ "Port bitmap specifying whether scan should be done\nfrom internal or external phy.\n0=external phy, 1=internal phy\nNote: The bitmap is index by port number.\nBits[63:32]",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_2 */ "Port bitmap specifying whether scan should be done\nfrom internal or external phy.\n0=external phy, 1=internal phy\nNote: The bitmap is index by port number.\nBits[95:64]",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_3 */ "Port bitmap specifying whether scan should be done\nfrom internal or external phy.\n0=external phy, 1=internal phy\nNote: The bitmap is index by port number.\nBits[127:96]",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_4 */ "Port bitmap specifying whether scan should be done\nfrom internal or external phy.\n0=external phy, 1=internal phy\nNote: The bitmap is index by port number.\nBits[159:128]",
    /* M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_5 */ "Port bitmap specifying whether scan should be done\nfrom internal or external phy.\n0=external phy, 1=internal phy\nNote: The bitmap is index by port number.\nBits[191:160]",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_0 */ "Link Status Register, Bits[31:0]",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_1 */ "Link Status Register, Bits[63:32]",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_2 */ "Link Status Register, Bits[95:64]",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_3 */ "Link Status Register, Bits[127:96]",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_4 */ "Link Status Register, Bits[159:128]",
    /* M7SS_MDIO_CMIC_MIIM_LINK_STATUS_5 */ "Link Status Register, Bits[191:160]",
    /* M7SS_MDIO_CMIC_MIIM_PARAM */ "MIIM Parameter Register",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_MIIM_ADDRESS */ "Supplies the register address of MIIM reads and writes.\nFor clause 22 devices, bits [25:21] supply the REGAD.\nFor clause 45 devices, bits [20:16] supply the DTYPE,\n                   and bits [15: 0] supply the reg address",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_0 */ "CMIC pause scan ports[31:0]",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_1 */ "CMIC pause scan ports[63:32]",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_2 */ "CMIC pause scan ports[95:64]",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_3 */ "CMIC pause scan ports[127:96]",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_4 */ "CMIC pause scan ports[159:128]",
    /* M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_5 */ "CMIC pause scan ports[191:160]",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_0 */ "Port bitmap of MIIM protocol: 0=clause 22, 1=clause 45\nNote: The bitmap is index by port number.\nBits[31:0]",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_1 */ "Port bitmap of MIIM protocol: 0=clause 22, 1=clause 45\nNote: The bitmap is index by port number.\nBits[63:32]",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_2 */ "Port bitmap of MIIM protocol: 0=clause 22, 1=clause 45\nNote: The bitmap is index by port number.\nBits[95:64]",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_3 */ "Port bitmap of MIIM protocol: 0=clause 22, 1=clause 45\nNote: The bitmap is index by port number.\nBits[127:96]",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_4 */ "Port bitmap of MIIM protocol: 0=clause 22, 1=clause 45\nNote: The bitmap is index by port number.\nBits[159:128]",
    /* M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_5 */ "Port bitmap of MIIM protocol: 0=clause 22, 1=clause 45\nNote: The bitmap is index by port number.\nBits[191:160]",
    /* M7SS_MDIO_CMIC_MIIM_READ_DATA */ "MIIM Read Data Register",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_0 */ "S/W can use this register to update rx pause capability information instead of using pause scan.\nS/W can override rx pause scan data with this register value by configuring pause override registers.\nBits [31:0]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_1 */ "S/W can use this register to update rx pause capability information instead of using pause scan.\nS/W can override rx pause scan data with this register value by configuring pause override registers.\nBits[63:32]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_2 */ "S/W can use this register to update rx pause capability information instead of using pause scan.\nS/W can override rx pause scan data with this register value by configuring pause override registers.\nBits[95:64]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_3 */ "S/W can use this register to update rx pause capability information instead of using pause scan.\nS/W can override rx pause scan data with this register value by configuring pause override registers.\nBits[127:96]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_4 */ "S/W can use this register to update rx pause capability information instead of using pause scan.\nS/W can override rx pause scan data with this register value by configuring pause override registers.\nBits[159:128]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_5 */ "S/W can use this register to update rx pause capability information instead of using pause scan.\nS/W can override rx pause scan data with this register value by configuring pause override registers.\nBits[191:160]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0 */ "If Nth bit is set in this register, Nth port RX pause status will be taken from RX_PAUSE_CAPABILITY\nregister else from rx scan result.\nBits[31:0]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1 */ "If Nth bit is set in this register, Nth port RX pause status will be taken from RX_PAUSE_CAPABILITY\nregister else from rx scan result.\nBits[63:32]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2 */ "If Nth bit is set in this register, Nth port RX pause status will be taken from RX_PAUSE_CAPABILITY\nregister else from rx scan result.\nBits[95:64]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3 */ "If Nth bit is set in this register, Nth port RX pause status will be taken from RX_PAUSE_CAPABILITY\nregister else from rx scan result.\nBits[127:96]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4 */ "If Nth bit is set in this register, Nth port RX pause status will be taken from RX_PAUSE_CAPABILITY\nregister else from rx scan result.\nBits[159:128]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5 */ "If Nth bit is set in this register, Nth port RX pause status will be taken from RX_PAUSE_CAPABILITY\nregister else from rx scan result.\nBits[191:160]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_0 */ "CMIC RX pause scan ports [31:0]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_1 */ "CMIC RX pause scan ports [63:32]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_2 */ "CMIC RX pause scan ports [95:64]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_3 */ "CMIC RX pause scan ports [127:96]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_4 */ "CMIC RX pause scan ports [159:128]",
    /* M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_5 */ "CMIC RX pause scan ports [191:160]",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_CTRL */ "MIIM Control Register",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_0 */ "Scan Ports Register",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_1 */ "Scan Ports Register, bits[63:32]",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_2 */ "Scan Ports Register, bits[95:64]",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_3 */ "Scan Ports Register, bits[127:96]",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_4 */ "Scan Ports Register, bits[159:128]",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_5 */ "Scan Ports Register, bits[191:160]",
    /* M7SS_MDIO_CMIC_MIIM_SCAN_STATUS */ "MIIM Status Register",
    /* M7SS_MDIO_CMIC_MIIM_STAT  */ "register to enable MIIM read and Writes.",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_0 */ "S/W can use this register to update tx pause capability information instead of using pause scan.\nS/W can override tx pause scan data with this register value by configuring pause override registers.\nBits[31:0]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_1 */ "S/W can use this register to update tx pause capability information instead of using pause scan.\nS/W can override tx pause scan data with this register value by configuring pause override registers.\nBits[63:32]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_2 */ "S/W can use this register to update tx pause capability information instead of using pause scan.\nS/W can override tx pause scan data with this register value by configuring pause override registers.\nBits[95:64]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_3 */ "S/W can use this register to update tx pause capability information instead of using pause scan.\nS/W can override tx pause scan data with this register value by configuring pause override registers.\nBits[127:96]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_4 */ "S/W can use this register to update tx pause capability information instead of using pause scan.\nS/W can override tx pause scan data with this register value by configuring pause override registers.\nBits[159:128]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_5 */ "S/W can use this register to update tx pause capability information instead of using pause scan.\nS/W can override tx pause scan data with this register value by configuring pause override registers.\nBits[191:160]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0 */ "If Nth bit is set in this register, Nth port TX pause status will be taken from TX_PAUSE_CAPABILITY register,\nelse from tx scan result.\nBits[31:0]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1 */ "If Nth bit is set in this register, Nth port TX pause status will be taken from TX_PAUSE_CAPABILITY register,\nelse from tx scan result.\nBits[63:32]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2 */ "If Nth bit is set in this register, Nth port TX pause status will be taken from TX_PAUSE_CAPABILITY register,\nelse from tx scan result.\nBits[95:64]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3 */ "If Nth bit is set in this register, Nth port TX pause status will be taken from TX_PAUSE_CAPABILITY register,\nelse from tx scan result.\nBits[127:96]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4 */ "If Nth bit is set in this register, Nth port TX pause status will be taken from TX_PAUSE_CAPABILITY register,\nelse from tx scan result.\nBits[159:128]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5 */ "If Nth bit is set in this register, Nth port TX pause status will be taken from TX_PAUSE_CAPABILITY register,\nelse from tx scan result.\nBits[191:160]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_0 */ "CMIC tx pause scan status[31:0]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_1 */ "CMIC tx pause scan status[63:32]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_2 */ "CMIC tx pause scan status[95:64]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_3 */ "CMIC tx pause scan status[127:96]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_4 */ "CMIC tx pause scan status[159:128]",
    /* M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_5 */ "CMIC tx pause scan status[191:160]",
    /* M7SS_MDIO_CMIC_RATE_ADJUST_INT_MDIO */ "The clock divider configuration register for Internal MDIO.\nVarious parts of the chip involved in rate control\nrequire a constant, known frequency. This reference\nfrequency is based off of the chip 's core clock.\nHowever, the core clock can be different in different\ndesigns, thus the need for this register.\nThe core clock frequency is multiplied by the rational\nquantity (DIVIDEND/DIVISOR), and the further divided\ndown by 2 to produce the actual MDIO operation freqeuncy.\nTo avoid skew, it is recommended that the DIVIDEND value\nusually be set to 1.\nThe default values are for 133MHz operation:\nDIVIDEND=1, DIVISOR=6,\nMDIO operation freq = 133MHz/(6*2) =~ 11MHz\nFor 157MHz core clock chips, set:\nDIVIDEND=1, DIVISOR=7,\nMDIO operation freq = 133MHz/(7*2) =~ 11MHz",
    /* M7SS_PWM_PWMCTL           */ "This register provides the control fields for PWM",
    /* M7SS_PWM_PWM_DUTYHI_COUNT0 */ "This register defines the duty cycle of PWM line-0",
    /* M7SS_PWM_PWM_DUTYHI_COUNT1 */ "This register defines the duty cycle of PWM line-1",
    /* M7SS_PWM_PWM_DUTYHI_COUNT2 */ "This register defines the duty cycle of PWM line-2",
    /* M7SS_PWM_PWM_DUTYHI_COUNT3 */ "This register defines the duty cycle of PWM line-3",
    /* M7SS_PWM_PWM_PERIOD_COUNT0 */ "This register defines the period of PWM line-0",
    /* M7SS_PWM_PWM_PERIOD_COUNT1 */ "This register defines the period of PWM line-1",
    /* M7SS_PWM_PWM_PERIOD_COUNT2 */ "This register defines the period of PWM line-2",
    /* M7SS_PWM_PWM_PERIOD_COUNT3 */ "This register defines the period of PWM line-3",
    /* M7SS_PWM_PWM_PRESCALE     */ "This register has the fields which define the prescale values for the three PWM out lines.",
    /* M7SS_QSPI_BSPI_REGISTERS_B0_CTRL */ "Prefetch Buffer 0 Control Register",
    /* M7SS_QSPI_BSPI_REGISTERS_B0_STATUS */ "Prefetch Buffer 0 Status Register",
    /* M7SS_QSPI_BSPI_REGISTERS_B1_CTRL */ "Prefetch Buffer 1 Control Register",
    /* M7SS_QSPI_BSPI_REGISTERS_B1_STATUS */ "Prefetch Buffer 1 Status Register",
    /* M7SS_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE */ "Bits per cycle \"b-p-c\" Control Register",
    /* M7SS_QSPI_BSPI_REGISTERS_BITS_PER_PHASE */ "Bits per Phase \"b-p-p\" Control Register",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE */ "Bspi FLash upper address byte register",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA */ "BSPI Pin  Programmed IO Mode Data Register",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR */ "BSPI Pin  Programmed IO Mode Direction Register",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE */ "BSPI Pin  Programmed IO Mode Enable Register",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE */ "BSPI FLASH XOR Enable Register",
    /* M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE */ "BSPI FLASH XOR Value Register",
    /* M7SS_QSPI_BSPI_REGISTERS_BUSY_STATUS */ "BSPI Busy Status Register",
    /* M7SS_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE */ "Command and Mode Data Register",
    /* M7SS_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE */ "Flexible Control Mode Enable Register",
    /* M7SS_QSPI_BSPI_REGISTERS_INTR_STATUS */ "Interrupt Status Register",
    /* M7SS_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL */ "Master/Boot SPI Control Register",
    /* M7SS_QSPI_BSPI_REGISTERS_REVISION_ID */ "Revision ID",
    /* M7SS_QSPI_BSPI_REGISTERS_SCRATCH */ "Revision ID",
    /* M7SS_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL */ "Dual/Single Receive Mode Control Register",
    /* M7SS_QSPI_MSPI_CDRAM00    */ "8-bit command (queue pointer = 0)",
    /* M7SS_QSPI_MSPI_CDRAM01    */ "8-bit command (queue pointer = 1)",
    /* M7SS_QSPI_MSPI_CDRAM02    */ "8-bit command (queue pointer = 2)",
    /* M7SS_QSPI_MSPI_CDRAM03    */ "8-bit command (queue pointer = 3)",
    /* M7SS_QSPI_MSPI_CDRAM04    */ "8-bit command (queue pointer = 4)",
    /* M7SS_QSPI_MSPI_CDRAM05    */ "8-bit command (queue pointer = 5)",
    /* M7SS_QSPI_MSPI_CDRAM06    */ "8-bit command (queue pointer = 6)",
    /* M7SS_QSPI_MSPI_CDRAM07    */ "8-bit command (queue pointer = 7)",
    /* M7SS_QSPI_MSPI_CDRAM08    */ "8-bit command (queue pointer = 8)",
    /* M7SS_QSPI_MSPI_CDRAM09    */ "8-bit command (queue pointer = 9)",
    /* M7SS_QSPI_MSPI_CDRAM10    */ "8-bit command (queue pointer = a)",
    /* M7SS_QSPI_MSPI_CDRAM11    */ "8-bit command (queue pointer = b)",
    /* M7SS_QSPI_MSPI_CDRAM12    */ "8-bit command (queue pointer = c)",
    /* M7SS_QSPI_MSPI_CDRAM13    */ "8-bit command (queue pointer = d)",
    /* M7SS_QSPI_MSPI_CDRAM14    */ "8-bit command (queue pointer = e)",
    /* M7SS_QSPI_MSPI_CDRAM15    */ "8-bit command (queue pointer = f)",
    /* M7SS_QSPI_MSPI_CPTQP      */ "CPTQP REGISTER",
    /* M7SS_QSPI_MSPI_DISABLE_FLUSH_GEN */ "Debug bit to mask the generation of flush signals from Mspi",
    /* M7SS_QSPI_MSPI_ENDQP      */ "ENDQP REGISTER",
    /* M7SS_QSPI_MSPI_INTERRUPT_MSPI_DONE */ "Interrupt from MSPI sub-block",
    /* M7SS_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE */ "Interrupt from MSPI sub-block",
    /* M7SS_QSPI_MSPI_MSPI_STATUS */ "MSPI STATUS REGISTER",
    /* M7SS_QSPI_MSPI_NEWQP      */ "NEWQP REGISTER",
    /* M7SS_QSPI_MSPI_RXRAM00    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 0)",
    /* M7SS_QSPI_MSPI_RXRAM01    */ "LSbyte for bit 16 operation only (queue pointer = 0)",
    /* M7SS_QSPI_MSPI_RXRAM02    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 1)",
    /* M7SS_QSPI_MSPI_RXRAM03    */ "LSbyte for bit 16 operation only (queue pointer = 1)",
    /* M7SS_QSPI_MSPI_RXRAM04    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 2)",
    /* M7SS_QSPI_MSPI_RXRAM05    */ "LSbyte for bit 16 operation only (queue pointer = 2)",
    /* M7SS_QSPI_MSPI_RXRAM06    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 3)",
    /* M7SS_QSPI_MSPI_RXRAM07    */ "LSbyte for bit 16 operation only (queue pointer = 3)",
    /* M7SS_QSPI_MSPI_RXRAM08    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 4)",
    /* M7SS_QSPI_MSPI_RXRAM09    */ "LSbyte for bit 16 operation only (queue pointer = 4)",
    /* M7SS_QSPI_MSPI_RXRAM10    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 5)",
    /* M7SS_QSPI_MSPI_RXRAM11    */ "LSbyte for bit 16 operation only (queue pointer = 5)",
    /* M7SS_QSPI_MSPI_RXRAM12    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 6)",
    /* M7SS_QSPI_MSPI_RXRAM13    */ "LSbyte for bit 16 operation only (queue pointer = 6)",
    /* M7SS_QSPI_MSPI_RXRAM14    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 7)",
    /* M7SS_QSPI_MSPI_RXRAM15    */ "LSbyte for bit 16 operation only (queue pointer = 7)",
    /* M7SS_QSPI_MSPI_RXRAM16    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 8)",
    /* M7SS_QSPI_MSPI_RXRAM17    */ "LSbyte for bit 16 operation only (queue pointer = 8)",
    /* M7SS_QSPI_MSPI_RXRAM18    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 9)",
    /* M7SS_QSPI_MSPI_RXRAM19    */ "LSbyte for bit 16 operation only (queue pointer = 9)",
    /* M7SS_QSPI_MSPI_RXRAM20    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = a)",
    /* M7SS_QSPI_MSPI_RXRAM21    */ "LSbyte for bit 16 operation only (queue pointer = a)",
    /* M7SS_QSPI_MSPI_RXRAM22    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = b)",
    /* M7SS_QSPI_MSPI_RXRAM23    */ "LSbyte for bit 16 operation only (queue pointer = b)",
    /* M7SS_QSPI_MSPI_RXRAM24    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = c)",
    /* M7SS_QSPI_MSPI_RXRAM25    */ "LSbyte for bit 16 operation only (queue pointer = c)",
    /* M7SS_QSPI_MSPI_RXRAM26    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = d)",
    /* M7SS_QSPI_MSPI_RXRAM27    */ "LSbyte for bit 16 operation only (queue pointer = d)",
    /* M7SS_QSPI_MSPI_RXRAM28    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = e)",
    /* M7SS_QSPI_MSPI_RXRAM29    */ "LSbyte for bit 16 operation only (queue pointer = e)",
    /* M7SS_QSPI_MSPI_RXRAM30    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = f)",
    /* M7SS_QSPI_MSPI_RXRAM31    */ "LSbyte for bit 16 operation only (queue pointer = f)",
    /* M7SS_QSPI_MSPI_SPCR2      */ "SPCR2 REGISTER",
    /* M7SS_QSPI_MSPI_SPCR0_LSB  */ "SPCR0_LSB REGISTER",
    /* M7SS_QSPI_MSPI_SPCR0_MSB  */ "SPCR0_MSB Register",
    /* M7SS_QSPI_MSPI_SPCR1_LSB  */ "SPCR1_LSB REGISTER",
    /* M7SS_QSPI_MSPI_SPCR1_MSB  */ "SPCR1_MSB REGISTER",
    /* M7SS_QSPI_MSPI_TXRAM00    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 0)",
    /* M7SS_QSPI_MSPI_TXRAM01    */ "LSbyte for bit 16 operation only (queue pointer = 0)",
    /* M7SS_QSPI_MSPI_TXRAM02    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 1)",
    /* M7SS_QSPI_MSPI_TXRAM03    */ "LSbyte for bit 16 operation only (queue pointer = 1)",
    /* M7SS_QSPI_MSPI_TXRAM04    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 2)",
    /* M7SS_QSPI_MSPI_TXRAM05    */ "LSbyte for bit 16 operation only (queue pointer = 2)",
    /* M7SS_QSPI_MSPI_TXRAM06    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 3)",
    /* M7SS_QSPI_MSPI_TXRAM07    */ "LSbyte for bit 16 operation only (queue pointer = 3)",
    /* M7SS_QSPI_MSPI_TXRAM08    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 4)",
    /* M7SS_QSPI_MSPI_TXRAM09    */ "LSbyte for bit 16 operation only (queue pointer = 4)",
    /* M7SS_QSPI_MSPI_TXRAM10    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 5)",
    /* M7SS_QSPI_MSPI_TXRAM11    */ "LSbyte for bit 16 operation only (queue pointer = 5)",
    /* M7SS_QSPI_MSPI_TXRAM12    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 6)",
    /* M7SS_QSPI_MSPI_TXRAM13    */ "LSbyte for bit 16 operation only (queue pointer = 6)",
    /* M7SS_QSPI_MSPI_TXRAM14    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 7)",
    /* M7SS_QSPI_MSPI_TXRAM15    */ "LSbyte for bit 16 operation only (queue pointer = 7)",
    /* M7SS_QSPI_MSPI_TXRAM16    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 8)",
    /* M7SS_QSPI_MSPI_TXRAM17    */ "LSbyte for bit 16 operation only (queue pointer = 8)",
    /* M7SS_QSPI_MSPI_TXRAM18    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = 9)",
    /* M7SS_QSPI_MSPI_TXRAM19    */ "LSbyte for bit 16 operation only (queue pointer = 9)",
    /* M7SS_QSPI_MSPI_TXRAM20    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = a)",
    /* M7SS_QSPI_MSPI_TXRAM21    */ "LSbyte for bit 16 operation only (queue pointer = a)",
    /* M7SS_QSPI_MSPI_TXRAM22    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = b)",
    /* M7SS_QSPI_MSPI_TXRAM23    */ "LSbyte for bit 16 operation only (queue pointer = b)",
    /* M7SS_QSPI_MSPI_TXRAM24    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = c)",
    /* M7SS_QSPI_MSPI_TXRAM25    */ "LSbyte for bit 16 operation only (queue pointer = c)",
    /* M7SS_QSPI_MSPI_TXRAM26    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = d)",
    /* M7SS_QSPI_MSPI_TXRAM27    */ "LSbyte for bit 16 operation only (queue pointer = d)",
    /* M7SS_QSPI_MSPI_TXRAM28    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = e)",
    /* M7SS_QSPI_MSPI_TXRAM29    */ "LSbyte for bit 16 operation only (queue pointer = e)",
    /* M7SS_QSPI_MSPI_TXRAM30    */ "MSbyte for bit 16 or bit 8 operation (queue pointer = f)",
    /* M7SS_QSPI_MSPI_TXRAM31    */ "LSbyte for bit 16 operation only (queue pointer = f)",
    /* M7SS_QSPI_MSPI_WRITE_LOCK */ "Control bit to lock group of write commands",
    /* M7SS_QSPI_RAF_CTRL        */ "RAF Session Control Register",
    /* M7SS_QSPI_RAF_CURR_ADDR   */ "Current read address for the linear read session",
    /* M7SS_QSPI_RAF_FULLNESS    */ "Fullness indicator for the read ahead buffer",
    /* M7SS_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED */ "Interrupt from RAF sub-block",
    /* M7SS_QSPI_RAF_INTERRUPT_LR_IMPATIENT */ "Interrupt from RAF sub-block",
    /* M7SS_QSPI_RAF_INTERRUPT_LR_OVERREAD */ "Interrupt from RAF sub-block",
    /* M7SS_QSPI_RAF_INTERRUPT_LR_SESSION_DONE */ "Interrupt from RAF sub-block",
    /* M7SS_QSPI_RAF_INTERRUPT_LR_TRUNCATED */ "Interrupt from RAF sub-block",
    /* M7SS_QSPI_RAF_NUM_WORDS   */ "Number of Words to be fetched",
    /* M7SS_QSPI_RAF_READ_DATA   */ "Read data from Raf-buffer",
    /* M7SS_QSPI_RAF_START_ADDR  */ "Physical Starting Address Location in Flash device",
    /* M7SS_QSPI_RAF_STATUS      */ "Linear Read Status Register",
    /* M7SS_QSPI_RAF_WATERMARK   */ "Watermark level in the read ahead buffer that triggers an interrupt",
    /* M7SS_QSPI_RAF_WORD_CNT    */ "Current number of words fetched from Flash",
    /* M7SS_RNG_RBG_SOFT_RESET   */ "RBG soft reset register",
    /* M7SS_RNG_RNG_CTRL         */ "Random Number Generator Register",
    /* M7SS_RNG_RNG_FIFO_COUNT   */ "RNG FIFO control and status register",
    /* M7SS_RNG_RNG_FIFO_DATA    */ "Random Number Generator FIFO Data Register",
    /* M7SS_RNG_RNG_INT_ENABLE   */ "RNG Interrupt enable register",
    /* M7SS_RNG_RNG_INT_STATUS   */ "RNG Interrupt status register",
    /* M7SS_RNG_RNG_REV_ID       */ "RNG200 Revision ID register",
    /* M7SS_RNG_RNG_SOFT_RESET   */ "RNG soft reset register",
    /* M7SS_RNG_RNG_TOTAL_BIT_COUNT */ "Random Number Generator total bits generated count",
    /* M7SS_RNG_TYPE_TOTAL_BIT_COUNT_THRESHOLD */ "Total bit counter threshold value.",
    /* M7SS_SMBUS_SMBUS_ADDRESS  */ "SMBUS Address Register",
    /* M7SS_SMBUS_SMBUS_BIT_BANG_CONTROL */ "SMBUS Bit-Bang Control Register",
    /* M7SS_SMBUS_SMBUS_CONFIG   */ "SMBUS Configuration Register",
    /* M7SS_SMBUS_SMBUS_EVENT_ENABLE */ "SMBUS Interrupt Enable Register",
    /* M7SS_SMBUS_SMBUS_EVENT_STATUS */ "SMBUS Interrupt Status/ Interrupt Clear Register",
    /* M7SS_SMBUS_SMBUS_MASTER_COMMAND */ "SMBUS Master Command Register",
    /* M7SS_SMBUS_SMBUS_MASTER_DATA_READ */ "SMBUS Master Data Read Register",
    /* M7SS_SMBUS_SMBUS_MASTER_DATA_WRITE */ "SMBUS Master Data Write Register",
    /* M7SS_SMBUS_SMBUS_MASTER_FIFO_CONTROL */ "SMBUS Master FIFO Control Register",
    /* M7SS_SMBUS_SMBUS_SLAVE_COMMAND */ "SMBUS Slave Command Register",
    /* M7SS_SMBUS_SMBUS_SLAVE_DATA_READ */ "SMBUS Slave Data Read Register",
    /* M7SS_SMBUS_SMBUS_SLAVE_DATA_WRITE */ "SMBUS Slave Data Write Register",
    /* M7SS_SMBUS_SMBUS_SLAVE_FIFO_CONTROL */ "SMBUS Slave FIFO Control Register",
    /* M7SS_SMBUS_SMBUS_TIMING_CONFIG */ "SMBUS Timing Configuration Register",
    /* M7SS_SMBUS_SMBUS_TIMING_CONFIG_2 */ "SMBUS Timing Configuration 2 Register",
    /* M7SS_SPI0_SSPCPSR         */ "SSPCPSR register",
    /* M7SS_SPI0_SSPCR0          */ "SSPCR0 register",
    /* M7SS_SPI0_SSPCR1          */ "SSPCR1 register",
    /* M7SS_SPI0_SSPDMACR        */ "SSPDMACR register",
    /* M7SS_SPI0_SSPDR           */ "SSPDR register",
    /* M7SS_SPI0_SSPICR          */ "SSPICR register",
    /* M7SS_SPI0_SSPIMSC         */ "SSPIMSC register",
    /* M7SS_SPI0_SSPITIP         */ "SSPITIP is the integration test input register. It is a RW register. In integration test mode, it enables inputs to be both written to and read from.",
    /* M7SS_SPI0_SSPITOP         */ "SSPITOP is the integration test output register. The primary outputs are hard-coded, and the intra-chip outputs are RW. In integration test mode, it enables outputs to be both written to and read from.",
    /* M7SS_SPI0_SSPMIS          */ "SSPMIS register",
    /* M7SS_SPI0_SSPPCELLID0     */ "SSPPCellID0 register",
    /* M7SS_SPI0_SSPPCELLID1     */ "SSPPCellID1 register",
    /* M7SS_SPI0_SSPPCELLID2     */ "SSPPCellID2 register",
    /* M7SS_SPI0_SSPPCELLID3     */ "SSPPCellID3 register",
    /* M7SS_SPI0_SSPPERIPHID0    */ "SSPPeriphID0 register",
    /* M7SS_SPI0_SSPPERIPHID1    */ "SSPPeriphID1 register",
    /* M7SS_SPI0_SSPPERIPHID2    */ "SSPPeriphID2 register",
    /* M7SS_SPI0_SSPPERIPHID3    */ "SSPPeriphID3 register",
    /* M7SS_SPI0_SSPRIS          */ "SSPRIS register",
    /* M7SS_SPI0_SSPSR           */ "SSPSR register",
    /* M7SS_SPI0_SSPTCR          */ "SSPTCR is the test control register. This general test register controls operation of the PrimeCell SSP under test conditions.",
    /* M7SS_SPI0_SSPTDR          */ "SSPTDR is the test data register. It enables data to be written into the receive FIFO and read out from the transmit FIFO for test purposes. This test function is enabled by the TESTFIFO signal, bit 1 of the test control register, SSPTCR.",
    /* M7SS_TIM_TIM_TIMER1BGLOAD */ "Timer 1 Background Load register",
    /* M7SS_TIM_TIM_TIMER1CONTROL */ "Timer1 Control Register",
    /* M7SS_TIM_TIM_TIMER1INTCLR */ "Timer 1 Interrupt Clear Register",
    /* M7SS_TIM_TIM_TIMER1LOAD   */ "Timer 1 Load register",
    /* M7SS_TIM_TIM_TIMER1MIS    */ "Timer 1 Masked Interrupt Status Register",
    /* M7SS_TIM_TIM_TIMER1RIS    */ "Timer 1 Raw Interrupt Status Register",
    /* M7SS_TIM_TIM_TIMER1VALUE  */ "Timer 1 Current Value Register",
    /* M7SS_TIM_TIM_TIMER2BGLOAD */ "Timer 1 Background Load register",
    /* M7SS_TIM_TIM_TIMER2CONTROL */ "Timer2 Control Register",
    /* M7SS_TIM_TIM_TIMER2INTCLR */ "Timer 1 Interrupt Clear Register",
    /* M7SS_TIM_TIM_TIMER2LOAD   */ "Timer 1 Load register",
    /* M7SS_TIM_TIM_TIMER2MIS    */ "Timer 1 Masked Interrupt Status Register",
    /* M7SS_TIM_TIM_TIMER2RIS    */ "Timer 1 Raw Interrupt Status Register",
    /* M7SS_TIM_TIM_TIMER2VALUE  */ "Timer 1 Current Value Register",
    /* M7SS_TIM_TIM_TIMERITCR    */ "Integration Test Control Register",
    /* M7SS_TIM_TIM_TIMERITOP    */ "Integration Test Output Set Register",
    /* M7SS_TIM_TIM_TIMERPCELLID0 */ "PrimeCell ID0 Register",
    /* M7SS_TIM_TIM_TIMERPCELLID1 */ "PrimeCell ID1 Register",
    /* M7SS_TIM_TIM_TIMERPCELLID2 */ "PrimeCell ID2 Register",
    /* M7SS_TIM_TIM_TIMERPCELLID3 */ "PrimeCell ID3 Register",
    /* M7SS_TIM_TIM_TIMERPERIPHID0 */ "Peripheral ID 0 Register",
    /* M7SS_TIM_TIM_TIMERPERIPHID1 */ "Peripheral ID 1 Register",
    /* M7SS_TIM_TIM_TIMERPERIPHID2 */ "Peripheral ID 2 Register",
    /* M7SS_TIM_TIM_TIMERPERIPHID3 */ "Peripheral ID 3 Register",
    /* M7SS_UART_UART_CPR        */ "Component Parameter Register",
    /* M7SS_UART_UART_CTR        */ "Component Type register",
    /* M7SS_UART_UART_DLH_IER    */ "1)Divisor Latch (High)\n2)Interrupt Enable Register\nThis register makes up the upper 8-bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. If UART_16550_COMPATIBLE == NO, then this register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero), otherwise this register may only be accessed when the DLAB bit (LCR[7]) is set.\nThe output baud rate is equal to the serial clock (pclk if one clock design, sclk if two clock design (CLOCK_MODE == Enabled)) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor) Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications will occur. Also, once the DLH is set, at least 8 clock cycles of the slowest DW_apb_uart clock should be allowed to pass before transmitting or receiving data.",
    /* M7SS_UART_UART_DMASA      */ "DMA Software Acknowledge",
    /* M7SS_UART_UART_FAR        */ "FIFO Access Register",
    /* M7SS_UART_UART_HTX        */ "Halt TX",
    /* M7SS_UART_UART_IIR_FCR    */ "1) Interrupt Indenticifation Register\n2) FIFO Control Register",
    /* M7SS_UART_UART_LCR        */ "1) Line Control Register",
    /* M7SS_UART_UART_LSR        */ "1) Line Status Register",
    /* M7SS_UART_UART_MCR        */ "1) Modem Control Register",
    /* M7SS_UART_UART_MSR        */ "1) Modem Status Register",
    /* M7SS_UART_UART_RBR_THR_DLL */ "1)Receive Buffer Register\n2)Transmit Holding Register\n3)Divisor Latch (Low)",
    /* M7SS_UART_UART_RFL        */ "Receive FIFO Level\nThis is indicates the number of data entries in the receive FIFO.",
    /* M7SS_UART_UART_RFW        */ "Receive FIFO Write",
    /* M7SS_UART_UART_SBCR       */ "Shadow Break Control Register",
    /* M7SS_UART_UART_SCR        */ "1) Scratch Pad Register",
    /* M7SS_UART_UART_SDMAM      */ "Shadow DMAM Register",
    /* M7SS_UART_UART_SFE        */ "Shadow FIFO Enable Register",
    /* M7SS_UART_UART_SRBR_STHR  */ "Shadow Receive Buffer (Read)\nShadow Transmit Holding Register (Write)",
    /* M7SS_UART_UART_SRR        */ "Software Reset Regsiter",
    /* M7SS_UART_UART_SRT        */ "Shadow RCVR Trigger Register",
    /* M7SS_UART_UART_SRTS       */ "Shadow Request To Send Regsiter",
    /* M7SS_UART_UART_STET       */ "Shadow TX Empty Trigger Register",
    /* M7SS_UART_UART_TFL        */ "Transmit FIFO Level",
    /* M7SS_UART_UART_TFR        */ "Transmit FIFO Read",
    /* M7SS_UART_UART_UCV        */ "UART Component Version",
    /* M7SS_UART_UART_USR        */ "UART Status Register",
    /* M7SS_WDT_WDT_WDOGCONTROL  */ "Control Register",
    /* M7SS_WDT_WDT_WDOGINTCLR   */ "Interrupt Clear Register",
    /* M7SS_WDT_WDT_WDOGITCR     */ "Integration Test Control Register",
    /* M7SS_WDT_WDT_WDOGITOP     */ "Integration Test Output Set Register",
    /* M7SS_WDT_WDT_WDOGLOAD     */ "Load Register",
    /* M7SS_WDT_WDT_WDOGLOCK     */ "Lock Register",
    /* M7SS_WDT_WDT_WDOGMIS      */ "Masked Interrupt Status Register",
    /* M7SS_WDT_WDT_WDOGPCELLID0 */ "Peripheral Identification Register 0",
    /* M7SS_WDT_WDT_WDOGPCELLID1 */ "Peripheral Identification Register 1",
    /* M7SS_WDT_WDT_WDOGPCELLID2 */ "Peripheral Identification Register 2",
    /* M7SS_WDT_WDT_WDOGPCELLID3 */ "Peripheral Identification Register 3",
    /* M7SS_WDT_WDT_WDOGPERIPHID0 */ "Peripheral Identification Register 0",
    /* M7SS_WDT_WDT_WDOGPERIPHID1 */ "Peripheral Identification Register 1",
    /* M7SS_WDT_WDT_WDOGPERIPHID2 */ "Peripheral Identification Register 2",
    /* M7SS_WDT_WDT_WDOGPERIPHID3 */ "Peripheral Identification Register 3",
    /* M7SS_WDT_WDT_WDOGRIS      */ "Raw Interrupt Status Register",
    /* M7SS_WDT_WDT_WDOGVALUE    */ "Value Register",
    /* MIB_RXSACHANGES           */ "RXSACHANGES register",
    /* MIB_RXUNICASTPKTS         */ "RXUNICASTPKTS register",
    /* MIB_RX_64                 */ "RX_64 register",
    /* MIB_RX_1024_1522          */ "RX_1024_1522 register",
    /* MIB_RX_128_255            */ "RX_128_255 register",
    /* MIB_RX_1523_2047          */ "RX_1523_2047 register",
    /* MIB_RX_2048_4095          */ "RX_2048_4095 register",
    /* MIB_RX_256_511            */ "RX_256_511 register",
    /* MIB_RX_4096_8191          */ "RX_4096_8191 register",
    /* MIB_RX_512_1023           */ "RX_512_1023 register",
    /* MIB_RX_65_127             */ "RX_65_127 register",
    /* MIB_RX_8192_MAX           */ "RX_8192_MAX register",
    /* MIB_RX_ALIGN              */ "RX_ALIGN register",
    /* MIB_RX_ALL_OCTETS_HI      */ "RX_ALL_OCTETS_HI register",
    /* MIB_RX_ALL_OCTETS_LO      */ "RX_ALL_OCTETS_LO register",
    /* MIB_RX_ALL_PKTS           */ "RX_ALL_PKTS register",
    /* MIB_RX_BRDCAST            */ "RX_BRDCAST register",
    /* MIB_RX_CNTRL              */ "RX_CNTRL register",
    /* MIB_RX_CRC                */ "RX_CRC register",
    /* MIB_RX_CRC_ALIGN          */ "RX_CRC_ALIGN register",
    /* MIB_RX_DROP               */ "RX_DROP register",
    /* MIB_RX_FRAG               */ "RX_FRAG register",
    /* MIB_RX_GD_OCTETS_HI       */ "RX_GD_OCTETS_HI register",
    /* MIB_RX_GD_OCTETS_LO       */ "RX_GD_OCTETS_LO register",
    /* MIB_RX_GD_PKTS            */ "RX_GD_PKTS register",
    /* MIB_RX_JAB                */ "RX_JAB register",
    /* MIB_RX_MULT               */ "RX_MULT register",
    /* MIB_RX_OVR                */ "RX_OVR register",
    /* MIB_RX_PAUS               */ "RX_PAUS register",
    /* MIB_RX_SYM                */ "RX_SYM register",
    /* MIB_RX_UND                */ "RX_UND register",
    /* MIB_TXQOSQ0OCTET_HI       */ "TXQOSQ0OCTET_HI register",
    /* MIB_TXQOSQ0OCTET_LO       */ "TXQOSQ0OCTET_LO register",
    /* MIB_TXQOSQ0PKT            */ "TXQOSQ0PKT register",
    /* MIB_TXQOSQ1OCTET_HI       */ "TXQOSQ1OCTET_HI register",
    /* MIB_TXQOSQ1OCTET_LO       */ "TXQOSQ1OCTET_LO register",
    /* MIB_TXQOSQ1PKT            */ "TXQOSQ1PKT register",
    /* MIB_TXQOSQ2OCTET_HI       */ "TXQOSQ2OCTET_HI register",
    /* MIB_TXQOSQ2OCTET_LO       */ "TXQOSQ2OCTET_LO register",
    /* MIB_TXQOSQ2PKT            */ "TXQOSQ2PKT register",
    /* MIB_TXQOSQ3OCTET_HI       */ "TXQOSQ3OCTET_HI register",
    /* MIB_TXQOSQ3OCTET_LO       */ "TXQOSQ3OCTET_LO register",
    /* MIB_TXQOSQ3PKT            */ "TXQOSQ3PKT register",
    /* MIB_TXUNICASTPKT          */ "TXUNICASTPKT register",
    /* MIB_TX_64                 */ "TX_64 register",
    /* MIB_TX_1024_1522          */ "TX_1024_1522 register",
    /* MIB_TX_128_255            */ "TX_128_255 register",
    /* MIB_TX_1523_2047          */ "TX_1523_2047 register",
    /* MIB_TX_1_COL              */ "TX_1_COL register",
    /* MIB_TX_2048_4095          */ "TX_2048_4095 register",
    /* MIB_TX_256_511            */ "TX_256_511 register",
    /* MIB_TX_4096_8191          */ "TX_4096_8191 register",
    /* MIB_TX_512_1023           */ "TX_512_1023 register",
    /* MIB_TX_65_127             */ "TX_65_127 register",
    /* MIB_TX_8192_MAX           */ "TX_8192_MAX register",
    /* MIB_TX_ALL_OCTETS_HI      */ "TX_ALL_OCTETS_HI register",
    /* MIB_TX_ALL_OCTETS_LO      */ "TX_ALL_OCTETS_LO register",
    /* MIB_TX_ALL_PKTS           */ "TX_ALL_PKTS register",
    /* MIB_TX_BRDCAST            */ "TX_BRDCAST register",
    /* MIB_TX_COL                */ "TX_COL register",
    /* MIB_TX_CRS                */ "TX_CRS register",
    /* MIB_TX_DEF                */ "TX_DEF register",
    /* MIB_TX_EX_COL             */ "TX_EX_COL register",
    /* MIB_TX_FRAG               */ "TX_FRAG register",
    /* MIB_TX_GD_OCTETS_HI       */ "TX_GD_OCTETS_HI register",
    /* MIB_TX_GD_OCTETS_LO       */ "TX_GD_OCTETS_LO register",
    /* MIB_TX_GD_PKTS            */ "TX_GD_PKTS register",
    /* MIB_TX_JAB                */ "TX_JAB register",
    /* MIB_TX_LATE               */ "TX_LATE register",
    /* MIB_TX_MULT               */ "TX_MULT register",
    /* MIB_TX_M_COL              */ "TX_M_COL register",
    /* MIB_TX_OVER               */ "TX_OVER register",
    /* MIB_TX_PAUS               */ "TX_PAUS register",
    /* MIB_TX_UNDERRUN           */ "TX_UNDERRUN register",
    /* NPA_ID                    */ "VERSION: 'cb_cfp version register.'\nFUNC: 'Unique func identifier.'",
    /* NPA_NPA_CREDIT_CONTROL    */ "NPA_INIT_CREDIT: 'Per Port credit initialization control \n'\n'This is useful to maintain credit coherecny with MAC \n'\n'when the corresponding port is disabled and re-enabled \n'\n' 1 initialise the credit on the MAC port '\n' 0 no initialization credit on the MAC port '",
    /* NPA_NPA_DEF_TX_CRCERR_CONTROL */ "TX_CRCERR: 'Per Port Tx CRC ERR Control MACs \n'\n'When this bit is set then all the packets on the Egress are tagged to have CRC Error \n'\n' 1 All the packets are sent with Tx CRC Error \n'\n' 0 All the packets are sent normally \n'",
    /* NPA_NPA_DEF_TX_CRC_MODE_CONTROL */ "TX_CRC_MODE: 'Per Port Tx CRC MODE Control \n'\n'TX_CRC_MODE[1:0] is for Port0, [3:2] is for Port1 and so on'\n'2'b00--> CRC Append Mode, 2'b01 : CRC Overwrite Mode, 2'b10 : CRC Forward Mode'\n'When field is used only when the Tx Packet does not have TLV'",
    /* NPA_NPA_EEE_CONTROL       */ "EEE_MODE_EN: 'Per Port EEE mode enable control \n'\n' 1 EEE mode is enabled '\n' 0 EEE mode is not enabled '",
    /* NPA_NPA_ENABLE_UNIMAC_CREDIT_LOAD */ "TX_UNIMAC_CREDIT_LOAD_MODE: 'Per Port Tx UNIMAC Credit Load when TX_FIFO_FULL = 0 \n'\n'When this bit is set UNIMAC Credits will be loaded with value 2 when UNIMAC_TX_FIFO_FULL = 0'",
    /* NPA_NPA_ENG_EEE_CONTROL   */ "EEE_ENG_MODE_EN: 'Per Port EEE mode enable on the Egress Path \n'\n' 1 EEE mode is enabled on the Egress path '\n' 0 EEE mode is not enabled on the Egress path '",
    /* NPA_NPA_ENG_EEE_STATUS    */ "EEE_ENG_MODE_STATUS: 'Per Port EEE mode Status on Egress Path \n'\n' 1 EEE mode has been activated on the Egress path '\n' 0 EEE mode has been not activated on the Egress path '",
    /* NPA_NPA_ENG_PFC_COS_CONTROL */ "ENG_COS_BIT_REVERSE: 'Per Port control to reverse the bit order of the COS signls driven towards MAC \n'\n'This is for debug purpose only \n'\n' 1 Reversing of the COS signals towards the MAC is Enabled '\n' 0 Reversing of the COS signals towards the MAC is disabled '",
    /* NPA_NPA_ING_EEE_STATUS    */ "EEE_ING_MODE_STATUS: 'Per Port EEE mode Status on Ingress Path \n'\n' 1 EEE mode has been active on the Ingress path '\n' 0 EEE mode has been not active on the Ingress path '",
    /* NPA_NPA_ING_FIFO_OVF_INT_EN */ "ING_FIFO_OVF_INT_EN: 'Per Port Interrupt Enable for Overflow Status of the Ingress FIFOs b/w MAC and NISI \n'\n'This is for debug purpose only \n'\n' 1 Interrupt enabled on FIFO Over Flow status \n'\n' 0 Interrupt is not enabled on FIFO Over Flow status \n'",
    /* NPA_NPA_ING_FIFO_OVF_INT_STS */ "ING_FIFO_OVF_STS: 'Per Port Overflow Status of the Ingress FIFOs b/w MAC and NISI \n'\n'This is for debug purpose only \n'\n'This is self set and write celar \n'\n' 1 FIFO Over Flow detected \n'\n' 0 FIFO Over Flow is not detected \n'",
    /* NPA_NPA_ING_PFC_COS_CONTROL */ "ING_COS_BIT_REVERSE: 'Per Port control to reverse the bit order of the COS signls from MAC \n'\n'This is for debug purpose only \n'\n' 0 Reversing of the COS signals from the MAC is disabled '\n' 1 Reversing of the COS signals from the MAC is Enabled '",
    /* NPA_NPA_ING_TLV_LAST_CONTROL */ "DIS_TLV_LAST: 'Per Port control to disable Last bit in the TS TLV at the Ingress (NISI) \n'\n'This feature will be useful when TLVs are expected from Link Partner \n'\n' 1 Last Bit in the Timestamp TLV Disabled'\n' 0 Last Bit in the Timestamp TLV not disabled '",
    /* NPA_NPA_LNK_CHG_INT_EN    */ "ING_LNK_CHG_INT_EN: 'Per Port Interrupt Enable for Link Change Interrupt Status \n'\n' 1 Interrupt enabled on Link Change status \n'\n' 0 Interrupt is not enabled on Link Change status \n'",
    /* NPA_NPA_LNK_CHG_INT_STS   */ "ING_LNK_CHG_INT_STS: 'Per Port Link Change Interrupt Status \n'\n'This is self set and write celar \n'\n' 1 Link Status Change detected \n'\n' 0 Link Status Changeis not detected \n'",
    /* NPA_NPA_LOOPBACK_CONTROL  */ "LOOPBACK_ENABLE: 'Per Port Loopback Control (Tx to Rx Path) \n'\n'When this mode is enabled, no TLVs are added at Ingess and no TLVs are stripped at the Egress'\n' 1 Enable the Loopback from Tx to Rx path of the NPA'\n' 0 No Loopback from Tx to Rx path of the NPA (Default)'",
    /* NPA_NPA_MAC_RX_ERROR_INT_EN */ "ING_LNK_CHG_INT_EN: 'Per Port Interrupt Enable for MAC RX_ERROR Interrupt Status \n'\n' 1 Interrupt enabled for MAC_RX_ERROR status \n'\n' 0 Interrupt is not enabled for MAC_RX_ERROR status \n'",
    /* NPA_NPA_MAC_RX_ERROR_INT_STS */ "ING_LNK_CHG_INT_STS: 'Per Port MAC_RX_ERROR \n'\n'This is self set and write celar \n'\n' 1 MAC RX_ERROR status detected \n'\n' 0 MAC RX ERROR status is not detected \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P0 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P1 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P2 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P3 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P4 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P5 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P6 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P7 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P8 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P9 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P10 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P11 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P12 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P13 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_MAC_RX_RSV_STATUS_P14 */ "MAC_ERROR_STATUS: 'MAC Rx RSV Status Port0 \n'",
    /* NPA_NPA_PFC_CONTROL       */ "PFC_DISABLE: 'Per Port control to disable the PFC feature. When PFC features is disabled general Pause mechani \n'\n'When the PFC feature is disabled MAC uses general PAUSE to enable link level flow control instead of PFC \n'\n' 1 PFC feature is Disabled. '\n' 0 PFC feature is not disabled '",
    /* NPA_NPA_PORT_CONTROL      */ "PORT_DISABLE: 'Per Port disbale control \n'\n'When Port is disabled the data coming from the MAC is ignored and no data will be driven towards MAC \n'\n'In case the Data transfer is porgressing when this bit is beging changed, then NPA will enable the requested fucntionality \n'\n'only at the packet boundary'\n' 1 Port is Disabled. '\n' 0 Port is not disabled '",
    /* NPA_NPA_PORT_PRIORITY_CONTORL0 */ "PORT_PRIORITY_P0: 'Port Priority of Port0'\n'0- Least Priority\n'1- Priority 1\n'2- Priority 2\n'3-\n' ....'\n' ....'\n'14- High Priority\nPORT_PRIORITY_P1: ' Same as PORT_PRIORITY_P0 for Port1'\nPORT_PRIORITY_P2: ' Same as PORT_PRIORITY_P0 for Port2'\nPORT_PRIORITY_P3: ' Same as PORT_PRIORITY_P0 for Port3'\nPORT_PRIORITY_P4: ' Same as PORT_PRIORITY_P0 for Port4'\nPORT_PRIORITY_P5: ' Same as PORT_PRIORITY_P0 for Port5'\nPORT_PRIORITY_P6: ' Same as PORT_PRIORITY_P0 for Port6'\nPORT_PRIORITY_P7: ' Same as PORT_PRIORITY_P0 for Port7'",
    /* NPA_NPA_PORT_PRIORITY_CONTORL1 */ "PORT_PRIORITY_P8: 'Port Priority of Port0'\n'0- Least Priority\n'1- Priority 1\n'2- Priority 2\n'3-\n' ....'\n' ....'\n'14- High Priority\nPORT_PRIORITY_P9: ' Same as PORT_PRIORITY_P0 for Port9'\nPORT_PRIORITY_P10: ' Same as PORT_PRIORITY_P0 for Port10'\nPORT_PRIORITY_P11: ' Same as PORT_PRIORITY_P0 for Port11'\nPORT_PRIORITY_P12: ' Same as PORT_PRIORITY_P0 for Port12'\nPORT_PRIORITY_P13: ' Same as PORT_PRIORITY_P0 for Port13'\nPORT_PRIORITY_P14: ' Same as PORT_PRIORITY_P0 for Port14'\nPORT_0_7_STRICT_PRI_EN: 'If set then arbitrates ports 7-0 based on strict priority'",
    /* NPA_NPA_RUNT_CONTROL      */ "RUNT_DISABLE: 'Per Port Runt packet enable control \n'\n' 1 Runt packets are Disabled and treated as Error packets '\n' 0 Runt packets are not Disabled and treated as Normal packets '",
    /* NPA_NPA_RX_EEE_INT_EN     */ "NPA_RX_EEE_INT_EN: 'Per Port Rx EEE Interrupr enable \n'",
    /* NPA_NPA_RX_EEE_INT_STS    */ "NPA_RX_EEE_INT_STS: 'Per Port Rx EEE Interrupr Status \n'",
    /* NPA_NPA_RX_LINK_STATUS    */ "RX_LINK_STATUS: 'Per Port Rx LINK_STATUS \n'",
    /* NPA_NPA_TLV_CONTROL       */ "DIS_TLV: 'Per Port TLV Disable control at the Egress path \n'\n'0- Enable the TLV formatted packets on the NISI/NESI (Default) '\n'1- Disable the TLV formatted packets on the NISI/NESI'\n'When TLVs are disabled, the NPA will not encapsulate any TLVs before driving on to NISI. '\n'Similarly the NPA will not expect any TLV at the egress. The Ingress MAC packet Timestamp will be unused in this mode.'\n'At the egress when the Timestamp TLV are disabled on the corresponding port MAC Tx control '\n'Some of the MAC TX Controls interface will be driven from register NPA TX MAC Control Registers.'",
    /* NPA_NPA_TS_MACC_TLV_CONTROL */ "DIS_TS_MACC_TLV: ' Per Port Disable Timestamp/MAC Control TLV'\n' 0- Enable the Timestmap TLV at NISI/MAC Control TLV at NESI(Default)'\n' 1- Enable the Timestmap TLV at NISI/MAC Control TLV at NESI'\n' When Timestamp TLVs are disabled, the NPA will encapsulate the incoming packet with NOP TLV. '\n'Similarly the NPA expect NOP TLV at the egress. '\n'The Ingress MAC packet Timestamp will be unused in this mode. '\n'Similarly Egress Timestamp update on the Egress will be disabled. '\n'Some of the other Egress controls (CRC MODE, TX_ERR) will be driven from the content of the NPA Default Tx Control Register'",
    /* NPA_NPA_TX_THRESHOLD_CONTROL */ "TX_THRESHOLD_CONTROL: 'Per Port Tx Threshold Control \n'\n'TX_THRESHOLD_CONTROL[1:0] is for Port0, [3:2] is for Port1 and so on'\n'2'b00--> Packet Transmission starts as soon as the packet data is available'\n'2'b01--> Packet Transmission starts after accumulating 1 extra data words after SOP'\n'2'b10--> Packet Transmission starts after accumulating 2 extra data words after SOP'\n'2'b11--> Packet Transmission starts after accumulating 3 extra data words after SOP'",
    /* NPA_PD                    */ "DATA: 'Uncommitted read/write register'",
    /* PBUSBRIDGE_APB2PBUS_CTRL  */ "Debug Write En",
    /* PBUSBRIDGE_APB2PBUS_RADDR */ "Read Address Register",
    /* PBUSBRIDGE_APB2PBUS_RCTRL */ "Read Control Register",
    /* PBUSBRIDGE_APB2PBUS_RDATA */ "Read Data Register",
    /* PBUSBRIDGE_APB2PBUS_RD_GO */ "Read Kick off Register",
    /* PBUSBRIDGE_APB2PBUS_RD_WR_STATUS */ "Read Status Interrupt Register",
    /* PBUSBRIDGE_APB2PBUS_RD_WR_STATUS_MASK */ "Read Status Interrupt Mask Register",
    /* PBUSBRIDGE_APB2PBUS_WADDR */ "Write Address Register",
    /* PBUSBRIDGE_APB2PBUS_WCTRL */ "Write Control Register",
    /* PBUSBRIDGE_APB2PBUS_WDATA */ "Write Data Register",
    /* PBUSBRIDGE_APB2PBUS_WR_GO */ "Write Kick off Register",
    /* R64                       */ "Receive 64 Byte Frame Counter\nHW: MAC_GRx64",
    /* R127                      */ "Receive 65 to 127 Byte Frame Counter\nHW: MAC_GRx127",
    /* R255                      */ "Receive 128 to 255 Byte Frame Counter\nHW: MAC_GRx255",
    /* R511                      */ "Receive 256 to 511 Byte Frame Counter\nHW: MAC_GRx511",
    /* R1023                     */ "Receive 512 to 1023 Byte Frame Counter\nHW: MAC_GRx1023",
    /* R1518                     */ "Receive 1024 to 1518 Byte Frame Counter\nHW: MAC_GRx1518",
    /* R2047                     */ "Receive 1519 to 2047 Byte Frame Counter\nHW: MAC_GRx2047",
    /* R4095                     */ "Receive 2048 to 4095 Byte Frame Counter\nHW: MAC_GRx4095",
    /* R9216                     */ "Receive 4096 to 9216 Byte Frame Counter\nHW: MAC_GRx9216",
    /* R16383                    */ "Receive 9217 to 16383 Byte Frame Counter\nHW: MAC_GRx16383",
    /* RALN                      */ "Receive Alignment Error Frame Counter\nHW: MAC_GRxALN",
    /* RBCA                      */ "Receive Broadcast Frame Counter\nHW: MAC_GRxBCA",
    /* RBYT                      */ "Receive Byte Counter\nHW: MAC_GRxByt",
    /* RDVLN                     */ "Receive Double VLAN Tag Frame Counter\nHW: MAC_GRxDVLN",
    /* RERPKT                    */ "Receive Code Error Frame Counter\nHW: MAC_GRxFrErr",
    /* RFCR                      */ "Receive False Carrier Counter\nHW: MAC_GRxFCR",
    /* RFCS                      */ "Receive FCS Error Frame Counter\nHW: MAC_GRxFCS",
    /* RFLR                      */ "Receive Length Out of Range Frame Counter\nHW: MAC_GRxFLR",
    /* RFRG                      */ "Receive Fragment Counter\nHW: MAC_GRxFRG",
    /* RJBR                      */ "Receive Jabber Frame Counter\nHW: MAC_GRxJBR",
    /* RMCA                      */ "Receive Multicast Frame Counter\nHW: MAC_GRxMCA",
    /* RMCRC                     */ "Matched CRC Frame Counter\nHW: MAC_GRxMCRC",
    /* RMGV                      */ "Receive 1519 to 1522 Byte Good VLAN Frame Counter\nHW: MAC_GRx1522",
    /* RMTUE                     */ "Receive MTU Check Error Frame Counter\nHW: MAC_GRxMTUE",
    /* ROVR                      */ "Receive Oversized Frame Counter\nHW: MAC_GRxOVR",
    /* RPFC0                     */ "Receive PFC Frame Priority 0\nHW: MAC_GRxPFCP0",
    /* RPFC1                     */ "Receive PFC Frame Priority 1\nHW: MAC_GRxPFCP1",
    /* RPFC2                     */ "Receive PFC Frame Priority 2\nHW: MAC_GRxPFCP2",
    /* RPFC3                     */ "Receive PFC Frame Priority 3\nHW: MAC_GRxPFCP3",
    /* RPFC4                     */ "Receive PFC Frame Priority 4\nHW: MAC_GRxPFCP4",
    /* RPFC5                     */ "Receive PFC Frame Priority 5\nHW: MAC_GRxPFCP5",
    /* RPFC6                     */ "Receive PFC Frame Priority 6\nHW: MAC_GRxPFCP6",
    /* RPFC7                     */ "Receive PFC Frame Priority 7\nHW: MAC_GRxPFCP7",
    /* RPFCOFF0                  */ "Receive PFC Frame Priority 0 XON to XOFF\nHW: MAC_GRxPFCOFF0",
    /* RPFCOFF1                  */ "Receive PFC Frame Priority 1\nHW: MAC_GRxPFCOFF1",
    /* RPFCOFF2                  */ "Receive PFC Frame Priority 2\nHW: MAC_GRxPFCOFF2",
    /* RPFCOFF3                  */ "Receive PFC Frame Priority 3\nHW: MAC_GRxPFCOFF3",
    /* RPFCOFF4                  */ "Receive PFC Frame Priority 4\nHW: MAC_GRxPFCOFF4",
    /* RPFCOFF5                  */ "Receive PFC Frame Priority 5\nHW: MAC_GRxPFCOFF5",
    /* RPFCOFF6                  */ "Receive PFC Frame Priority 6\nHW: MAC_GRxPFCOFF6",
    /* RPFCOFF7                  */ "Receive PFC Frame Priority 7\nHW: MAC_GRxPFCOFF7",
    /* RPKT                      */ "Receive frame/packet Counter\nHW: MAC_GRxPkt",
    /* RPOK                      */ "Receive Good Packet Counter\nHW: MAC_GRxPOK",
    /* RPRM                      */ "Receive Promiscuous Frame Counter\nHW: MAC_GRxPRM",
    /* RRBYT                     */ "Receive Runt Byte Counter\nHW: MAC_GRxRByt",
    /* RRPKT                     */ "Receive RUNT Frame Counter\nHW: MAC_GRxRPkt",
    /* RSCHCRC                   */ "Receive SCH CRC Error\nHW: MAC_GRxSCHCRC",
    /* RTRFU                     */ "Receive Truncated Frame Counter (due to RX FIFO full)\nHW: MAC_GRxTRFU",
    /* RUCA                      */ "Receive Unicast Frame Counter\nHW: MAC_GRxUCA",
    /* RUND                      */ "Receive Undersize Frame Counter\nHW: MAC_GRxUND",
    /* RVLN                      */ "Receive VLAN Tag Frame Counter\nHW: MAC_GRxVLN",
    /* RXCF                      */ "Receive Control Frame Counter\nHW: MAC_GRxCF",
    /* RXPF                      */ "Receive PAUSE Frame Counter\nHW: MAC_GRxPF",
    /* RXPP                      */ "Receive PFC (Per-Priority Pause) Frame Counter\nHW: MAC_GRxPP",
    /* RXUDA                     */ "Receive Unsupported DA for PAUSE/PFC Frame Counter\nHW: MAC_GRxUDA",
    /* RXUO                      */ "Receive Unsupported Opcode Frame Counter\nHW: MAC_GRxUO",
    /* RXWSA                     */ "Receive Wrong SA Frame Counter\nHW: MAC_GRxWSA",
    /* RX_EEE_LPI_DURATION_COUNTER */ "RX EEE LPI Duration Counter",
    /* RX_EEE_LPI_EVENT_COUNTER  */ "RX EEE LPI Event Counter",
    /* RX_HCFC_COUNTER           */ "Receive HCFC message counter",
    /* RX_HCFC_CRC_COUNTER       */ "Receive HCFC message with CRC Error counter",
    /* RX_LLFC_CRC_COUNTER       */ "Receive Type LLFC message with CRC error Counter",
    /* RX_LLFC_LOG_COUNTER       */ "Receive Logical Type LLFC message Counter",
    /* RX_LLFC_PHY_COUNTER       */ "Receive Physical Type LLFC message counter",
    /* STAT_DEBUG                */ "MIB_COUNTER_0: 'MIB Debug Counter 0'\nMIB_COUNTER_1: 'Mib debug counter 1.'",
    /* STAT_MAC_CONTROL          */ "EXT_TX_FLOW_CTRL: 'When this active high signal is asserted and config bit OOB_EFC_EN is set then data frame trasmission is stopped, whereas Pause & PFC frames are transmitted normally. This operation is similar to halting the transmit datapath due to the reception of a Pause Frame with non-zero timer value, and is used in applications where the flow control information is exchanged out of band.RSV mask. RW Register'\nOSTS_TIMER_DISABLE: 'disable the OSTS time-stamping function in the MAC when asserted during the time the CPU Is initializing the local counters.'\nEGR_1588_TIMESTAMPING_MODE: 'When set to 0, enables legacy sign-extension of 32-bit timestamp, when 1, enables 48-bit timestamping'\nDIRECT_GMII: 'Direct gmii mode.'\n'If direct gmii is set to 0, then only 25 MHz clock needs to be fed at ref25, for both 10/100 Mbps speeds.'\n'Unimac will internally divide the clock to 2.5 MHz for 10 Mbps speed.'\nSS_MODE_MII: 'Indicates whether the unimac should operate in source synchronous mode with the serdes in MII mode.'\n' 1- SS mode for10/100 Mbps'\n' 0- non SS mode for 10/100 Mbps'\nGPORT_MODE: 'GPORT mode to support legacy NTSW gport/gxport RX FIFO protocol.'\n'For generic RXFIFO interface, tie this bit to 0'\n'When this bit is tied to 0, every 'ok_to_send_data' assertion per'\n'core clock fetches one 128-bit data from the unimac, if it has '\n'the data available. When it is tied to 1, every 'ok_to_send_data''\n'assertion per core clock fetches a burst of four 128-bit data '\n'from the unimac as required by the NTSW gport/gxport, if the '\n'unimac has the data available.'\nPPP_DISABLE_STRAP: 'If enabled, disables the ppp functionality.'",
    /* STAT_MAC_STATUS           */ "ETH_DUPLEX: 'Indicates current Duplex mode'\nETH_SPEED: 'Indicates current speed'\nMAC_IN_PAUSE: 'Asserted when Mac_tx is paused.'\nRX_FIFO_DAT_AVL: 'Indicates when one or more entries in Unimac Rx FIFO are full. Used for Power Management purpose'",
    /* STAT_MIB_EN               */ "TX_MAX_LEN: 'Max tx packet length. RW Register'\nGMAC_TX_EN: 'gmac tx enable. RW Register'\nRX_MAX_LEN: 'Max rx packet length. RW Register'\nGMAC_RX_EN: 'gmac rx enable. RW Register'",
    /* STAT_MIB_INTE             */ "TX_OVERFLOW: 'Enable for tx_overflow interrupt. RW register'\nTX_50TH_REACH: 'Enable for tx_50th_reach interrupt. RW register'\nRX_OVERFLOW: 'Enable for rx_overflow interrupt. RW register'\nRX_50TH_REACH: 'Enable for rx_50th_reach interrupt. RW register'",
    /* STAT_MIB_INTS             */ "TX_OVERFLOW: 'This field specifies mib counter receive side update status overflow interrupt status. Write 1 to clear'\nTX_50TH_REACH: 'Interrupt when any MIB receive statistics counter reaches 50 0f its maximum value. Write 1 to clear'\nRX_OVERFLOW: 'This field specifies mib counter transmit side update status overflow interrupt status. Write 1 to clear'\nRX_50TH_REACH: 'Interrupt when any MIB transmit statistics counter reaches 50 0f its maximum value. Write 1 to clear'",
    /* STAT_MIB_RESET            */ "RD_RESET_EN: 'This field specifies mib counter reset method. RW Register'\nMAC_QUEUE_INFO: 'Mib Queue info 0/1/2/3 indicates the priority. RW Register'",
    /* STAT_R_GPORT_RSV          */ "MASK: 'RSV mask. RW Register'",
    /* STAT_R_GPORT_STAT_UPDATE  */ "MASK: 'RSV mask. RW Register'",
    /* T64                       */ "Transmit 64 Byte Frame Counter\nHW: MAC_GTx64",
    /* T127                      */ "Transmit 65 to 127 Byte Frame Counter\nHW: MAC_GTx127",
    /* T255                      */ "Transmit 128 to 255 Byte Frame Counter\nHW: MAC_GTx255",
    /* T511                      */ "Transmit 256 to 511 Byte Frame Counter\nHW: MAC_GTx511",
    /* T1023                     */ "Transmit 512 to 1023 Byte Frame Counter\nHW: MAC_GTx1023",
    /* T1518                     */ "Transmit 1024 to 1518 Byte Frame Counter\nHW: MAC_GTx1518",
    /* T2047                     */ "Transmit 1519 to 2047 Byte Frame Counter\nHW: MAC_GTx2047",
    /* T4095                     */ "Transmit 2048 to 4095 Byte Frame Counter\nHW: MAC_GTx4095",
    /* T9216                     */ "Transmit 4096 to 9216 Byte Frame Counter\nHW: MAC_GTx9216",
    /* T16383                    */ "Transmit 9217 to 16383 Byte Frame Counter\nHW: MAC_GTx16383",
    /* TBCA                      */ "Transmit Broadcast Frame Counter\nHW: MAC_GTxBCA",
    /* TBYT                      */ "Transmit Byte Counter\nHW: MAC_GTxBYT",
    /* TDFR                      */ "Transmit Single Deferral Frame Counter\nHW: MAC_GTxDFR",
    /* TDVLN                     */ "Transmit Double VLAN Tag Frame Counter\nHW: MAC_GTxDVLN",
    /* TEDF                      */ "Transmit Multiple Deferral Frame Counter\nHW: MAC_GTxEDF",
    /* TERR                      */ "Transmit Error (set by system) Counter\nHW: MAC_GTxErr",
    /* TFCS                      */ "Transmit FCS Error Counter\nHW: MAC_GTxFCS",
    /* TFRG                      */ "Transmit Fragment Counter\nHW: MAC_GTxFRG",
    /* TJBR                      */ "Transmit Jabber Counter\nHW: MAC_GTxJBR",
    /* TLCL                      */ "Transmit Late Collision Frame Counter\nHW: MAC_GTxLCL",
    /* TMCA                      */ "Transmit Multicast Frame Counter\nHW: MAC_GTxMCA",
    /* TMCL                      */ "Transmit Multiple Collision Frame Counter\nHW: MAC_GTxMCL",
    /* TMGV                      */ "Transmit 1519 to 1522 Byte Good VLAN Frame Counter\nHW: MAC_GTx1522",
    /* TNCL                      */ "Transmit Total Collision Counter\nHW: MAC_GTxNCL",
    /* TOVR                      */ "Transmit Oversize Packet Counter\nHW: MAC_GTxOVR",
    /* TPFC0                     */ "Transmit PFC Frame Priority 0\nHW: MAC_GTxPFCP0",
    /* TPFC1                     */ "Transmit PFC Frame Priority 1\nHW: MAC_GTxPFCP1",
    /* TPFC2                     */ "Transmit PFC Frame Priority 2\nHW: MAC_GTxPFCP2",
    /* TPFC3                     */ "Transmit PFC Frame Priority 3\nHW: MAC_GTxPFCP3",
    /* TPFC4                     */ "Transmit PFC Frame Priority 4\nHW: MAC_GTxPFCP4",
    /* TPFC5                     */ "Transmit PFC Frame Priority 5\nHW: MAC_GTxPFCP5",
    /* TPFC6                     */ "Transmit PFC Frame Priority 6\nHW: MAC_GTxPFCP6",
    /* TPFC7                     */ "Transmit PFC Frame Priority 7\nHW: MAC_GTxPFCP7",
    /* TPKT                      */ "Transmit Packet/Frame Counter\nHW: MAC_GTxPkt",
    /* TPOK                      */ "Transmit Good Packet Counter\nHW: MAC_GTxPOK",
    /* TRPKT                     */ "Transmit RUNT Frame Counter\nHW: MAC_GTxRPKT",
    /* TSCL                      */ "Transmit Single Collision Frame Counter\nHW: MAC_GTxSCL",
    /* TUCA                      */ "Transmit Unicast Frame Counter\nHW: MAC_GTxUCA",
    /* TUFL                      */ "Transmit FIFO Underrun Counter.\nHW: MAC_GTxUFL",
    /* TVLN                      */ "Transmit VLAN Tag Frame Counter\nHW: MAC_GTxVLN",
    /* TXCF                      */ "Transmit Control Frame Counter\nHW: MAC_GTxCF",
    /* TXCL                      */ "Transmit Excessive Collision Frame Counter\nHW: MAC_GTxXCL",
    /* TXPF                      */ "Transmit Pause Control Frame Counter\nHW: MAC_GTxPF",
    /* TXPP                      */ "Transmit PFC/Per-Priority Pause Control Frame Counter\nHW: MAC_GTxPP",
    /* TX_EEE_LPI_DURATION_COUNTER */ "TX EEE LPI Duration Counter",
    /* TX_EEE_LPI_EVENT_COUNTER  */ "TX EEE LPI Event Counter",
    /* TX_HCFC_COUNTER           */ "Transmit HCFC message counter",
    /* TX_LLFC_LOG_COUNTER       */ "Transmit Logical Type LLFC message counter",
    /* UMAC_COMMAND_CONFIG       */ "Command register. Used by the host processor to control and configure the core",
    /* UMAC_FLUSH_CONTROL        */ "Flush enable control register",
    /* UMAC_FRM_LENGTH           */ "Maximum Frame Length.",
    /* UMAC_GMII_EEE_DELAY_ENTRY_TIMER */ "GMII_EEE LPI timer",
    /* UMAC_GMII_EEE_WAKE_TIMER  */ "GMII_EEE Wake timer",
    /* UMAC_IPG_HD_BKP_CNTL      */ "The control register for HD-BackPressure.",
    /* UMAC_MACSEC_CNTRL         */ "Miscellaneous control for MACSEC (GNAT 11599,11600,12078,12198)",
    /* UMAC_MACSEC_PROG_TX_CRC   */ "Programmable CRC value to corrupt the Tx CRC to be used in MACSEC (GNAT 12078)",
    /* UMAC_MAC_0                */ "MAC Address 32-Bit Word 0. Core MAC address bit 47 to 16.",
    /* UMAC_MAC_1                */ "MAC Address 32-Bit Word 1. Core MAC address bit 15 to 0.",
    /* UMAC_MAC_MODE             */ "MAC Mode Status. MAC Speed and Duplex Mode configuration from register COMMAND CONFIG, when ENA_EXT_CONFIG is set to '0' or from signals set_speed(1:0), set_duplex, tx_pause_en, rx_pause_en and link_stat.",
    /* UMAC_MAC_PFC_CTRL         */ "PPP control register",
    /* UMAC_MAC_PFC_DA_0         */ "lower 32 bits of programmable DA for PPP (GNAT 13897)",
    /* UMAC_MAC_PFC_DA_1         */ "upper 16 bits of programmable DA for PPP (GNAT 13897)",
    /* UMAC_MAC_PFC_OPCODE       */ "Programmable opcode (GNAT 13440)",
    /* UMAC_MAC_PFC_REFRESH_CTRL */ "PPP refresh control register",
    /* UMAC_MAC_PFC_TYPE         */ "Programmable ethertype (GNAT 13440)",
    /* UMAC_MII_EEE_DELAY_ENTRY_TIMER */ "MII_EEE LPI timer",
    /* UMAC_MII_EEE_WAKE_TIMER   */ "MII_EEE Wake timer",
    /* UMAC_PAUSE_CONTROL        */ "PAUSE frame timer control register",
    /* UMAC_PAUSE_QUANT          */ "Receive Pause Quanta.",
    /* UMAC_PFC_XOFF_TIMER       */ "XOFF Timer value for PFC Tx packet",
    /* UMAC_RXFIFO_STAT          */ "RXFIFO status register",
    /* UMAC_RX_PAUSE_QUANTA_SCALE */ "programmable Rx pause quanta scaler. Static register. Affects Xoff values only",
    /* UMAC_SFD_OFFSET           */ "EFM Preamble Length.",
    /* UMAC_TAG_0                */ "Programmable VLAN outer tag",
    /* UMAC_TAG_1                */ "Programmable VLAN inner tag",
    /* UMAC_TS_STATUS_CNTRL      */ "Timestamp control/status",
    /* UMAC_TXFIFO_STAT          */ "TXFIFO status register",
    /* UMAC_TX_IPG_LENGTH        */ "Programmable Inter-Packet-Gap (IPG).",
    /* UMAC_TX_PREAMBLE          */ "Programmable Preamble at Tx.",
    /* UMAC_TX_TS_DATA           */ "Transmit Timestamp data",
    /* UMAC_TX_TS_SEQ_ID         */ "Transmit Two Step Timestamp Sequence ID",
    /* UMAC_UMAC_EEE_CTRL        */ "control configs for EEE feature",
    /* UMAC_UMAC_EEE_REF_COUNT   */ "clock divider for 1 us quanta count in EEE",
    /* UMAC_UMAC_REV_ID          */ "UNIMAC_REV_ID",
    /* UMAC_UMAC_RX_PKT_DROP_STATUS */ "sticky status for Rx packet drop due to invalid IPG",
    /* UMAC_UMAC_SYMMETRIC_IDLE_THRESHOLD */ "RX IDLE threshold for LPI prediction",
    /* UMAC_UMAC_TIMESTAMP_ADJUST */ "1588_one_step_timestamp control",
    /* XLMAC_CLEAR_ECC_STATUS    */ "Clear ECC status register, used to reset the sticky status bits",
    /* XLMAC_CLEAR_FIFO_STATUS   */ "Clear XLMAC_FIFO_STATUS register, used for resetting the sticky status bits",
    /* XLMAC_CLEAR_RX_LSS_STATUS */ "Clear the XLMAC_RX_LSS_STATUS register, used for resetting the sticky status bits",
    /* XLMAC_CTRL                */ "MAC control.",
    /* XLMAC_E2ECC_DATA_HDR_0    */ "E2ECC Ethernet header register - MS bytes",
    /* XLMAC_E2ECC_DATA_HDR_1    */ "E2ECC Ethernet header register - LS bytes",
    /* XLMAC_E2ECC_MODULE_HDR_0  */ "E2ECC module header register - MS bytes",
    /* XLMAC_E2ECC_MODULE_HDR_1  */ "E2ECC module header register - LS bytes",
    /* XLMAC_E2EFC_DATA_HDR_0    */ "E2EFC Ethernet header register - MS bytes",
    /* XLMAC_E2EFC_DATA_HDR_1    */ "E2EFC Ethernet header register - LS bytes",
    /* XLMAC_E2EFC_MODULE_HDR_0  */ "E2EFC module header register - MS bytes",
    /* XLMAC_E2EFC_MODULE_HDR_1  */ "E2EFC module header register - LS bytes",
    /* XLMAC_E2E_CTRL            */ "Transmit E2EFC/E2ECC control register",
    /* XLMAC_ECC_CTRL            */ "XLMAC memories ECC control register",
    /* XLMAC_ECC_FORCE_DOUBLE_BIT_ERR */ "XLMAC memories double bit error control register",
    /* XLMAC_ECC_FORCE_SINGLE_BIT_ERR */ "XLMAC memories single bit error control register",
    /* XLMAC_EEE_1_SEC_LINK_STATUS_TIMER */ "EEE One Second Link Status Timer",
    /* XLMAC_EEE_CTRL            */ "Register for EEE Control",
    /* XLMAC_EEE_TIMERS          */ "EEE Timers",
    /* XLMAC_FIFO_STATUS         */ "FIFO status register. These bits (except LINK_STATUS) are sticky by nature, and can be cleared by writing to the clear register.",
    /* XLMAC_GMII_EEE_CTRL       */ "MAC EEE control in GMII mode.",
    /* XLMAC_HIGIG_HDR_0         */ "HiGig2 and HiHig+ header register - MS bytes",
    /* XLMAC_HIGIG_HDR_1         */ "HiGig2 and HiHig+ header register - LS bytes",
    /* XLMAC_INTR_ENABLE         */ "XLMAC interrupt enable register",
    /* XLMAC_INTR_STATUS         */ "XLMAC interrupt status register",
    /* XLMAC_LAG_FAILOVER_STATUS */ "Lag Failover Status.",
    /* XLMAC_LLFC_CTRL           */ "LLFC Control Register",
    /* XLMAC_MEM_CTRL            */ "Memory Control register",
    /* XLMAC_MODE                */ "XLMAC Mode register",
    /* XLMAC_PAUSE_CTRL          */ "PAUSE control register",
    /* XLMAC_PFC_CTRL            */ "PFC control register",
    /* XLMAC_PFC_DA              */ "PFC Destination Address.",
    /* XLMAC_PFC_OPCODE          */ "PFC Opcode",
    /* XLMAC_PFC_TYPE            */ "PFC Ethertype",
    /* XLMAC_RX_CDC_ECC_STATUS   */ "Rx CDC memory ECC status register. These bits are sticky by nature, and can be cleared by writing to the clear register.",
    /* XLMAC_RX_CTRL             */ "Receive control.",
    /* XLMAC_RX_LLFC_MSG_FIELDS  */ "Programmable RX LLFC Message fields",
    /* XLMAC_RX_LSS_CTRL         */ "Control for LSS (ordered set) messages",
    /* XLMAC_RX_LSS_STATUS       */ "Status for RS layer. These bits are sticky by nature, and can be cleared by writing to the clear register",
    /* XLMAC_RX_MAC_SA           */ "Receive source address.",
    /* XLMAC_RX_MAX_SIZE         */ "Receive maximum packet size.",
    /* XLMAC_RX_VLAN_TAG         */ "Inner and Outer VLAN tag fields",
    /* XLMAC_SPARE0              */ "Spare reg 0 for ECO",
    /* XLMAC_SPARE1              */ "Spare reg 1 for ECO",
    /* XLMAC_TIMESTAMP_ADJUST    */ "Timestamp Adjust register. Refer specification document for more details",
    /* XLMAC_TIMESTAMP_BYTE_ADJUST */ "Timestamp Byte Adjust register. Refer specification document for more details",
    /* XLMAC_TXFIFO_CELL_CNT     */ "XLMAC TX FIFO Cell Count register",
    /* XLMAC_TXFIFO_CELL_REQ_CNT */ "XLMAC TX FIFO Cell Request Count Register",
    /* XLMAC_TX_CDC_ECC_STATUS   */ "Tx CDC memory ECC status register. These bits are sticky by nature, and can be cleared by writing to the clear register.",
    /* XLMAC_TX_CRC_CORRUPT_CTRL */ "Tx CRC corrupt control register",
    /* XLMAC_TX_CTRL             */ "Transmit control.",
    /* XLMAC_TX_LLFC_MSG_FIELDS  */ "Programmable TX LLFC Message fields.",
    /* XLMAC_TX_MAC_SA           */ "Transmit Source Address.",
    /* XLMAC_TX_TIMESTAMP_FIFO_DATA */ "The TimeStamp value of the Tx two-step packets.",
    /* XLMAC_TX_TIMESTAMP_FIFO_STATUS */ "Tx TimeStamp FIFO Status.",
    /* XLMAC_VERSION_ID          */ "Version ID register",
    /* XLPORT_CNTMAXSIZE         */ "PORT MIB logic CNTMAXSIZE register",
    /* XLPORT_CONFIG             */ "PORT Configuration Register, per Port 0,1,2,3,",
    /* XLPORT_ECC_CONTROL        */ "PORT memories ECC control register",
    /* XLPORT_EEE_CLOCK_GATE     */ "PORT Dynamic Clock Gating for XLPORT Core based on EEE.",
    /* XLPORT_EEE_CORE0_CLOCK_GATE_COUNTER */ "XLPORT Core Dynamic clock gating based on EEE Counter.",
    /* XLPORT_EEE_COUNTER_MODE   */ "EEE Counter Mode Register",
    /* XLPORT_EEE_DURATION_TIMER_PULSE */ "PORT EEE Duration Timer Pulse Threshold",
    /* XLPORT_ENABLE_REG         */ "XLPORT Enable Register.  In an XLPORT instance, enables subports 0..3",
    /* XLPORT_FAULT_LINK_STATUS  */ "Config to use Fault to gate external Link Status signals to CMIC",
    /* XLPORT_FLOW_CONTROL_CONFIG */ "PM Flow Control interface configuration",
    /* XLPORT_FORCE_DOUBLE_BIT_ERROR */ "XLPORT MIB memories double bit error control register",
    /* XLPORT_FORCE_SINGLE_BIT_ERROR */ "XLPORT MIB memories single bit error control register",
    /* XLPORT_INTR_ENABLE        */ "XLPORT interrupt enable register",
    /* XLPORT_INTR_STATUS        */ "XLPORT interrupt status register",
    /* XLPORT_LAG_FAILOVER_CONFIG */ "PORT LAG Failover Config",
    /* XLPORT_LED_CHAIN_CONFIG   */ "FIXME is this a XLPORT_BLOCK or really PORT_BLOCK?  PORT LED Chain stagging flop config register",
    /* XLPORT_LINKSTATUS_DOWN    */ "Link status down sticky register.  Ports 3..0 apply to an XLPORT instance.",
    /* XLPORT_LINKSTATUS_DOWN_CLEAR */ "Link status down sticky bit clear register.  Sub Ports 3..0 apply to an XLPORT instance.",
    /* XLPORT_MAC_CONTROL        */ "XLPORT MAC Control Register",
    /* XLPORT_MAC_RSV_MASK       */ "MAC RSV MASK Register",
    /* XLPORT_MIB_RESET          */ "XLPORT MIB Counters Reset",
    /* XLPORT_MIB_RSC0_ECC_STATUS */ "XLPORT MIB RX Statistic Counter memory instance 0 ECC status register",
    /* XLPORT_MIB_RSC1_ECC_STATUS */ "XLPORT MIB RX Statistic Counter memory instance 1 ECC status register",
    /* XLPORT_MIB_RSC_RAM_CONTROL */ "Test Mode Control for xlport memories",
    /* XLPORT_MIB_TSC0_ECC_STATUS */ "XLPORT MIB TX Statistic Counter memory instance 0 ECC status register",
    /* XLPORT_MIB_TSC1_ECC_STATUS */ "XLPORT MIB TX Statistic Counter memory instance 1 ECC status register",
    /* XLPORT_MIB_TSC_RAM_CONTROL */ "Test Mode Control for xlport memories",
    /* XLPORT_MODE_REG           */ "PORT Mode Register",
    /* XLPORT_POWER_SAVE         */ "XLPORT Soft Reset.  Active high signal.",
    /* XLPORT_SBUS_CONTROL       */ "SBUS Control register",
    /* XLPORT_SGNDET_EARLYCRS    */ "Deprecated.  Config for Signal Detect and Early CRS",
    /* XLPORT_SOFT_RESET         */ "PORT Soft Reset per subport XLPORT CORE block.  Active high signal.",
    /* XLPORT_SPARE0_REG         */ "Spare Register for PORT",
    /* XLPORT_SW_FLOW_CONTROL    */ "This is a bringup feature.  It is used to easily generate a pause packet from the port.",
    /* XLPORT_TSC_PLL_LOCK_STATUS */ "TSC PLL lock status. Sticky after falling edge.  Stickiness is removed by sw write.",
    /* XLPORT_TS_TIMER_31_0_REG  */ "XLPORT_TS_TIMER_31_0 Register",
    /* XLPORT_TS_TIMER_47_32_REG */ "XLPORT_TS_TIMER_47_32 Register",
    /* XLPORT_WC_UCMEM_CTRL      */ "PORT to TSC micro-controller Memory (extmem) Control Register.  Configures FSM in Port.",
    /* XLPORT_XGXS0_CTRL_REG     */ "Controls for TSC.  XLPORT_XGXS0_CTRL_REG exists on a per port macro basis to control each TSC4.",
    /* XLPORT_XGXS0_LN0_STATUS0_REG */ "Status signals from TSC Instance0 Lane0",
    /* XLPORT_XGXS0_LN1_STATUS0_REG */ "Status signals from TSC Instance0 Lane1",
    /* XLPORT_XGXS0_LN2_STATUS0_REG */ "Status signals from TSC Instance0 Lane2",
    /* XLPORT_XGXS0_LN3_STATUS0_REG */ "Status signals from TSC Instance0 Lane3",
    /* XLPORT_XGXS_COUNTER_MODE  */ "PORT XGXS Counter Compatiblity Mode",
    /* XTHOL                     */ "Transmit End-to-End HOL packet counter (E2ECC/VOQFC).\nHW: XTHOL",
    "" /* Extra null entry for compiler */
}; /* soc_robo2_reg_desc array */
#endif /* !defined(SOC_NO_DESC) */
