 2
Abstract 
 
Keywords：High-κ dielectrics, nanocrystals, nonvolatile memories, retention, hafnium oxide, 
Lanthanum oxide, Praseodymium oxide, channel hot electron, band-to-band hot 
hole, phase separation 
 
In this proposal, we design a high performance nonvolatile memory device with a high-k 
charge-trapping layer. This high-k layer replaces the silicon nitride layer in the SONOS structure. 
Different program/erase methods are also proposed for low power applications. This nonvolatile 
memory structure will have superior characteristics in terms of considerably large memory 
window, high speed program/erase, long retention time, and excellent endurance.  
High-k dielectric materials, such as HfO2, La2O5, and Pr2O3, will be used to fabricate the 
charge-trapping layer. These materials provide high trapping state densities and deep trapping 
levels, therefore they can enhance the retention of nonvolatile memories. The charge-trapping 
efficiency can be improved, and larger operation window can be achieved. The application of 
high-k materials can further reduce the operation voltage and potentially can help memory device 
scaling. 
A novel nanocrystal charge-trapping layer can be fabricated by annealing high-k silicate 
materials, such as HfSixOy or La2O5. After applying a rapid thermal anneal to the silicates, 
phase-separation happens. HfO2 or La2O5 nanocrystals are formed and surrounded by SiO2. With 
such a nanocrystal structure as the charge-trapping layer, the retention of nonvolatile memories 
can be further improved. The stored charges will be trapped in/around the nanocrystals and 
isolated by silicon dioxides. Less opportunity of charge loss is expected.  
In this work, we fabricate a high performance nonvolatile memory with a high-k 
charge-trapping layer. These materials provide high trapping state densities, therefore the 
charge-trapping efficiency can be improved, and larger memory window can be achieved. The 
application of high-k materials can further reduce the operation voltage and potentially can help 
memory device scaling. It has good characteristics in terms of considerably large memory 
window, high speed program/erase, good endurance, and good disturbance.  
 4
一、前言 
   
  快閃記憶體是一種近年來最常見的非揮發性記憶體，雖然其具有壽命長(可重複使用千
萬次)、製造成本低、運用穩定等優點，因此被廣泛運用於數位相機、錄音筆、拇指碟等各
式電子產品上。但快閃記憶體本身卻也已經面臨到尺寸上的問題，當其製造尺寸縮小時，
目前的快閃記憶體就無法繼續保有其優異的充電與記憶能力。未來應用的趨勢快閃記憶體
必須具有下列特性者：（1）電荷捕捉效率佳。（2）有快速的寫入/抹除速度。（3）大的操作
窗口。（4）存入資料的持久性。（5）寫入、抹除操作造成的性能退化少。在尋求下一世代
高容量快閃記憶體的眾多選擇當中，SONOS 型記憶體包含氮化矽型記憶體以及奈米微晶粒
型記憶體因為具備諸般潛力和優點而備受青睞。 
   
二、研究目的 
 
  近年來，許多的論文舉出許多來取代傳統氮化矽 (Si3N4) 作為捕陷電荷層 (Trapping 
layer)的材料，如高介電常數的材料的 HfO2、Al2O3 [1]。此外，對非揮發性記憶體來說，
一些奈米微晶粒作為捕陷電荷層的材料也展示的非常好的電荷儲存性，如矽奈米微晶粒 
(Si nanocrystals)[2]，鍺 (Ge nanocrystals)奈米微晶粒[3]，金屬的奈米微晶粒 (Metal 
nanocrystals)[4] ， 和 最 新 的 高 介 電 常 數 材 料 奈 米 微 晶 粒 (high-κ material 
nanocrystal)。奈米微晶粒型記憶體因為擁有分離且不連續的電荷儲存形態，因此有非常
好的永久電荷儲存性。對奈米微晶粒的形成來說，要每個奈米微晶粒均勻分布，有相同的
大小以及高密度是現在最重要的課題。然而，奈米微晶粒製作的最大困難度是要每個奈米
微晶粒有相同的大小，高密度以及均勻分布。但是此種類的奈米微晶粒如矽奈米微晶粒，
鍺奈米微晶粒，金屬的奈米微晶粒在後段高溫製程中容易氧化，造成操作窗口變小，電荷
捕捉效率差，其捕陷電荷層的熱穩定性也是現今極為重要的問題。因此我們開發各種不同
的高介電常數的捕陷電荷層材料，以達到未來記憶體的需求。 
 
三、研究方法 
 
  元件的製作將會在一完成 LOCOS 步驟的六吋晶圓上。首先，在 1000℃的高溫之下通入
氧氣形成約 2nm 的氧化矽，再利用真空電子槍蒸鍍系統將氧化鑭（La2O3）鍍於準備的二氧
化矽試片上，再把高介電氧化物置於在高真空下通入氧氣，經過快速升溫退火 (Rapid 
thermal annealing) 製程，將可使該氧化鑭薄膜分離產生氧化鑭材料的奈米晶體微粒被包
於氧化矽中如圖一所示。在電荷的移動上，解決了長久以來電荷的水平移動以及垂直移動
影響著存入資料的持久性的問題。如現今傳統氮化矽材料捕陷電荷層的垂直方向的移動，
  上述之高介電常數的材料奈米微晶粒薄膜層係將電荷儲存在分離式 (discrete) 的儲存
點中，因此儲存的電荷之間不會互相作用，使該穿透氧化層的局部缺陷也不會造成全部電
荷的流失，且由於該氧化鑭奈米晶體微粒薄膜層利用一顆顆的奈米晶體來捕捉 (trap) 電
荷，因此儲存方式可以很區域性 (localized)，可利用上述之特性來製造記憶體，使其一
個單元（cell）儲存 2 個位元（bit）(2 bit/1 cell)，並具有高密度 (high density)，
存入資料的持久性之優點，而圖三為氧化鑭記憶體元件的 2-bit 操作曲線與操作電壓。 
 
 6
 
 
 
 
 
 
 
 
 
圖三 
  在電荷的保存方面，由於奈米微晶粒可以有效的將電荷限制在局部區域，使電荷不因
局部的氧化層漏電而全部漏光，即時在最惡劣的環境 125℃條件下仍有 40%左右的電荷儲存
能力，由圖四可以看到這個現象。 
 
 
 
 
 
 
 
 
 
 
                  圖四                                       圖五 
  圖五為元件記憶體的操作容忍度，經過ㄧ萬次後，記憶視窗仍有 1.66V 的大小。約經
過 100 次操作後，記憶體的臨界電壓稍微往上偏移，由於電子與電洞注入區域不同，所以 
會造成電荷無法抵銷的效應而產生圖五的現象。 
  Program Erase Read
Vg 9V -3V 4V 
Vd 9V 10V 0V 
Bit1 
Vs 0V 0V >2V 
Vg 9V -3V 4V 
Vd 0V 0V >2V 
Bit2 
Vs 9V 10V 0V 
Vg (V)
0 1 2 3 4 5 6 7 8
Id
 (A
)
10-14
10-13
10-12
10-11
10-10
10-9
10-8
10-7
10-6
10-5
10-4
E-b1 E-b2  (0,0)
P-b1 E-b2  (0,1)
P-b1 E-b2Forward read Vd=2V 
E-b1 P-b2  (1,0)
P-b2 E-b1 Reverse reasd Vs=2V 
Cycles
100 101 102 103 104
V
t (
V
)
1
2
3
4
5
6
Erase state Vg=-3V Vd=10V t=1ms
Program state Vg=9V Vd=9V t=0.1ms
1.66V 
Time (sec)
100 101 102 103 104 105 106 107 108
0
20
40
60
80
120
N
or
m
al
iz
ed
 V
t s
hi
ft 
%
100
25oC
85oC
125oC
 8
六、Paper List 
 
1.  Hsin-Chiang You, Tze-Hsiang Hsu, Fu-Hsiang Ko, Jiang-Wen Huang, Wen-Luh Yang, and 
Tan-Fu Lei, “SONOS-type flash memory using an HfO2 as a charge trapping layer 
deposited by the sol-gel spin-coating method,” IEEE Electronics Device Letters, vol. 27, 
no. 8, pp 653-655, Aug. 2006. 
2.   Hsin-Chiang You, Tze-Hsiang Hsu, Fu-Hsiang Ko, Jiang-Wen Huang, and Tan-Fu Lei, 
“Hafnium silicate nanocrystal memory using sol-gel-spin-coating method,” IEEE 
Electronics Device Letters, vol. 27, no. 8, pp 644-646, Aug. 2006 
3.  H. C. You, P. Y. Kuo, F. H. Ko, T. S. Chao, T. F. Lei, “The impact of deep Ni  salicidation 
and NH3 plasma treatment on nano-SOI FinFETs,” IEEE  Electronics Device Letters, vol. 
27, no. 10, pp 799-801, Oct. 2006. 
4.  Tzu-Hsiang Hsu, Hsin-Chiang You, Fu-Hsiang Ko, and Tan-Fu Lei, 
“PolySi-SiO2-ZrO2-SiO2-Si flash memory incorporating a sol-gel-derived ZrO2 charge 
trapping layer.” Journal of The Electrochemical Society, 153 11 G934-G937 2006. 
5.  Ko Fu-Hsiang, You Hsin-Chiang, Lei Tan-Fu” Sol-gel-derived double-layered nanocrystal 
memory” APPLIED PHYSICS LETTERS 89 (25): Art. No. 252111 DEC 18 2006. 
6.  Chen Jian Hao, Huang, Tzung Bin, Wu Xiaohua, Landheer, Dolf, Lei, Tan Fu, Chao, Tien 
Sheng “Performance improvement of CoTiO3 high-k dielectrics with nitrogen 
incorporation” JOURNAL OF THE ELECTROCHEMICAL SOCIETY 154 (1): G18-G23 
2007. 
7.  Lin Yu-Hsien, Chien Chao-Hsin, Chou Tung-Huan, Chao Tien-Sheng, Tan-Fu Lei, ” 
Low-temperature polycrystalline silicon thin-film flash memory with hafnium silicate” 
IEEE TRANSACTIONS ON ELECTRON DEVICES 54 (3): 531-536 MAR 2007. 
8.  Ko FH, You HC, Chang CM, Tan-Fu Lei, ” Fabrication of SONOS-type flash memory 
with the binary high-k dielectrics by the sol-gel spin coating method ” JOURNAL OF 
THE ELECTROCHEMICAL SOCIETY 154 (4): H268-H270 2007. 
 
 
 
 
 
