INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/updown_counter/updown_counter.srcs/sources_1/new/updown_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/updown_counter/updown_counter.srcs/sim_1/new/updown_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/updown_counter/updown_counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
