Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Nov 14 00:11:56 2024
| Host         : eecs-digital-28 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 mssc/segment_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=5.000ns})
  Destination:            mssc/segment_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=5.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (gclk rise@5.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.704ns (24.635%)  route 2.154ns (75.365%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 9.831 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    tx_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  tx_clk_OBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.125    mssc/CLK
    SLICE_X62Y67         FDRE                                         r  mssc/segment_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  mssc/segment_counter_reg[11]/Q
                         net (fo=2, routed)           0.680     6.261    mssc/segment_counter_reg[11]
    SLICE_X63Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.385 f  mssc/window[2]_i_4/O
                         net (fo=2, routed)           0.815     7.200    mssc/window[2]_i_4_n_0
    SLICE_X63Y66         LUT5 (Prop_lut5_I3_O)        0.124     7.324 r  mssc/segment_counter[0]_i_1/O
                         net (fo=17, routed)          0.658     7.983    mssc/segment_counter[0]_i_1_n_0
    SLICE_X62Y66         FDRE                                         r  mssc/segment_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.238    tx_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.329 r  tx_clk_OBUF_BUFG_inst/O
                         net (fo=29, routed)          1.502     9.831    mssc/CLK
    SLICE_X62Y66         FDRE                                         r  mssc/segment_counter_reg[4]/C
                         clock pessimism              0.271    10.102    
                         clock uncertainty           -0.035    10.066    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429     9.637    mssc/segment_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.637    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  1.655    




