<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='270' type='static llvm::X86Disassembler::OperandEncoding llvm::X86Disassembler::RecognizableInstr::memoryEncodingFromString(const std::string &amp; s, uint8_t OpSize)'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='534' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='616' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='624' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='633' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='640' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='681' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='703' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<def f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='1167' ll='1205' type='static llvm::X86Disassembler::OperandEncoding llvm::X86Disassembler::RecognizableInstr::memoryEncodingFromString(const std::string &amp; s, uint8_t OpSize)'/>
