[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13364       tick       2686399       1209325       1160727       2686399 
      2  13364       tick       4574527       2188435       2171679       4574527 
      3  13364       tick       4562169       2182787       2166995       4562169 
      4  13364       tick       4560339       2182072       2166674       4560339 
      5  13364       tick       4575686       2189151       2170736       4575686 
      6  13364       tick       4563953       2185645       2166358       4563953 
      7  13364       tick       4567199       2184882       2166705       4567199 
      8  13364       tick       4537196       2171754       2152686       4537196 
      9  13364       tick       4596391       2198757       2180044       4596391 
     10  13364       tick       4563494       2183168       2162603       4563494 
     11  13364       tick       4576020       2188354       2167255       4576020 
     12  13364       tick       4567897       2184508       2168852       4567897 
     13  13364       tick       4503317       2153076       2135374       4503317 
     14  13364       tick       4638551       2220029       2200135       4638551 
     15  13364       tick       4572557       2186171       2164085       4572557 
     16  13364       tick       4564782       2184018       2163752       4564782 
     17  13364       tick       4561005       2182245       2160674       4561005 
     18  13364       tick       4566368       2185485       2166132       4566368 
     19  13364       tick       4562454       2183233       2164179       4562454 
     20  13364       exit       2429889       1161161       1151205       2429889 
