{
  "module_name": "acp63_chip_offset_byte.h",
  "hash_id": "d44d1e82a91e4ed327f6967780c7efb300f6041462eba47c65752e04796d322d",
  "original_prompt": "Ingested from linux-6.6.14/include/sound/acp63_chip_offset_byte.h",
  "human_readable_source": " \n \n\n#ifndef _acp_ip_OFFSET_HEADER\n#define _acp_ip_OFFSET_HEADER\n\n \n#define ACP_DMA_CNTL_0                                0x0000000\n#define ACP_DMA_CNTL_1                                0x0000004\n#define ACP_DMA_CNTL_2                                0x0000008\n#define ACP_DMA_CNTL_3                                0x000000C\n#define ACP_DMA_CNTL_4                                0x0000010\n#define ACP_DMA_CNTL_5                                0x0000014\n#define ACP_DMA_CNTL_6                                0x0000018\n#define ACP_DMA_CNTL_7                                0x000001C\n#define ACP_DMA_DSCR_STRT_IDX_0                       0x0000020\n#define ACP_DMA_DSCR_STRT_IDX_1                       0x0000024\n#define ACP_DMA_DSCR_STRT_IDX_2                       0x0000028\n#define ACP_DMA_DSCR_STRT_IDX_3                       0x000002C\n#define ACP_DMA_DSCR_STRT_IDX_4                       0x0000030\n#define ACP_DMA_DSCR_STRT_IDX_5                       0x0000034\n#define ACP_DMA_DSCR_STRT_IDX_6                       0x0000038\n#define ACP_DMA_DSCR_STRT_IDX_7                       0x000003C\n#define ACP_DMA_DSCR_CNT_0                            0x0000040\n#define ACP_DMA_DSCR_CNT_1                            0x0000044\n#define ACP_DMA_DSCR_CNT_2                            0x0000048\n#define ACP_DMA_DSCR_CNT_3                            0x000004C\n#define ACP_DMA_DSCR_CNT_4                            0x0000050\n#define ACP_DMA_DSCR_CNT_5                            0x0000054\n#define ACP_DMA_DSCR_CNT_6                            0x0000058\n#define ACP_DMA_DSCR_CNT_7                            0x000005C\n#define ACP_DMA_PRIO_0                                0x0000060\n#define ACP_DMA_PRIO_1                                0x0000064\n#define ACP_DMA_PRIO_2                                0x0000068\n#define ACP_DMA_PRIO_3                                0x000006C\n#define ACP_DMA_PRIO_4                                0x0000070\n#define ACP_DMA_PRIO_5                                0x0000074\n#define ACP_DMA_PRIO_6                                0x0000078\n#define ACP_DMA_PRIO_7                                0x000007C\n#define ACP_DMA_CUR_DSCR_0                            0x0000080\n#define ACP_DMA_CUR_DSCR_1                            0x0000084\n#define ACP_DMA_CUR_DSCR_2                            0x0000088\n#define ACP_DMA_CUR_DSCR_3                            0x000008C\n#define ACP_DMA_CUR_DSCR_4                            0x0000090\n#define ACP_DMA_CUR_DSCR_5                            0x0000094\n#define ACP_DMA_CUR_DSCR_6                            0x0000098\n#define ACP_DMA_CUR_DSCR_7                            0x000009C\n#define ACP_DMA_CUR_TRANS_CNT_0                       0x00000A0\n#define ACP_DMA_CUR_TRANS_CNT_1                       0x00000A4\n#define ACP_DMA_CUR_TRANS_CNT_2                       0x00000A8\n#define ACP_DMA_CUR_TRANS_CNT_3                       0x00000AC\n#define ACP_DMA_CUR_TRANS_CNT_4                       0x00000B0\n#define ACP_DMA_CUR_TRANS_CNT_5                       0x00000B4\n#define ACP_DMA_CUR_TRANS_CNT_6                       0x00000B8\n#define ACP_DMA_CUR_TRANS_CNT_7                       0x00000BC\n#define ACP_DMA_ERR_STS_0                             0x00000C0\n#define ACP_DMA_ERR_STS_1                             0x00000C4\n#define ACP_DMA_ERR_STS_2                             0x00000C8\n#define ACP_DMA_ERR_STS_3                             0x00000CC\n#define ACP_DMA_ERR_STS_4                             0x00000D0\n#define ACP_DMA_ERR_STS_5                             0x00000D4\n#define ACP_DMA_ERR_STS_6                             0x00000D8\n#define ACP_DMA_ERR_STS_7                             0x00000DC\n#define ACP_DMA_DESC_BASE_ADDR                        0x00000E0\n#define ACP_DMA_DESC_MAX_NUM_DSCR                     0x00000E4\n#define ACP_DMA_CH_STS                                0x00000E8\n#define ACP_DMA_CH_GROUP                              0x00000EC\n#define ACP_DMA_CH_RST_STS                            0x00000F0\n\n \n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_1                0x0000C00\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_1                0x0000C04\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_2                0x0000C08\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_2                0x0000C0C\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_3                0x0000C10\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_3                0x0000C14\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_4                0x0000C18\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_4                0x0000C1C\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_5                0x0000C20\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_5                0x0000C24\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_6                0x0000C28\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_6                0x0000C2C\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_7                0x0000C30\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_7                0x0000C34\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_8                0x0000C38\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_8                0x0000C3C\n#define ACPAXI2AXI_ATU_CTRL                           0x0000C40\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_9                0x0000C44\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_9                0x0000C48\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_10               0x0000C4C\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_10               0x0000C50\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_11               0x0000C54\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_11               0x0000C58\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_12               0x0000C5C\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_12               0x0000C60\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_13               0x0000C64\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_13               0x0000C68\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_14               0x0000C6C\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_14               0x0000C70\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_15               0x0000C74\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_15               0x0000C78\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_16               0x0000C7C\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_16               0x0000C80\n\n \n#define ACP_SOFT_RESET                                0x0001000\n#define ACP_CONTROL                                   0x0001004\n#define ACP_STATUS                                    0x0001008\n#define ACP_DYNAMIC_CG_MASTER_CONTROL                 0x0001010\n#define ACP_ZSC_DSP_CTRL                              0x0001014\n#define ACP_ZSC_STS                                   0x0001018\n#define ACP_PGFSM_CONTROL                             0x0001024\n#define ACP_PGFSM_STATUS                              0x0001028\n#define ACP_CLKMUX_SEL                                0x000102C\n\n \n#define ACP_PME_EN                                    0x0001400\n#define ACP_DEVICE_STATE                              0x0001404\n#define AZ_DEVICE_STATE                               0x0001408\n#define ACP_PIN_CONFIG                                0x0001440\n#define ACP_PAD_PULLUP_CTRL                           0x0001444\n#define ACP_PAD_PULLDOWN_CTRL                         0x0001448\n#define ACP_PAD_DRIVE_STRENGTH_CTRL                   0x000144C\n#define ACP_PAD_SCHMEN_CTRL                           0x0001450\n#define ACP_SW0_PAD_KEEPER_EN                         0x0001454\n#define ACP_SW0_WAKE_EN                               0x0001458\n#define ACP_I2S_WAKE_EN                               0x000145C\n#define ACP_SW1_WAKE_EN                               0x0001460\n\n#define ACP_SW0_I2S_ERROR_REASON                      0x00018B4\n#define ACP_SW0_POS_TRACK_AUDIO0_TX_CTRL              0x00018B8\n#define ACP_SW0_AUDIO0_TX_DMA_POS                     0x00018BC\n#define ACP_SW0_POS_TRACK_AUDIO1_TX_CTRL              0x00018C0\n#define ACP_SW0_AUDIO1_TX_DMA_POS                     0x00018C4\n#define ACP_SW0_POS_TRACK_AUDIO2_TX_CTRL              0x00018C8\n#define ACP_SW0_AUDIO2_TX_DMA_POS                     0x00018CC\n#define ACP_SW0_POS_TRACK_AUDIO0_RX_CTRL              0x00018D0\n#define ACP_SW0_AUDIO0_DMA_POS                        0x00018D4\n#define ACP_SW0_POS_TRACK_AUDIO1_RX_CTRL              0x00018D8\n#define ACP_SW0_AUDIO1_RX_DMA_POS                     0x00018DC\n#define ACP_SW0_POS_TRACK_AUDIO2_RX_CTRL              0x00018E0\n#define ACP_SW0_AUDIO2_RX_DMA_POS                     0x00018E4\n#define ACP_ERROR_INTR_MASK1                          0X0001974\n#define ACP_ERROR_INTR_MASK2                          0X0001978\n#define ACP_ERROR_INTR_MASK3                          0X000197C\n\n \n#define ACP_EXTERNAL_INTR_ENB                         0x0001A00\n#define ACP_EXTERNAL_INTR_CNTL                        0x0001A04\n#define ACP_EXTERNAL_INTR_CNTL1                       0x0001A08\n#define ACP_EXTERNAL_INTR_STAT                        0x0001A0C\n#define ACP_EXTERNAL_INTR_STAT1                       0x0001A10\n#define ACP_ERROR_STATUS                              0x0001A4C\n#define ACP_SW1_I2S_ERROR_REASON                      0x0001A50\n#define ACP_SW1_POS_TRACK_AUDIO0_TX_CTRL              0x0001A6C\n#define ACP_SW1_AUDIO0_TX_DMA_POS                     0x0001A70\n#define ACP_SW1_POS_TRACK_AUDIO0_RX_CTRL              0x0001A74\n#define ACP_SW1_AUDIO0_RX_DMA_POS                     0x0001A78\n#define ACP_P1_DMIC_I2S_GPIO_INTR_CTRL                0x0001A7C\n#define ACP_P1_DMIC_I2S_GPIO_INTR_STATUS              0x0001A80\n#define ACP_SCRATCH_REG_BASE_ADDR                     0x0001A84\n#define ACP_SW1_POS_TRACK_AUDIO1_TX_CTRL              0x0001A88\n#define ACP_SW1_AUDIO1_TX_DMA_POS                     0x0001A8C\n#define ACP_SW1_POS_TRACK_AUDIO2_TX_CTRL              0x0001A90\n#define ACP_SW1_AUDIO2_TX_DMA_POS                     0x0001A94\n#define ACP_SW1_POS_TRACK_AUDIO1_RX_CTRL              0x0001A98\n#define ACP_SW1_AUDIO1_RX_DMA_POS                     0x0001A9C\n#define ACP_SW1_POS_TRACK_AUDIO2_RX_CTRL              0x0001AA0\n#define ACP_SW1_AUDIO2_RX_DMA_POS                     0x0001AA4\n#define ACP_ERROR_INTR_MASK4                          0X0001AEC\n#define ACP_ERROR_INTR_MASK5                          0X0001AF0\n\n \n#define ACP_AUDIO0_RX_RINGBUFADDR                        0x0002000\n#define ACP_AUDIO0_RX_RINGBUFSIZE                        0x0002004\n#define ACP_AUDIO0_RX_LINKPOSITIONCNTR                   0x0002008\n#define ACP_AUDIO0_RX_FIFOADDR                           0x000200C\n#define ACP_AUDIO0_RX_FIFOSIZE                           0x0002010\n#define ACP_AUDIO0_RX_DMA_SIZE                           0x0002014\n#define ACP_AUDIO0_RX_LINEARPOSITIONCNTR_HIGH            0x0002018\n#define ACP_AUDIO0_RX_LINEARPOSITIONCNTR_LOW             0x000201C\n#define ACP_AUDIO0_RX_INTR_WATERMARK_SIZE                0x0002020\n#define ACP_AUDIO0_TX_RINGBUFADDR                        0x0002024\n#define ACP_AUDIO0_TX_RINGBUFSIZE                        0x0002028\n#define ACP_AUDIO0_TX_LINKPOSITIONCNTR                   0x000202C\n#define ACP_AUDIO0_TX_FIFOADDR                           0x0002030\n#define ACP_AUDIO0_TX_FIFOSIZE                           0x0002034\n#define ACP_AUDIO0_TX_DMA_SIZE                           0x0002038\n#define ACP_AUDIO0_TX_LINEARPOSITIONCNTR_HIGH            0x000203C\n#define ACP_AUDIO0_TX_LINEARPOSITIONCNTR_LOW             0x0002040\n#define ACP_AUDIO0_TX_INTR_WATERMARK_SIZE                0x0002044\n#define ACP_AUDIO1_RX_RINGBUFADDR                        0x0002048\n#define ACP_AUDIO1_RX_RINGBUFSIZE                        0x000204C\n#define ACP_AUDIO1_RX_LINKPOSITIONCNTR                   0x0002050\n#define ACP_AUDIO1_RX_FIFOADDR                           0x0002054\n#define ACP_AUDIO1_RX_FIFOSIZE                           0x0002058\n#define ACP_AUDIO1_RX_DMA_SIZE                           0x000205C\n#define ACP_AUDIO1_RX_LINEARPOSITIONCNTR_HIGH            0x0002060\n#define ACP_AUDIO1_RX_LINEARPOSITIONCNTR_LOW             0x0002064\n#define ACP_AUDIO1_RX_INTR_WATERMARK_SIZE                0x0002068\n#define ACP_AUDIO1_TX_RINGBUFADDR                        0x000206C\n#define ACP_AUDIO1_TX_RINGBUFSIZE                        0x0002070\n#define ACP_AUDIO1_TX_LINKPOSITIONCNTR                   0x0002074\n#define ACP_AUDIO1_TX_FIFOADDR                           0x0002078\n#define ACP_AUDIO1_TX_FIFOSIZE                           0x000207C\n#define ACP_AUDIO1_TX_DMA_SIZE                           0x0002080\n#define ACP_AUDIO1_TX_LINEARPOSITIONCNTR_HIGH            0x0002084\n#define ACP_AUDIO1_TX_LINEARPOSITIONCNTR_LOW             0x0002088\n#define ACP_AUDIO1_TX_INTR_WATERMARK_SIZE                0x000208C\n#define ACP_AUDIO2_RX_RINGBUFADDR                        0x0002090\n#define ACP_AUDIO2_RX_RINGBUFSIZE                        0x0002094\n#define ACP_AUDIO2_RX_LINKPOSITIONCNTR                   0x0002098\n#define ACP_AUDIO2_RX_FIFOADDR                           0x000209C\n#define ACP_AUDIO2_RX_FIFOSIZE                           0x00020A0\n#define ACP_AUDIO2_RX_DMA_SIZE                           0x00020A4\n#define ACP_AUDIO2_RX_LINEARPOSITIONCNTR_HIGH            0x00020A8\n#define ACP_AUDIO2_RX_LINEARPOSITIONCNTR_LOW             0x00020AC\n#define ACP_AUDIO2_RX_INTR_WATERMARK_SIZE                0x00020B0\n#define ACP_AUDIO2_TX_RINGBUFADDR                        0x00020B4\n#define ACP_AUDIO2_TX_RINGBUFSIZE                        0x00020B8\n#define ACP_AUDIO2_TX_LINKPOSITIONCNTR                   0x00020BC\n#define ACP_AUDIO2_TX_FIFOADDR                           0x00020C0\n#define ACP_AUDIO2_TX_FIFOSIZE                           0x00020C4\n#define ACP_AUDIO2_TX_DMA_SIZE                           0x00020C8\n#define ACP_AUDIO2_TX_LINEARPOSITIONCNTR_HIGH            0x00020CC\n#define ACP_AUDIO2_TX_LINEARPOSITIONCNTR_LOW             0x00020D0\n#define ACP_AUDIO2_TX_INTR_WATERMARK_SIZE                0x00020D4\n\n \n#define ACP_I2STDM_IER                                0x0002400\n#define ACP_I2STDM_IRER                               0x0002404\n#define ACP_I2STDM_RXFRMT                             0x0002408\n#define ACP_I2STDM_ITER                               0x000240C\n#define ACP_I2STDM_TXFRMT                             0x0002410\n#define ACP_I2STDM0_MSTRCLKGEN                        0x0002414\n#define ACP_I2STDM1_MSTRCLKGEN                        0x0002418\n#define ACP_I2STDM2_MSTRCLKGEN                        0x000241C\n#define ACP_I2STDM_REFCLKGEN                          0x0002420\n\n \n#define ACP_BTTDM_IER                                 0x0002800\n#define ACP_BTTDM_IRER                                0x0002804\n#define ACP_BTTDM_RXFRMT                              0x0002808\n#define ACP_BTTDM_ITER                                0x000280C\n#define ACP_BTTDM_TXFRMT                              0x0002810\n#define ACP_HSTDM_IER                                 0x0002814\n#define ACP_HSTDM_IRER                                0x0002818\n#define ACP_HSTDM_RXFRMT                              0x000281C\n#define ACP_HSTDM_ITER                                0x0002820\n#define ACP_HSTDM_TXFRMT                              0x0002824\n\n \n#define ACP_WOV_PDM_ENABLE                            0x0002C04\n#define ACP_WOV_PDM_DMA_ENABLE                        0x0002C08\n#define ACP_WOV_RX_RINGBUFADDR                        0x0002C0C\n#define ACP_WOV_RX_RINGBUFSIZE                        0x0002C10\n#define ACP_WOV_RX_LINKPOSITIONCNTR                   0x0002C14\n#define ACP_WOV_RX_LINEARPOSITIONCNTR_HIGH            0x0002C18\n#define ACP_WOV_RX_LINEARPOSITIONCNTR_LOW             0x0002C1C\n#define ACP_WOV_RX_INTR_WATERMARK_SIZE                0x0002C20\n#define ACP_WOV_PDM_FIFO_FLUSH                        0x0002C24\n#define ACP_WOV_PDM_NO_OF_CHANNELS                    0x0002C28\n#define ACP_WOV_PDM_DECIMATION_FACTOR                 0x0002C2C\n#define ACP_WOV_PDM_VAD_CTRL                          0x0002C30\n#define ACP_WOV_WAKE                                  0x0002C54\n#define ACP_WOV_BUFFER_STATUS                         0x0002C58\n#define ACP_WOV_MISC_CTRL                             0x0002C5C\n#define ACP_WOV_CLK_CTRL                              0x0002C60\n#define ACP_PDM_VAD_DYNAMIC_CLK_GATING_EN             0x0002C64\n#define ACP_WOV_ERROR_STATUS_REGISTER                 0x0002C68\n#define ACP_PDM_CLKDIV                                0x0002C6C\n\n \n#define ACP_SW0_EN                                     0x0003000\n#define ACP_SW0_EN_STATUS                              0x0003004\n#define ACP_SW0_FRAMESIZE                              0x0003008\n#define ACP_SW0_SSP_COUNTER                            0x000300C\n#define ACP_SW0_AUDIO0_TX_EN                           0x0003010\n#define ACP_SW0_AUDIO0_TX_EN_STATUS                    0x0003014\n#define ACP_SW0_AUDIO0_TX_FRAME_FORMAT                 0x0003018\n#define ACP_SW0_AUDIO0_TX_SAMPLEINTERVAL               0x000301C\n#define ACP_SW0_AUDIO0_TX_HCTRL_DP0                    0x0003020\n#define ACP_SW0_AUDIO0_TX_HCTRL_DP1                    0x0003024\n#define ACP_SW0_AUDIO0_TX_HCTRL_DP2                    0x0003028\n#define ACP_SW0_AUDIO0_TX_HCTRL_DP3                    0x000302C\n#define ACP_SW0_AUDIO0_TX_OFFSET_DP0                   0x0003030\n#define ACP_SW0_AUDIO0_TX_OFFSET_DP1                   0x0003034\n#define ACP_SW0_AUDIO0_TX_OFFSET_DP2                   0x0003038\n#define ACP_SW0_AUDIO0_TX_OFFSET_DP3                   0x000303C\n#define ACP_SW0_AUDIO0_TX_CHANNEL_ENABLE_DP0           0x0003040\n#define ACP_SW0_AUDIO0_TX_CHANNEL_ENABLE_DP1           0x0003044\n#define ACP_SW0_AUDIO0_TX_CHANNEL_ENABLE_DP2           0x0003048\n#define ACP_SW0_AUDIO0_TX_CHANNEL_ENABLE_DP3           0x000304C\n#define ACP_SW0_AUDIO1_TX_EN                           0x0003050\n#define ACP_SW0_AUDIO1_TX_EN_STATUS                    0x0003054\n#define ACP_SW0_AUDIO1_TX_FRAME_FORMAT                 0x0003058\n#define ACP_SW0_AUDIO1_TX_SAMPLEINTERVAL               0x000305C\n#define ACP_SW0_AUDIO1_TX_HCTRL                        0x0003060\n#define ACP_SW0_AUDIO1_TX_OFFSET                       0x0003064\n#define ACP_SW0_AUDIO1_TX_CHANNEL_ENABLE_DP0           0x0003068\n#define ACP_SW0_AUDIO2_TX_EN                           0x000306C\n#define ACP_SW0_AUDIO2_TX_EN_STATUS                    0x0003070\n#define ACP_SW0_AUDIO2_TX_FRAME_FORMAT                 0x0003074\n#define ACP_SW0_AUDIO2_TX_SAMPLEINTERVAL               0x0003078\n#define ACP_SW0_AUDIO2_TX_HCTRL                        0x000307C\n#define ACP_SW0_AUDIO2_TX_OFFSET                       0x0003080\n#define ACP_SW0_AUDIO2_TX_CHANNEL_ENABLE_DP0           0x0003084\n#define ACP_SW0_AUDIO0_RX_EN                           0x0003088\n#define ACP_SW0_AUDIO0_RX_EN_STATUS                    0x000308C\n#define ACP_SW0_AUDIO0_RX_FRAME_FORMAT                 0x0003090\n#define ACP_SW0_AUDIO0_RX_SAMPLEINTERVAL               0x0003094\n#define ACP_SW0_AUDIO0_RX_HCTRL_DP0                    0x0003098\n#define ACP_SW0_AUDIO0_RX_HCTRL_DP1                    0x000309C\n#define ACP_SW0_AUDIO0_RX_HCTRL_DP2                    0x0003100\n#define ACP_SW0_AUDIO0_RX_HCTRL_DP3                    0x0003104\n#define ACP_SW0_AUDIO0_RX_OFFSET_DP0                   0x0003108\n#define ACP_SW0_AUDIO0_RX_OFFSET_DP1                   0x000310C\n#define ACP_SW0_AUDIO0_RX_OFFSET_DP2                   0x0003110\n#define ACP_SW0_AUDIO0_RX_OFFSET_DP3                   0x0003114\n#define ACP_SW0_AUDIO0_RX_CHANNEL_ENABLE_DP0           0x0003118\n#define ACP_SW0_AUDIO0_RX_CHANNEL_ENABLE_DP1           0x000311C\n#define ACP_SW0_AUDIO0_RX_CHANNEL_ENABLE_DP2           0x0003120\n#define ACP_SW0_AUDIO0_RX_CHANNEL_ENABLE_DP3           0x0003124\n#define ACP_SW0_AUDIO1_RX_EN                           0x0003128\n#define ACP_SW0_AUDIO1_RX_EN_STATUS                    0x000312C\n#define ACP_SW0_AUDIO1_RX_FRAME_FORMAT                 0x0003130\n#define ACP_SW0_AUDIO1_RX_SAMPLEINTERVAL               0x0003134\n#define ACP_SW0_AUDIO1_RX_HCTRL                        0x0003138\n#define ACP_SW0_AUDIO1_RX_OFFSET                       0x000313C\n#define ACP_SW0_AUDIO1_RX_CHANNEL_ENABLE_DP0           0x0003140\n#define ACP_SW0_AUDIO2_RX_EN                           0x0003144\n#define ACP_SW0_AUDIO2_RX_EN_STATUS                    0x0003148\n#define ACP_SW0_AUDIO2_RX_FRAME_FORMAT                 0x000314C\n#define ACP_SW0_AUDIO2_RX_SAMPLEINTERVAL               0x0003150\n#define ACP_SW0_AUDIO2_RX_HCTRL                        0x0003154\n#define ACP_SW0_AUDIO2_RX_OFFSET                       0x0003158\n#define ACP_SW0_AUDIO2_RX_CHANNEL_ENABLE_DP0           0x000315C\n#define ACP_SW0_BPT_PORT_EN                            0x0003160\n#define ACP_SW0_BPT_PORT_EN_STATUS                     0x0003164\n#define ACP_SW0_BPT_PORT_FRAME_FORMAT                  0x0003168\n#define ACP_SW0_BPT_PORT_SAMPLEINTERVAL                0x000316C\n#define ACP_SW0_BPT_PORT_HCTRL                         0x0003170\n#define ACP_SW0_BPT_PORT_OFFSET                        0x0003174\n#define ACP_SW0_BPT_PORT_CHANNEL_ENABLE                0x0003178\n#define ACP_SW0_BPT_PORT_FIRST_BYTE_ADDR               0x000317C\n#define ACP_SW0_CLK_RESUME_CTRL                        0x0003180\n#define ACP_SW0_CLK_RESUME_DELAY_CNTR                  0x0003184\n#define ACP_SW0_BUS_RESET_CTRL                         0x0003188\n#define ACP_SW0_PRBS_ERR_STATUS                        0x000318C\n#define ACP_SW0_IMM_CMD_UPPER_WORD                     0x0003230\n#define ACP_SW0_IMM_CMD_LOWER_QWORD                    0x0003234\n#define ACP_SW0_IMM_RESP_UPPER_WORD                    0x0003238\n#define ACP_SW0_IMM_RESP_LOWER_QWORD                   0x000323C\n#define ACP_SW0_IMM_CMD_STS                            0x0003240\n#define ACP_SW0_BRA_BASE_ADDRESS                       0x0003244\n#define ACP_SW0_BRA_TRANSFER_SIZE                      0x0003248\n#define ACP_SW0_BRA_DMA_BUSY                           0x000324C\n#define ACP_SW0_BRA_RESP                               0x0003250\n#define ACP_SW0_BRA_RESP_FRAME_ADDR                    0x0003254\n#define ACP_SW0_BRA_CURRENT_TRANSFER_SIZE              0x0003258\n#define ACP_SW0_STATECHANGE_STATUS_0TO7                0x000325C\n#define ACP_SW0_STATECHANGE_STATUS_8TO11               0x0003260\n#define ACP_SW0_STATECHANGE_STATUS_MASK_0TO7           0x0003264\n#define ACP_SW0_STATECHANGE_STATUS_MASK_8TO11          0x0003268\n#define ACP_SW0_CLK_FREQUENCY_CTRL                     0x000326C\n#define ACP_SW0_ERROR_INTR_MASK                        0x0003270\n#define ACP_SW0_PHY_TEST_MODE_DATA_OFF                 0x0003274\n\n \n#define ACP_P1_AUDIO0_RX_RINGBUFADDR                     0x0003A00\n#define ACP_P1_AUDIO0_RX_RINGBUFSIZE                     0x0003A04\n#define ACP_P1_AUDIO0_RX_LINKPOSITIONCNTR                0x0003A08\n#define ACP_P1_AUDIO0_RX_FIFOADDR                        0x0003A0C\n#define ACP_P1_AUDIO0_RX_FIFOSIZE                        0x0003A10\n#define ACP_P1_AUDIO0_RX_DMA_SIZE                        0x0003A14\n#define ACP_P1_AUDIO0_RX_LINEARPOSITIONCNTR_HIGH         0x0003A18\n#define ACP_P1_AUDIO0_RX_LINEARPOSITIONCNTR_LOW          0x0003A1C\n#define ACP_P1_AUDIO0_RX_INTR_WATERMARK_SIZE             0x0003A20\n#define ACP_P1_AUDIO0_TX_RINGBUFADDR                     0x0003A24\n#define ACP_P1_AUDIO0_TX_RINGBUFSIZE                     0x0003A28\n#define ACP_P1_AUDIO0_TX_LINKPOSITIONCNTR                0x0003A2C\n#define ACP_P1_AUDIO0_TX_FIFOADDR                        0x0003A30\n#define ACP_P1_AUDIO0_TX_FIFOSIZE                        0x0003A34\n#define ACP_P1_AUDIO0_TX_DMA_SIZE                        0x0003A38\n#define ACP_P1_AUDIO0_TX_LINEARPOSITIONCNTR_HIGH         0x0003A3C\n#define ACP_P1_AUDIO0_TX_LINEARPOSITIONCNTR_LOW          0x0003A40\n#define ACP_P1_AUDIO0_TX_INTR_WATERMARK_SIZE             0x0003A44\n#define ACP_P1_AUDIO1_RX_RINGBUFADDR                     0x0003A48\n#define ACP_P1_AUDIO1_RX_RINGBUFSIZE                     0x0003A4C\n#define ACP_P1_AUDIO1_RX_LINKPOSITIONCNTR                0x0003A50\n#define ACP_P1_AUDIO1_RX_FIFOADDR                        0x0003A54\n#define ACP_P1_AUDIO1_RX_FIFOSIZE                        0x0003A58\n#define ACP_P1_AUDIO1_RX_DMA_SIZE                        0x0003A5C\n#define ACP_P1_AUDIO1_RX_LINEARPOSITIONCNTR_HIGH         0x0003A60\n#define ACP_P1_AUDIO1_RX_LINEARPOSITIONCNTR_LOW          0x0003A64\n#define ACP_P1_AUDIO1_RX_INTR_WATERMARK_SIZE             0x0003A68\n#define ACP_P1_AUDIO1_TX_RINGBUFADDR                     0x0003A6C\n#define ACP_P1_AUDIO1_TX_RINGBUFSIZE                     0x0003A70\n#define ACP_P1_AUDIO1_TX_LINKPOSITIONCNTR                0x0003A74\n#define ACP_P1_AUDIO1_TX_FIFOADDR                        0x0003A78\n#define ACP_P1_AUDIO1_TX_FIFOSIZE                        0x0003A7C\n#define ACP_P1_AUDIO1_TX_DMA_SIZE                        0x0003A80\n#define ACP_P1_AUDIO1_TX_LINEARPOSITIONCNTR_HIGH         0x0003A84\n#define ACP_P1_AUDIO1_TX_LINEARPOSITIONCNTR_LOW          0x0003A88\n#define ACP_P1_AUDIO1_TX_INTR_WATERMARK_SIZE             0x0003A8C\n#define ACP_P1_AUDIO2_RX_RINGBUFADDR                     0x0003A90\n#define ACP_P1_AUDIO2_RX_RINGBUFSIZE                     0x0003A94\n#define ACP_P1_AUDIO2_RX_LINKPOSITIONCNTR                0x0003A98\n#define ACP_P1_AUDIO2_RX_FIFOADDR                        0x0003A9C\n#define ACP_P1_AUDIO2_RX_FIFOSIZE                        0x0003AA0\n#define ACP_P1_AUDIO2_RX_DMA_SIZE                        0x0003AA4\n#define ACP_P1_AUDIO2_RX_LINEARPOSITIONCNTR_HIGH         0x0003AA8\n#define ACP_P1_AUDIO2_RX_LINEARPOSITIONCNTR_LOW          0x0003AAC\n#define ACP_P1_AUDIO2_RX_INTR_WATERMARK_SIZE             0x0003AB0\n#define ACP_P1_AUDIO2_TX_RINGBUFADDR                     0x0003AB4\n#define ACP_P1_AUDIO2_TX_RINGBUFSIZE                     0x0003AB8\n#define ACP_P1_AUDIO2_TX_LINKPOSITIONCNTR                0x0003ABC\n#define ACP_P1_AUDIO2_TX_FIFOADDR                        0x0003AC0\n#define ACP_P1_AUDIO2_TX_FIFOSIZE                        0x0003AC4\n#define ACP_P1_AUDIO2_TX_DMA_SIZE                        0x0003AC8\n#define ACP_P1_AUDIO2_TX_LINEARPOSITIONCNTR_HIGH         0x0003ACC\n#define ACP_P1_AUDIO2_TX_LINEARPOSITIONCNTR_LOW          0x0003AD0\n#define ACP_P1_AUDIO2_TX_INTR_WATERMARK_SIZE             0x0003AD4\n\n \n#define ACP_SW1_EN                                       0x0003C00\n#define ACP_SW1_EN_STATUS                                0x0003C04\n#define ACP_SW1_FRAMESIZE                                0x0003C08\n#define ACP_SW1_SSP_COUNTER                              0x0003C0C\n#define ACP_SW1_AUDIO1_TX_EN                             0x0003C50\n#define ACP_SW1_AUDIO1_TX_EN_STATUS                      0x0003C54\n#define ACP_SW1_AUDIO1_TX_FRAME_FORMAT                   0x0003C58\n#define ACP_SW1_AUDIO1_TX_SAMPLEINTERVAL                 0x0003C5C\n#define ACP_SW1_AUDIO1_TX_HCTRL                          0x0003C60\n#define ACP_SW1_AUDIO1_TX_OFFSET                         0x0003C64\n#define ACP_SW1_AUDIO1_TX_CHANNEL_ENABLE_DP0             0x0003C68\n#define ACP_SW1_AUDIO1_RX_EN                             0x0003D28\n#define ACP_SW1_AUDIO1_RX_EN_STATUS                      0x0003D2C\n#define ACP_SW1_AUDIO1_RX_FRAME_FORMAT                   0x0003D30\n#define ACP_SW1_AUDIO1_RX_SAMPLEINTERVAL                 0x0003D34\n#define ACP_SW1_AUDIO1_RX_HCTRL                          0x0003D38\n#define ACP_SW1_AUDIO1_RX_OFFSET                         0x0003D3C\n#define ACP_SW1_AUDIO1_RX_CHANNEL_ENABLE_DP0             0x0003D40\n#define ACP_SW1_BPT_PORT_EN                              0x0003D60\n#define ACP_SW1_BPT_PORT_EN_STATUS                       0x0003D64\n#define ACP_SW1_BPT_PORT_FRAME_FORMAT                    0x0003D68\n#define ACP_SW1_BPT_PORT_SAMPLEINTERVAL                  0x0003D6C\n#define ACP_SW1_BPT_PORT_HCTRL                           0x0003D70\n#define ACP_SW1_BPT_PORT_OFFSET                          0x0003D74\n#define ACP_SW1_BPT_PORT_CHANNEL_ENABLE                  0x0003D78\n#define ACP_SW1_BPT_PORT_FIRST_BYTE_ADDR                 0x0003D7C\n#define ACP_SW1_CLK_RESUME_CTRL                          0x0003D80\n#define ACP_SW1_CLK_RESUME_DELAY_CNTR                    0x0003D84\n#define ACP_SW1_BUS_RESET_CTRL                           0x0003D88\n#define ACP_SW1_PRBS_ERR_STATUS                          0x0003D8C\n\n \n#define ACP_SW1_CORB_BASE_ADDRESS                       0x0003E00\n#define ACP_SW1_CORB_WRITE_POINTER                      0x0003E04\n#define ACP_SW1_CORB_READ_POINTER                       0x0003E08\n#define ACP_SW1_CORB_CONTROL                            0x0003E0C\n#define ACP_SW1_CORB_SIZE                               0x0003E14\n#define ACP_SW1_RIRB_BASE_ADDRESS                       0x0003E18\n#define ACP_SW1_RIRB_WRITE_POINTER                      0x0003E1C\n#define ACP_SW1_RIRB_RESPONSE_INTERRUPT_COUNT           0x0003E20\n#define ACP_SW1_RIRB_CONTROL                            0x0003E24\n#define ACP_SW1_RIRB_SIZE                               0x0003E28\n#define ACP_SW1_RIRB_FIFO_MIN_THDL                      0x0003E2C\n#define ACP_SW1_IMM_CMD_UPPER_WORD                      0x0003E30\n#define ACP_SW1_IMM_CMD_LOWER_QWORD                     0x0003E34\n#define ACP_SW1_IMM_RESP_UPPER_WORD                     0x0003E38\n#define ACP_SW1_IMM_RESP_LOWER_QWORD                    0x0003E3C\n#define ACP_SW1_IMM_CMD_STS                             0x0003E40\n#define ACP_SW1_BRA_BASE_ADDRESS                        0x0003E44\n#define ACP_SW1_BRA_TRANSFER_SIZE                       0x0003E48\n#define ACP_SW1_BRA_DMA_BUSY                            0x0003E4C\n#define ACP_SW1_BRA_RESP                                0x0003E50\n#define ACP_SW1_BRA_RESP_FRAME_ADDR                     0x0003E54\n#define ACP_SW1_BRA_CURRENT_TRANSFER_SIZE               0x0003E58\n#define ACP_SW1_STATECHANGE_STATUS_0TO7                 0x0003E5C\n#define ACP_SW1_STATECHANGE_STATUS_8TO11                0x0003E60\n#define ACP_SW1_STATECHANGE_STATUS_MASK_0TO7            0x0003E64\n#define ACP_SW1_STATECHANGE_STATUS_MASK_8TO11           0x0003E68\n#define ACP_SW1_CLK_FREQUENCY_CTRL                      0x0003E6C\n#define ACP_SW1_ERROR_INTR_MASK                         0x0003E70\n#define ACP_SW1_PHY_TEST_MODE_DATA_OFF                  0x0003E74\n\n \n#define ACP_SCRATCH_REG_0                               0x0010000\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}