--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml spi_master.twx spi_master.ncd -o spi_master.twr
spi_master.pcf

Design file:              spi_master.ncd
Physical constraint file: spi_master.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
addr<0>     |    1.306(R)|    0.169(R)|clock_BUFGP       |   0.000|
addr<1>     |    1.761(R)|   -0.195(R)|clock_BUFGP       |   0.000|
addr<2>     |    5.293(R)|    0.418(R)|clock_BUFGP       |   0.000|
addr<3>     |    6.257(R)|    0.146(R)|clock_BUFGP       |   0.000|
addr<4>     |    5.937(R)|    0.156(R)|clock_BUFGP       |   0.000|
addr<5>     |    5.418(R)|    0.306(R)|clock_BUFGP       |   0.000|
addr<6>     |    5.304(R)|    0.195(R)|clock_BUFGP       |   0.000|
addr<7>     |    5.086(R)|    0.336(R)|clock_BUFGP       |   0.000|
addr<8>     |    4.727(R)|    0.220(R)|clock_BUFGP       |   0.000|
addr<9>     |    4.864(R)|    0.156(R)|clock_BUFGP       |   0.000|
addr<10>    |    4.750(R)|    0.435(R)|clock_BUFGP       |   0.000|
addr<11>    |    4.700(R)|   -0.089(R)|clock_BUFGP       |   0.000|
addr<12>    |    4.521(R)|    0.575(R)|clock_BUFGP       |   0.000|
addr<13>    |    4.618(R)|    0.588(R)|clock_BUFGP       |   0.000|
addr<14>    |    4.545(R)|    0.456(R)|clock_BUFGP       |   0.000|
addr<15>    |    4.270(R)|    0.591(R)|clock_BUFGP       |   0.000|
addr<16>    |    4.844(R)|    0.503(R)|clock_BUFGP       |   0.000|
addr<17>    |    4.597(R)|    0.560(R)|clock_BUFGP       |   0.000|
addr<18>    |    4.659(R)|   -0.059(R)|clock_BUFGP       |   0.000|
addr<19>    |    4.514(R)|    0.029(R)|clock_BUFGP       |   0.000|
addr<20>    |    4.396(R)|   -0.110(R)|clock_BUFGP       |   0.000|
addr<21>    |    3.809(R)|    0.865(R)|clock_BUFGP       |   0.000|
addr<22>    |    4.096(R)|    0.927(R)|clock_BUFGP       |   0.000|
addr<23>    |    4.201(R)|    1.041(R)|clock_BUFGP       |   0.000|
addr<24>    |    4.783(R)|    0.973(R)|clock_BUFGP       |   0.000|
addr<25>    |    4.552(R)|    1.082(R)|clock_BUFGP       |   0.000|
addr<26>    |    4.673(R)|    0.377(R)|clock_BUFGP       |   0.000|
addr<27>    |    5.132(R)|    0.614(R)|clock_BUFGP       |   0.000|
addr<28>    |    4.148(R)|    0.511(R)|clock_BUFGP       |   0.000|
addr<29>    |    4.304(R)|    0.650(R)|clock_BUFGP       |   0.000|
addr<30>    |    4.324(R)|    0.615(R)|clock_BUFGP       |   0.000|
addr<31>    |    5.161(R)|    0.392(R)|clock_BUFGP       |   0.000|
clk_div<0>  |    2.820(R)|    0.293(R)|clock_BUFGP       |   0.000|
clk_div<1>  |    5.392(R)|    0.302(R)|clock_BUFGP       |   0.000|
clk_div<2>  |    5.744(R)|    0.332(R)|clock_BUFGP       |   0.000|
clk_div<3>  |    5.162(R)|    0.374(R)|clock_BUFGP       |   0.000|
clk_div<4>  |    4.591(R)|   -0.302(R)|clock_BUFGP       |   0.000|
clk_div<5>  |    5.314(R)|   -0.065(R)|clock_BUFGP       |   0.000|
clk_div<6>  |    4.960(R)|    0.647(R)|clock_BUFGP       |   0.000|
clk_div<7>  |    5.101(R)|    0.547(R)|clock_BUFGP       |   0.000|
clk_div<8>  |    5.490(R)|    0.342(R)|clock_BUFGP       |   0.000|
clk_div<9>  |    5.421(R)|    0.317(R)|clock_BUFGP       |   0.000|
clk_div<10> |    4.898(R)|    0.202(R)|clock_BUFGP       |   0.000|
clk_div<11> |    4.677(R)|    0.298(R)|clock_BUFGP       |   0.000|
clk_div<12> |    4.750(R)|   -0.117(R)|clock_BUFGP       |   0.000|
clk_div<13> |    4.557(R)|    0.317(R)|clock_BUFGP       |   0.000|
clk_div<14> |    4.433(R)|    0.060(R)|clock_BUFGP       |   0.000|
clk_div<15> |    6.406(R)|    0.352(R)|clock_BUFGP       |   0.000|
clk_div<16> |    5.450(R)|    0.604(R)|clock_BUFGP       |   0.000|
clk_div<17> |    4.969(R)|    0.841(R)|clock_BUFGP       |   0.000|
clk_div<18> |    5.129(R)|    0.803(R)|clock_BUFGP       |   0.000|
clk_div<19> |    5.518(R)|    0.580(R)|clock_BUFGP       |   0.000|
clk_div<20> |    5.768(R)|    0.081(R)|clock_BUFGP       |   0.000|
clk_div<21> |    5.409(R)|    0.661(R)|clock_BUFGP       |   0.000|
clk_div<22> |    5.378(R)|    0.502(R)|clock_BUFGP       |   0.000|
clk_div<23> |    6.006(R)|    0.636(R)|clock_BUFGP       |   0.000|
clk_div<24> |    6.010(R)|    0.579(R)|clock_BUFGP       |   0.000|
clk_div<25> |    6.396(R)|    0.650(R)|clock_BUFGP       |   0.000|
clk_div<26> |    6.149(R)|    0.782(R)|clock_BUFGP       |   0.000|
clk_div<27> |    5.524(R)|    0.601(R)|clock_BUFGP       |   0.000|
clk_div<28> |    5.785(R)|    0.006(R)|clock_BUFGP       |   0.000|
clk_div<29> |    5.692(R)|    0.403(R)|clock_BUFGP       |   0.000|
clk_div<30> |    6.219(R)|    0.461(R)|clock_BUFGP       |   0.000|
clk_div<31> |    5.280(R)|    0.678(R)|clock_BUFGP       |   0.000|
cont        |    5.423(R)|   -0.604(R)|clock_BUFGP       |   0.000|
cpha        |    1.435(R)|    0.492(R)|clock_BUFGP       |   0.000|
cpol        |    1.081(R)|    0.348(R)|clock_BUFGP       |   0.000|
enable      |    5.208(R)|    0.046(R)|clock_BUFGP       |   0.000|
miso        |    0.404(R)|    0.885(R)|clock_BUFGP       |   0.000|
reset_n     |    3.872(R)|   -0.020(R)|clock_BUFGP       |   0.000|
tx_data<0>  |    0.803(R)|    0.566(R)|clock_BUFGP       |   0.000|
tx_data<1>  |    1.057(R)|    0.362(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
busy        |    7.989(R)|clock_BUFGP       |   0.000|
mosi        |    8.293(R)|clock_BUFGP       |   0.000|
rx_data<0>  |    8.356(R)|clock_BUFGP       |   0.000|
rx_data<1>  |    8.288(R)|clock_BUFGP       |   0.000|
sclk        |    7.985(R)|clock_BUFGP       |   0.000|
ss_n<0>     |    8.392(R)|clock_BUFGP       |   0.000|
ss_n<1>     |    8.751(R)|clock_BUFGP       |   0.000|
ss_n<2>     |    8.739(R)|clock_BUFGP       |   0.000|
ss_n<3>     |    8.412(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.899|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Feb 25 17:55:56 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 130 MB



