# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_1  \
"../../../../CPU.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../CPU.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" \
"../../../../CPU.srcs/sources_1/imports/Downloads/ALU.v" \
"../../../../CPU.srcs/sources_1/new/CPU_state.v" \
"../../../../CPU.srcs/sources_1/new/CPU_top.v" \
"../../../../CPU.srcs/sources_1/new/DataMem.v" \
"../../../../CPU.srcs/sources_1/imports/Downloads/IFetch.v" \
"../../../../CPU.srcs/sources_1/imports/new/control.v" \
"../../../../CPU.srcs/sources_1/imports/new/decoder.v" \
"../../../../CPU.srcs/sources_1/imports/new/immGen.v" \
"../../../../CPU.srcs/sources_1/new/regWriteMUX.v" \
"../../../../CPU.srcs/sources_1/imports/new/registers.v" \
"../../../../CPU.srcs/sim_1/new/tb_CPU_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
