<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>MOVA (tile to vector, single) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">MOVA (tile to vector, single)</h2><p>Move ZA tile slice to vector register</p>
      <p class="aml">This instruction operates on individual horizontal or vertical slices
within a named ZA tile of the specified element size.
The slice number within the tile is selected by
the sum of the slice index register and immediate offset,
modulo the number of such elements in a vector.
The immediate offset is in the range 0 to the number of elements in a 128-bit vector segment minus 1.</p>
      <p class="aml">Inactive elements in the destination vector remain unmodified.</p>
    <p class="desc">This instruction is used by the alias <a href="mov_mova_z_p_rza.html" title="Move ZA tile slice to vector register">MOV (tile to vector, single)</a>.</p>
    <p class="desc">
      It has encodings from 5 classes:
      <a href="#iclass_8_bit">8-bit</a>
      , 
      <a href="#iclass_16_bit">16-bit</a>
      , 
      <a href="#iclass_32_bit">32-bit</a>
      , 
      <a href="#iclass_64_bit">64-bit</a>
       and 
      <a href="#iclass_128_bit">128-bit</a>
    </p>
    <h3 class="classheading"><a id="iclass_8_bit"/>8-bit<span style="font-size:smaller;"><br/>(FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">V</td><td colspan="2" class="lr">Rs</td><td colspan="3" class="lr">Pg</td><td class="lr">0</td><td colspan="4" class="lr">off4</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2" class="droppedname">size</td><td colspan="3"/><td/><td/><td class="droppedname">Q</td><td/><td colspan="2"/><td colspan="3"/><td/><td colspan="4"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="mova_z_p_rza_b"/><p class="asm-code">MOVA  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.B, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>/M, ZA0<a href="#HV__4" title="Is the horizontal or vertical slice indicator, ">&lt;HV&gt;</a>.B[<a href="#Ws__3" title="Is the 32-bit name of the slice index register W12-W15, encoded in the &quot;Rs&quot; field.">&lt;Ws&gt;</a>, <a href="#offs__2" title="For the &quot;8-bit&quot; variant: is the slice index offset, in the range 0 to 15, encoded in the &quot;off4&quot; field.">&lt;offs&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer g = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Pg);
constant integer s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('011':Rs);
constant integer n = 0;
constant integer offset = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(off4);
constant integer esize = 8;
constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zd);
constant boolean vertical = V == '1';</p>
    <h3 class="classheading"><a id="iclass_16_bit"/>16-bit<span style="font-size:smaller;"><br/>(FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">V</td><td colspan="2" class="lr">Rs</td><td colspan="3" class="lr">Pg</td><td class="lr">0</td><td class="lr">ZAn</td><td colspan="3" class="lr">off3</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2" class="droppedname">size</td><td colspan="3"/><td/><td/><td class="droppedname">Q</td><td/><td colspan="2"/><td colspan="3"/><td/><td/><td colspan="3"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="mova_z_p_rza_h"/><p class="asm-code">MOVA  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.H, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>/M, <a href="#ZAn__2" title="For the &quot;16-bit&quot; variant: is the name of the ZA tile ZA0-ZA1 to be accessed, encoded in the &quot;ZAn&quot; field.">&lt;ZAn&gt;</a><a href="#HV__4" title="Is the horizontal or vertical slice indicator, ">&lt;HV&gt;</a>.H[<a href="#Ws__3" title="Is the 32-bit name of the slice index register W12-W15, encoded in the &quot;Rs&quot; field.">&lt;Ws&gt;</a>, <a href="#offs__4" title="For the &quot;16-bit&quot; variant: is the slice index offset, in the range 0 to 7, encoded in the &quot;off3&quot; field.">&lt;offs&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer g = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Pg);
constant integer s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('011':Rs);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(ZAn);
constant integer offset = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(off3);
constant integer esize = 16;
constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zd);
constant boolean vertical = V == '1';</p>
    <h3 class="classheading"><a id="iclass_32_bit"/>32-bit<span style="font-size:smaller;"><br/>(FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">V</td><td colspan="2" class="lr">Rs</td><td colspan="3" class="lr">Pg</td><td class="lr">0</td><td colspan="2" class="lr">ZAn</td><td colspan="2" class="lr">off2</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2" class="droppedname">size</td><td colspan="3"/><td/><td/><td class="droppedname">Q</td><td/><td colspan="2"/><td colspan="3"/><td/><td colspan="2"/><td colspan="2"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="mova_z_p_rza_w"/><p class="asm-code">MOVA  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.S, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>/M, <a href="#ZAn__3" title="For the &quot;32-bit&quot; variant: is the name of the ZA tile ZA0-ZA3 to be accessed, encoded in the &quot;ZAn&quot; field.">&lt;ZAn&gt;</a><a href="#HV__4" title="Is the horizontal or vertical slice indicator, ">&lt;HV&gt;</a>.S[<a href="#Ws__3" title="Is the 32-bit name of the slice index register W12-W15, encoded in the &quot;Rs&quot; field.">&lt;Ws&gt;</a>, <a href="#offs__6" title="For the &quot;32-bit&quot; variant: is the slice index offset, in the range 0 to 3, encoded in the &quot;off2&quot; field.">&lt;offs&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer g = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Pg);
constant integer s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('011':Rs);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(ZAn);
constant integer offset = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(off2);
constant integer esize = 32;
constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zd);
constant boolean vertical = V == '1';</p>
    <h3 class="classheading"><a id="iclass_64_bit"/>64-bit<span style="font-size:smaller;"><br/>(FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">V</td><td colspan="2" class="lr">Rs</td><td colspan="3" class="lr">Pg</td><td class="lr">0</td><td colspan="3" class="lr">ZAn</td><td class="lr">o1</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2" class="droppedname">size</td><td colspan="3"/><td/><td/><td class="droppedname">Q</td><td/><td colspan="2"/><td colspan="3"/><td/><td colspan="3"/><td/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="mova_z_p_rza_d"/><p class="asm-code">MOVA  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.D, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>/M, <a href="#ZAn" title="For the &quot;64-bit&quot; variant: is the name of the ZA tile ZA0-ZA7 to be accessed, encoded in the &quot;ZAn&quot; field.">&lt;ZAn&gt;</a><a href="#HV__4" title="Is the horizontal or vertical slice indicator, ">&lt;HV&gt;</a>.D[<a href="#Ws__3" title="Is the 32-bit name of the slice index register W12-W15, encoded in the &quot;Rs&quot; field.">&lt;Ws&gt;</a>, <a href="#offs__3" title="For the &quot;64-bit&quot; variant: is the slice index offset, in the range 0 to 1, encoded in the &quot;o1&quot; field.">&lt;offs&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer g = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Pg);
constant integer s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('011':Rs);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(ZAn);
constant integer offset = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(o1);
constant integer esize = 64;
constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zd);
constant boolean vertical = V == '1';</p>
    <h3 class="classheading"><a id="iclass_128_bit"/>128-bit<span style="font-size:smaller;"><br/>(FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">1</td><td class="lr">V</td><td colspan="2" class="lr">Rs</td><td colspan="3" class="lr">Pg</td><td class="lr">0</td><td colspan="4" class="lr">ZAn</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2" class="droppedname">size</td><td colspan="3"/><td/><td/><td class="droppedname">Q</td><td/><td colspan="2"/><td colspan="3"/><td/><td colspan="4"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="mova_z_p_rza_q"/><p class="asm-code">MOVA  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.Q, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>/M, <a href="#ZAn__4" title="For the &quot;128-bit&quot; variant: is the name of the ZA tile ZA0-ZA15 to be accessed, encoded in the &quot;ZAn&quot; field.">&lt;ZAn&gt;</a><a href="#HV__4" title="Is the horizontal or vertical slice indicator, ">&lt;HV&gt;</a>.Q[<a href="#Ws__3" title="Is the 32-bit name of the slice index register W12-W15, encoded in the &quot;Rs&quot; field.">&lt;Ws&gt;</a>, <a href="#offs__5" title="For the &quot;128-bit&quot; variant: is the slice index offset, with implicit value 0.">&lt;offs&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer g = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Pg);
constant integer s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>('011':Rs);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(ZAn);
constant integer offset = 0;
constant integer esize = 128;
constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zd);
constant boolean vertical = V == '1';</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd&gt;</td><td><a id="Zd"/>
        
          <p class="aml">Is the name of the destination scalable vector register, encoded in the "Zd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pg&gt;</td><td><a id="Pg"/>
        
          <p class="aml">Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;HV&gt;</td><td><a id="HV__4"/>
        <p>Is the horizontal or vertical slice indicator, 
          encoded in
          <q>V</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">V</th>
                <th class="symbol">&lt;HV&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">V</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ws&gt;</td><td><a id="Ws__3"/>
        
          <p class="aml">Is the 32-bit name of the slice index register W12-W15, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offs&gt;</td><td><a id="offs__2"/>
        
          <p class="aml">For the "8-bit" variant: is the slice index offset, in the range 0 to 15, encoded in the "off4" field.</p>
        
      </td></tr><tr><td/><td><a id="offs__4"/>
        
          <p class="aml">For the "16-bit" variant: is the slice index offset, in the range 0 to 7, encoded in the "off3" field.</p>
        
      </td></tr><tr><td/><td><a id="offs__6"/>
        
          <p class="aml">For the "32-bit" variant: is the slice index offset, in the range 0 to 3, encoded in the "off2" field.</p>
        
      </td></tr><tr><td/><td><a id="offs__3"/>
        
          <p class="aml">For the "64-bit" variant: is the slice index offset, in the range 0 to 1, encoded in the "o1" field.</p>
        
      </td></tr><tr><td/><td><a id="offs__5"/>
        
          <p class="aml">For the "128-bit" variant: is the slice index offset, with implicit value 0.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;ZAn&gt;</td><td><a id="ZAn__2"/>
        
          <p class="aml">For the "16-bit" variant: is the name of the ZA tile ZA0-ZA1 to be accessed, encoded in the "ZAn" field.</p>
        
      </td></tr><tr><td/><td><a id="ZAn__3"/>
        
          <p class="aml">For the "32-bit" variant: is the name of the ZA tile ZA0-ZA3 to be accessed, encoded in the "ZAn" field.</p>
        
      </td></tr><tr><td/><td><a id="ZAn"/>
        
          <p class="aml">For the "64-bit" variant: is the name of the ZA tile ZA0-ZA7 to be accessed, encoded in the "ZAn" field.</p>
        
      </td></tr><tr><td/><td><a id="ZAn__4"/>
        
          <p class="aml">For the "128-bit" variant: is the name of the ZA tile ZA0-ZA15 to be accessed, encoded in the "ZAn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckStreamingSVEAndZAEnabled.0" title="function: CheckStreamingSVEAndZAEnabled()">CheckStreamingSVEAndZAEnabled</a>();
constant integer VL = <a href="shared_pseudocode.html#impl-aarch64.CurrentVL.read.none" title="accessor: VecLen CurrentVL">CurrentVL</a>;
constant integer PL = VL DIV 8;
constant integer dim = VL DIV esize;
constant bits(PL) mask = <a href="shared_pseudocode.html#impl-aarch64.P.read.2" title="accessor: bits(width) P[integer n, integer width]">P</a>[g, PL];
constant bits(32) index = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[s, 32];
constant integer  slice = (<a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(index) + offset) MOD dim;
constant bits(VL) operand = <a href="shared_pseudocode.html#impl-aarch64.ZAslice.read.5" title="accessor: bits(width) ZAslice[integer tile, ESize esize, boolean vertical, integer slice, integer width]">ZAslice</a>[n, esize, vertical, slice, VL];
bits(VL) result = <a href="shared_pseudocode.html#impl-aarch64.Z.read.2" title="accessor: bits(width) Z[integer n, integer width]">Z</a>[d, VL];

for e = 0 to dim-1
    constant bits(esize) element = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand, e, esize];
    if <a href="shared_pseudocode.html#impl-aarch64.ActivePredicateElement.3" title="function: boolean ActivePredicateElement(bits(N) pred, integer e, integer esize)">ActivePredicateElement</a>(mask, e, esize) then
        <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, e, esize] = element;

<a href="shared_pseudocode.html#impl-aarch64.Z.write.2" title="accessor: Z[integer n, integer width] = bits(width) value">Z</a>[d, VL] = result;</p></div>
  <h3>Operational information</h3>
    
      
        <p class="aml">If PSTATE.DIT is 1:</p>
        <ul>
          <li>
            The execution time of this instruction is independent of:<ul>
                <li>
                  The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
                </li>
                <li>
                  The values of the NZCV flags.
                </li>
              </ul>
            
          </li>
          <li>
            The response of this instruction to asynchronous exceptions does not vary based on:<ul>
                <li>
                  The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
                </li>
                <li>
                  The values of the NZCV flags.
                </li>
              </ul>
            
          </li>
        </ul>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2024-12_diff2, pseudocode v2024-12_rel_diff_tag2
      ; Build timestamp: 2025-03-18T10:50
    </p><p class="copyconf">
      Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
