INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
