;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-137
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN <0, 40
	DJN <0, 40
	MOV -7, <-20
	SUB @24, 0
	ADD @24, 0
	SUB @24, 0
	SUB @24, 0
	SUB 42, 600
	JMP 812, #10
	SLT 100, 9
	SUB @24, 0
	SUB 204, <460
	SUB 204, <460
	MOV -7, <-20
	JMP 812, #10
	SUB 204, <460
	SUB -207, <-120
	SUB 204, <460
	SPL 0, 90
	ADD <-127, 100
	SUB -207, <-120
	ADD 100, 9
	SUB 0, 90
	JMP 812, #10
	JMP 812, #10
	JMP 812, #10
	SUB 204, <460
	SPL 24
	SUB 204, <460
	SUB 204, <460
	SUB #12, @5
	MOV -240, <-0
	MOV -7, <-20
	SUB 204, <460
	CMP -207, <-137
	MOV -208, <-137
	SPL 0, -2
	SPL 0, -2
	CMP -207, <-137
	CMP -207, <-137
	CMP -207, <-137
	CMP -207, <-137
	MOV -1, <-20
	CMP -207, <-137
	CMP -207, <-137
	DJN -1, @-20
	MOV -7, <-20
