

================================================================
== Vitis HLS Report for 'fft32_Pipeline_2'
================================================================
* Date:           Wed Jun 25 08:49:50 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.330 us|  0.330 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       31|       31|         1|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvars_iv4378 = alloca i32 1"   --->   Operation 4 'alloca' 'indvars_iv4378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv4378"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop77"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv4378_load = load i5 %indvars_iv4378"   --->   Operation 7 'load' 'indvars_iv4378_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = trunc i5 %indvars_iv4378_load"   --->   Operation 8 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT32_check.cpp:106]   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %indvars_iv4378_load, i32 1, i32 4" [FFT32_check.cpp:106]   --->   Operation 11 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i4 %lshr_ln" [FFT32_check.cpp:106]   --->   Operation 12 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%add_ln106 = add i5 %indvars_iv4378_load, i5 1" [FFT32_check.cpp:106]   --->   Operation 13 'add' 'add_ln106' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stage2_real_addr = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln106" [FFT32_check.cpp:106]   --->   Operation 14 'getelementptr' 'stage2_real_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stage2_real_1_addr = getelementptr i16 %stage2_real_1, i64 0, i64 %zext_ln106" [FFT32_check.cpp:106]   --->   Operation 15 'getelementptr' 'stage2_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stage2_imag_addr = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln106" [FFT32_check.cpp:106]   --->   Operation 16 'getelementptr' 'stage2_imag_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr = getelementptr i16 %stage2_imag_1, i64 0, i64 %zext_ln106" [FFT32_check.cpp:106]   --->   Operation 17 'getelementptr' 'stage2_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %empty, void %array.src80.1.case.0, void %array.src80.1.case.1" [./FFT32.h:18->FFT32_check.cpp:106]   --->   Operation 18 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%store_ln18 = store i16 0, i4 %stage2_real_addr" [./FFT32.h:18->FFT32_check.cpp:106]   --->   Operation 19 'store' 'store_ln18' <Predicate = (!empty)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln18 = store i16 0, i4 %stage2_imag_addr" [./FFT32.h:18->FFT32_check.cpp:106]   --->   Operation 20 'store' 'store_ln18' <Predicate = (!empty)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln18 = br void %array.src80.1.exit" [./FFT32.h:18->FFT32_check.cpp:106]   --->   Operation 21 'br' 'br_ln18' <Predicate = (!empty)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%store_ln18 = store i16 0, i4 %stage2_real_1_addr" [./FFT32.h:18->FFT32_check.cpp:106]   --->   Operation 22 'store' 'store_ln18' <Predicate = (empty)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%store_ln18 = store i16 0, i4 %stage2_imag_1_addr" [./FFT32.h:18->FFT32_check.cpp:106]   --->   Operation 23 'store' 'store_ln18' <Predicate = (empty)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln18 = br void %array.src80.1.exit" [./FFT32.h:18->FFT32_check.cpp:106]   --->   Operation 24 'br' 'br_ln18' <Predicate = (empty)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.78ns)   --->   "%icmp_ln106 = icmp_eq  i5 %indvars_iv4378_load, i5 31" [FFT32_check.cpp:106]   --->   Operation 25 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln106 = store i5 %add_ln106, i5 %indvars_iv4378" [FFT32_check.cpp:106]   --->   Operation 26 'store' 'store_ln106' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %arrayctor.loop77, void %for.end7375.exitStub" [FFT32_check.cpp:106]   --->   Operation 27 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stage2_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stage2_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stage2_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stage2_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv4378          (alloca           ) [ 01]
store_ln0               (store            ) [ 00]
br_ln0                  (br               ) [ 00]
indvars_iv4378_load     (load             ) [ 00]
empty                   (trunc            ) [ 01]
specpipeline_ln0        (specpipeline     ) [ 00]
speclooptripcount_ln106 (speclooptripcount) [ 00]
lshr_ln                 (partselect       ) [ 00]
zext_ln106              (zext             ) [ 00]
add_ln106               (add              ) [ 00]
stage2_real_addr        (getelementptr    ) [ 00]
stage2_real_1_addr      (getelementptr    ) [ 00]
stage2_imag_addr        (getelementptr    ) [ 00]
stage2_imag_1_addr      (getelementptr    ) [ 00]
br_ln18                 (br               ) [ 00]
store_ln18              (store            ) [ 00]
store_ln18              (store            ) [ 00]
br_ln18                 (br               ) [ 00]
store_ln18              (store            ) [ 00]
store_ln18              (store            ) [ 00]
br_ln18                 (br               ) [ 00]
icmp_ln106              (icmp             ) [ 01]
store_ln106             (store            ) [ 00]
br_ln106                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stage2_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stage2_real_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stage2_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stage2_imag_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="indvars_iv4378_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv4378/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="stage2_real_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="4" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stage2_real_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="stage2_real_1_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="16" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="4" slack="0"/>
<pin id="51" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stage2_real_1_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="stage2_imag_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stage2_imag_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="stage2_imag_1_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="16" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stage2_imag_1_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln18_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln18_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln18_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln18_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="indvars_iv4378_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv4378_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="lshr_ln_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="0" index="3" bw="4" slack="0"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln106_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln106_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln106_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln106_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="indvars_iv4378_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv4378 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="30" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="40" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="54" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="47" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="61" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="101" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="121"><net_src comp="108" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="130"><net_src comp="101" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="101" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="126" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="36" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stage2_real | {1 }
	Port: stage2_real_1 | {1 }
	Port: stage2_imag | {1 }
	Port: stage2_imag_1 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		indvars_iv4378_load : 1
		empty : 2
		lshr_ln : 2
		zext_ln106 : 3
		add_ln106 : 2
		stage2_real_addr : 4
		stage2_real_1_addr : 4
		stage2_imag_addr : 4
		stage2_imag_1_addr : 4
		br_ln18 : 3
		store_ln18 : 5
		store_ln18 : 5
		store_ln18 : 5
		store_ln18 : 5
		icmp_ln106 : 2
		store_ln106 : 3
		br_ln106 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln106_fu_126 |    0    |    13   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln106_fu_132 |    0    |    13   |
|----------|-------------------|---------|---------|
|   trunc  |    empty_fu_104   |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|   lshr_ln_fu_108  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   | zext_ln106_fu_118 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    26   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|indvars_iv4378_reg_143|    5   |
+----------------------+--------+
|         Total        |    5   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   26   |
+-----------+--------+--------+
