ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Task_principal,"ax",%progbits
  21              		.align	2
  22              		.global	Task_principal
  23              		.thumb
  24              		.thumb_func
  25              		.type	Task_principal, %function
  26              	Task_principal:
  27              	.LFB660:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** * File Name: main_cm4.c
   3:main_cm4.c    **** 
   4:main_cm4.c    **** ********************************************************************************/
   5:main_cm4.c    **** 
   6:main_cm4.c    **** #include "project.h"
   7:main_cm4.c    **** #include "GUI.h"
   8:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   9:main_cm4.c    **** #include "cy_eink_library.h"
  10:main_cm4.c    **** #include "LCDConf.h"
  11:main_cm4.c    **** #include <stdlib.h>
  12:main_cm4.c    **** #include <math.h>
  13:main_cm4.c    **** #include "FreeRTOS.h"
  14:main_cm4.c    **** #include "max30102.h"
  15:main_cm4.c    **** #include "semphr.h"
  16:main_cm4.c    **** #include "max30102.h"
  17:main_cm4.c    **** #include "bmi160.h"
  18:main_cm4.c    **** #include "bmi160_defs.h"
  19:main_cm4.c    **** #include "communication.h"
  20:main_cm4.c    **** #include "interface.h"
  21:main_cm4.c    **** #include "string.h"
  22:main_cm4.c    **** #include "task.h"
  23:main_cm4.c    **** #include <stdio.h>
  24:main_cm4.c    **** 
  25:main_cm4.c    **** 
  26:main_cm4.c    **** volatile uint8_t data = 0; //Variable temporaire de lecture/éc
  27:main_cm4.c    **** 
  28:main_cm4.c    **** 
  29:main_cm4.c    **** //Flags contextuels - Interface
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 2


  30:main_cm4.c    **** volatile int FLAG_RED = 1;
  31:main_cm4.c    **** volatile int FLAG_option = 1;
  32:main_cm4.c    **** volatile int FLAG_menu = 0;
  33:main_cm4.c    **** volatile int FLAG_modif = 0;
  34:main_cm4.c    **** 
  35:main_cm4.c    **** 
  36:main_cm4.c    **** //Tâche principale
  37:main_cm4.c    **** void Task_principal(void)
  38:main_cm4.c    **** {
  29              		.loc 1 38 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39:main_cm4.c    ****     
  40:main_cm4.c    ****     Start_Oxymeter();
  39              		.loc 1 40 0
  40 0002 FFF7FEFF 		bl	Start_Oxymeter
  41              	.LVL0:
  41:main_cm4.c    ****     drawWaiting();
  42              		.loc 1 41 0
  43 0006 FFF7FEFF 		bl	drawWaiting
  44              	.LVL1:
  45              	.L13:
  42:main_cm4.c    ****     
  43:main_cm4.c    ****     for(;;)
  44:main_cm4.c    **** 	{  
  45:main_cm4.c    ****         if(!FLAG_menu)
  46              		.loc 1 45 0
  47 000a 4A4B     		ldr	r3, .L15
  48 000c 1B68     		ldr	r3, [r3]
  49 000e 002B     		cmp	r3, #0
  50 0010 42D1     		bne	.L2
  46:main_cm4.c    ****         {
  47:main_cm4.c    ****            //On entre dans cette boucle s'il y une modification à faire au courant
  48:main_cm4.c    ****            if(FLAG_modif)
  51              		.loc 1 48 0
  52 0012 484B     		ldr	r3, .L15
  53 0014 5B68     		ldr	r3, [r3, #4]
  54 0016 63B1     		cbz	r3, .L3
  49:main_cm4.c    ****            {
  50:main_cm4.c    ****                 drawWaiting();
  55              		.loc 1 50 0
  56 0018 FFF7FEFF 		bl	drawWaiting
  57              	.LVL2:
  51:main_cm4.c    ****                 set_LED_current(Current_LED1,Current_LED2); 
  58              		.loc 1 51 0
  59 001c 464B     		ldr	r3, .L15+4
  60 001e 1868     		ldr	r0, [r3]
  61 0020 464B     		ldr	r3, .L15+8
  62 0022 1968     		ldr	r1, [r3]
  63 0024 C9B2     		uxtb	r1, r1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 3


  64 0026 C0B2     		uxtb	r0, r0
  65 0028 FFF7FEFF 		bl	set_LED_current
  66              	.LVL3:
  52:main_cm4.c    ****                 FLAG_modif = 0;
  67              		.loc 1 52 0
  68 002c 0022     		movs	r2, #0
  69 002e 414B     		ldr	r3, .L15
  70 0030 5A60     		str	r2, [r3, #4]
  71              	.L3:
  53:main_cm4.c    ****            }
  54:main_cm4.c    ****             
  55:main_cm4.c    ****           
  56:main_cm4.c    ****            //1-Échantillonnage (Mathieu)
  57:main_cm4.c    ****            MAX_ReadFIFO(&IR_data, &RED_data); //Lecture du FIFO --> 1000 samples@200sps = 5 secs
  72              		.loc 1 57 0
  73 0032 4349     		ldr	r1, .L15+12
  74 0034 4348     		ldr	r0, .L15+16
  75 0036 FFF7FEFF 		bl	MAX_ReadFIFO
  76              	.LVL4:
  77              	.LBB47:
  78              	.LBB48:
  79              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 4


  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 5


  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 6


 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 7


 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 8


 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 9


 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 10


 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 11


 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 12


 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 13


 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 14


 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 15


 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 16


 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 17


 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
  80              		.loc 2 813 0
  81 003a 0223     		movs	r3, #2
  82 003c 424A     		ldr	r2, .L15+20
  83 003e 5360     		str	r3, [r2, #4]
  84              	.LVL5:
  85              	.LBE48:
  86              	.LBE47:
  87              	.LBB49:
  88              	.LBB50:
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
  89              		.loc 2 817 0
  90 0040 02F5A062 		add	r2, r2, #1280
  91 0044 9360     		str	r3, [r2, #8]
  92              	.LVL6:
  93              	.LBE50:
  94              	.LBE49:
  95              	.LBB51:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 18


  96              	.LBB52:
  97 0046 0822     		movs	r2, #8
  98 0048 404B     		ldr	r3, .L15+24
  99 004a 9A60     		str	r2, [r3, #8]
 100              	.LVL7:
 101              	.LBE52:
 102              	.LBE51:
  58:main_cm4.c    ****             
  59:main_cm4.c    ****            //On allume la LED verte et on ferme les deux autres
  60:main_cm4.c    ****            Cy_GPIO_Write(GreenLED_0_PORT,GreenLED_0_NUM,0);
  61:main_cm4.c    ****            Cy_GPIO_Write(BlueLED_0_PORT,BlueLED_0_NUM,1);
  62:main_cm4.c    ****            Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,1);
  63:main_cm4.c    ****        
  64:main_cm4.c    ****             /*
  65:main_cm4.c    ****             //Affichage des données dans TERA
  66:main_cm4.c    ****             for (int i=0;i<2000;i++)
  67:main_cm4.c    ****             {
  68:main_cm4.c    ****                 printf("RED : %lu   IR : %lu\r\n",RED_data[i],IR_data[i]);
  69:main_cm4.c    ****                 //printf("%lu \r\n",RED_data[i]);
  70:main_cm4.c    ****                 //printf("%lu \r\n",IR_data[i]);
  71:main_cm4.c    ****             }*/
  72:main_cm4.c    ****             
  73:main_cm4.c    ****             
  74:main_cm4.c    ****             //Remettre la LED verte et fermer la LED rouge éventuellement (prochain cycle)
  75:main_cm4.c    ****             
  76:main_cm4.c    ****             if(!FLAG_menu)
 103              		.loc 1 76 0
 104 004c 394B     		ldr	r3, .L15
 105 004e 1B68     		ldr	r3, [r3]
 106 0050 002B     		cmp	r3, #0
 107 0052 65D1     		bne	.L4
  77:main_cm4.c    ****             {
  78:main_cm4.c    ****                  //2-Traitement (Ariane)
  79:main_cm4.c    ****                  //3 - Affichage de la courbe (Andréa)
  80:main_cm4.c    ****             
  81:main_cm4.c    ****                 drawAffichageCourbe();
 108              		.loc 1 81 0
 109 0054 FFF7FEFF 		bl	drawAffichageCourbe
 110              	.LVL8:
  82:main_cm4.c    ****             
  83:main_cm4.c    ****                 //Vérification des alertes physiologiques 
  84:main_cm4.c    ****                 if(HR_max_alarm<HR || HR_min_alarm>HR || SPO2_min_alarm > SPO2)
 111              		.loc 1 84 0
 112 0058 3D4B     		ldr	r3, .L15+28
 113 005a 1A68     		ldr	r2, [r3]
 114 005c 3D4B     		ldr	r3, .L15+32
 115 005e 1B68     		ldr	r3, [r3]
 116 0060 9A42     		cmp	r2, r3
 117 0062 0BDB     		blt	.L5
 118              		.loc 1 84 0 is_stmt 0 discriminator 1
 119 0064 3C4B     		ldr	r3, .L15+36
 120 0066 1A68     		ldr	r2, [r3]
 121 0068 3A4B     		ldr	r3, .L15+32
 122 006a 1B68     		ldr	r3, [r3]
 123 006c 9A42     		cmp	r2, r3
 124 006e 05DC     		bgt	.L5
 125              		.loc 1 84 0 discriminator 2
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 19


 126 0070 3A4B     		ldr	r3, .L15+40
 127 0072 1A68     		ldr	r2, [r3]
 128 0074 3A4B     		ldr	r3, .L15+44
 129 0076 1B68     		ldr	r3, [r3]
 130 0078 9A42     		cmp	r2, r3
 131 007a 06DD     		ble	.L6
 132              	.L5:
 133              	.LVL9:
 134              	.LBB53:
 135              	.LBB54:
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 136              		.loc 2 813 0 is_stmt 1
 137 007c 0822     		movs	r2, #8
 138 007e 334B     		ldr	r3, .L15+24
 139 0080 5A60     		str	r2, [r3, #4]
 140              	.LVL10:
 141              	.LBE54:
 142              	.LBE53:
 143              	.LBB55:
 144              	.LBB56:
 145              		.loc 2 817 0
 146 0082 0222     		movs	r2, #2
 147 0084 8033     		adds	r3, r3, #128
 148 0086 9A60     		str	r2, [r3, #8]
 149 0088 4AE0     		b	.L4
 150              	.LVL11:
 151              	.L6:
 152              	.LBE56:
 153              	.LBE55:
 154              	.LBB57:
 155              	.LBB58:
 156 008a 0822     		movs	r2, #8
 157 008c 2F4B     		ldr	r3, .L15+24
 158 008e 9A60     		str	r2, [r3, #8]
 159              	.LVL12:
 160              	.LBE58:
 161              	.LBE57:
 162              	.LBB59:
 163              	.LBB60:
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 164              		.loc 2 813 0
 165 0090 0222     		movs	r2, #2
 166 0092 8033     		adds	r3, r3, #128
 167 0094 5A60     		str	r2, [r3, #4]
 168 0096 43E0     		b	.L4
 169              	.LVL13:
 170              	.L2:
 171              	.LBE60:
 172              	.LBE59:
 173              	.LBB61:
 174              	.LBB62:
 175              		.loc 2 817 0
 176 0098 0823     		movs	r3, #8
 177 009a 2C4A     		ldr	r2, .L15+24
 178 009c 9360     		str	r3, [r2, #8]
 179              	.LVL14:
 180              	.LBE62:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 20


 181              	.LBE61:
 182              	.LBB63:
 183              	.LBB64:
 184 009e 0221     		movs	r1, #2
 185 00a0 02F5B062 		add	r2, r2, #1408
 186 00a4 9160     		str	r1, [r2, #8]
 187              	.LVL15:
 188              	.LBE64:
 189              	.LBE63:
 190              	.LBB65:
 191              	.LBB66:
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 192              		.loc 2 813 0
 193 00a6 A2F5A062 		sub	r2, r2, #1280
 194 00aa 5360     		str	r3, [r2, #4]
 195              	.LVL16:
 196              	.LBE66:
 197              	.LBE65:
  85:main_cm4.c    ****                 {
  86:main_cm4.c    ****                     Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,0);
  87:main_cm4.c    ****                     Cy_GPIO_Write(GreenLED_0_PORT,GreenLED_0_NUM,1);
  88:main_cm4.c    ****                 }
  89:main_cm4.c    ****                 else
  90:main_cm4.c    ****                 {
  91:main_cm4.c    ****                     Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,1);  
  92:main_cm4.c    ****                     Cy_GPIO_Write(GreenLED_0_PORT,GreenLED_0_NUM,0);
  93:main_cm4.c    ****                 }
  94:main_cm4.c    ****             
  95:main_cm4.c    ****             }
  96:main_cm4.c    ****             
  97:main_cm4.c    ****    
  98:main_cm4.c    ****         }
  99:main_cm4.c    ****         else
 100:main_cm4.c    ****         {
 101:main_cm4.c    ****             //On remet la LED verte dans le menu et on éteint les deux autres
 102:main_cm4.c    ****             Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,1);
 103:main_cm4.c    ****             Cy_GPIO_Write(BlueLED_0_PORT,BlueLED_0_NUM,1);
 104:main_cm4.c    ****             Cy_GPIO_Write(GreenLED_0_PORT,RedLED_0_NUM,0); 
 105:main_cm4.c    ****             
 106:main_cm4.c    ****             if(FLAG_menu==1)
 198              		.loc 1 106 0
 199 00ac 214B     		ldr	r3, .L15
 200 00ae 1B68     		ldr	r3, [r3]
 201 00b0 012B     		cmp	r3, #1
 202 00b2 33D1     		bne	.L7
 203              	.LBB67:
 107:main_cm4.c    ****             {   draw_MenuPrincipal();
 204              		.loc 1 107 0
 205 00b4 FFF7FEFF 		bl	draw_MenuPrincipal
 206              	.LVL17:
 108:main_cm4.c    ****                 
 109:main_cm4.c    ****                 int button0_pressed =0;
 110:main_cm4.c    ****                 int button1_pressed =0;
 207              		.loc 1 110 0
 208 00b8 0024     		movs	r4, #0
 109:main_cm4.c    ****                 int button1_pressed =0;
 209              		.loc 1 109 0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 21


 210 00ba 2546     		mov	r5, r4
 111:main_cm4.c    ****                 while(button0_pressed == 0 && button1_pressed ==0 && FLAG_menu > 0){
 211              		.loc 1 111 0
 212 00bc 0EE0     		b	.L9
 213              	.LVL18:
 214              	.L11:
 112:main_cm4.c    ****                     
 113:main_cm4.c    ****                     CapSense_ScanAllWidgets();
 215              		.loc 1 113 0
 216 00be FFF7FEFF 		bl	CapSense_ScanAllWidgets
 217              	.LVL19:
 114:main_cm4.c    **** 
 115:main_cm4.c    ****                     if(!CapSense_IsBusy())
 218              		.loc 1 115 0
 219 00c2 FFF7FEFF 		bl	CapSense_IsBusy
 220              	.LVL20:
 221 00c6 48B9     		cbnz	r0, .L9
 116:main_cm4.c    ****                     {
 117:main_cm4.c    ****                          CapSense_ProcessAllWidgets();
 222              		.loc 1 117 0
 223 00c8 FFF7FEFF 		bl	CapSense_ProcessAllWidgets
 224              	.LVL21:
 118:main_cm4.c    ****                          button0_pressed = CapSense_IsWidgetActive(CapSense_BUTTON0_WDGT_ID);
 225              		.loc 1 118 0
 226 00cc 0220     		movs	r0, #2
 227 00ce FFF7FEFF 		bl	CapSense_IsWidgetActive
 228              	.LVL22:
 229 00d2 0546     		mov	r5, r0
 230              	.LVL23:
 119:main_cm4.c    ****                          button1_pressed = CapSense_IsWidgetActive(CapSense_BUTTON1_WDGT_ID);
 231              		.loc 1 119 0
 232 00d4 0120     		movs	r0, #1
 233              	.LVL24:
 234 00d6 FFF7FEFF 		bl	CapSense_IsWidgetActive
 235              	.LVL25:
 236 00da 0446     		mov	r4, r0
 237              	.LVL26:
 238              	.L9:
 111:main_cm4.c    ****                     
 239              		.loc 1 111 0
 240 00dc 25B9     		cbnz	r5, .L10
 111:main_cm4.c    ****                     
 241              		.loc 1 111 0 is_stmt 0 discriminator 1
 242 00de 1CB9     		cbnz	r4, .L10
 111:main_cm4.c    ****                     
 243              		.loc 1 111 0 discriminator 2
 244 00e0 144B     		ldr	r3, .L15
 245 00e2 1B68     		ldr	r3, [r3]
 246 00e4 002B     		cmp	r3, #0
 247 00e6 EADC     		bgt	.L11
 248              	.L10:
 120:main_cm4.c    **** 
 121:main_cm4.c    ****                     }  
 122:main_cm4.c    ****                 }
 123:main_cm4.c    ****                 
 124:main_cm4.c    ****                 if(button0_pressed)
 249              		.loc 1 124 0 is_stmt 1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 22


 250 00e8 6DB1     		cbz	r5, .L12
 125:main_cm4.c    ****                 {
 126:main_cm4.c    ****                     if(FLAG_menu >0)
 251              		.loc 1 126 0
 252 00ea 124B     		ldr	r3, .L15
 253 00ec 1B68     		ldr	r3, [r3]
 254 00ee 002B     		cmp	r3, #0
 255 00f0 09DD     		ble	.L12
 127:main_cm4.c    ****                     {
 128:main_cm4.c    ****                         FLAG_option += 1;
 256              		.loc 1 128 0
 257 00f2 1C4B     		ldr	r3, .L15+48
 258 00f4 1A68     		ldr	r2, [r3]
 259 00f6 0132     		adds	r2, r2, #1
 260 00f8 1A60     		str	r2, [r3]
 129:main_cm4.c    ****                         if(FLAG_option>6)
 261              		.loc 1 129 0
 262 00fa 1B68     		ldr	r3, [r3]
 263 00fc 062B     		cmp	r3, #6
 264 00fe 02DD     		ble	.L12
 130:main_cm4.c    ****                         {
 131:main_cm4.c    ****                             FLAG_option = 1;
 265              		.loc 1 131 0
 266 0100 0122     		movs	r2, #1
 267 0102 184B     		ldr	r3, .L15+48
 268 0104 1A60     		str	r2, [r3]
 269              	.L12:
 132:main_cm4.c    ****                         }
 133:main_cm4.c    ****                     }
 134:main_cm4.c    ****                 }
 135:main_cm4.c    ****                 
 136:main_cm4.c    ****                 if(button1_pressed)
 270              		.loc 1 136 0
 271 0106 5CB1     		cbz	r4, .L4
 137:main_cm4.c    ****                 {
 138:main_cm4.c    ****                     if(FLAG_menu >0)
 272              		.loc 1 138 0
 273 0108 0A4B     		ldr	r3, .L15
 274 010a 1B68     		ldr	r3, [r3]
 275 010c 002B     		cmp	r3, #0
 276 010e 07DD     		ble	.L4
 139:main_cm4.c    ****                     {
 140:main_cm4.c    ****                         FLAG_menu = FLAG_option+1;
 277              		.loc 1 140 0
 278 0110 144B     		ldr	r3, .L15+48
 279 0112 1B68     		ldr	r3, [r3]
 280 0114 0133     		adds	r3, r3, #1
 281 0116 074A     		ldr	r2, .L15
 282 0118 1360     		str	r3, [r2]
 283 011a 01E0     		b	.L4
 284              	.LVL27:
 285              	.L7:
 286              	.LBE67:
 141:main_cm4.c    ****                      
 142:main_cm4.c    ****                     }
 143:main_cm4.c    ****                 }
 144:main_cm4.c    ****             } 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 23


 145:main_cm4.c    ****             else
 146:main_cm4.c    ****             {
 147:main_cm4.c    ****                 draw_SousMenu();
 287              		.loc 1 147 0
 288 011c FFF7FEFF 		bl	draw_SousMenu
 289              	.LVL28:
 290              	.L4:
 148:main_cm4.c    ****             }
 149:main_cm4.c    ****             
 150:main_cm4.c    ****         }
 151:main_cm4.c    ****         
 152:main_cm4.c    ****             
 153:main_cm4.c    ****         UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 291              		.loc 1 153 0
 292 0120 0121     		movs	r1, #1
 293 0122 0846     		mov	r0, r1
 294 0124 FFF7FEFF 		bl	UpdateDisplay
 295              	.LVL29:
 154:main_cm4.c    ****         vTaskDelay(pdMS_TO_TICKS(1000));    
 296              		.loc 1 154 0
 297 0128 4FF47A70 		mov	r0, #1000
 298 012c FFF7FEFF 		bl	vTaskDelay
 299              	.LVL30:
 155:main_cm4.c    ****           
 156:main_cm4.c    **** 	}
 300              		.loc 1 156 0
 301 0130 6BE7     		b	.L13
 302              	.L16:
 303 0132 00BF     		.align	2
 304              	.L15:
 305 0134 00000000 		.word	.LANCHOR0
 306 0138 00000000 		.word	Current_LED1
 307 013c 00000000 		.word	Current_LED2
 308 0140 00000000 		.word	RED_data
 309 0144 00000000 		.word	IR_data
 310 0148 80003240 		.word	1077018752
 311 014c 00003240 		.word	1077018624
 312 0150 00000000 		.word	HR_max_alarm
 313 0154 00000000 		.word	HR
 314 0158 00000000 		.word	HR_min_alarm
 315 015c 00000000 		.word	SPO2_min_alarm
 316 0160 00000000 		.word	SPO2
 317 0164 00000000 		.word	.LANCHOR1
 318              		.cfi_endproc
 319              	.LFE660:
 320              		.size	Task_principal, .-Task_principal
 321              		.section	.text.main,"ax",%progbits
 322              		.align	2
 323              		.global	main
 324              		.thumb
 325              		.thumb_func
 326              		.type	main, %function
 327              	main:
 328              	.LFB661:
 157:main_cm4.c    **** }
 158:main_cm4.c    **** int main(void)
 159:main_cm4.c    **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 24


 329              		.loc 1 159 0
 330              		.cfi_startproc
 331              		@ Volatile: function does not return.
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334 0000 00B5     		push	{lr}
 335              		.cfi_def_cfa_offset 4
 336              		.cfi_offset 14, -4
 337 0002 83B0     		sub	sp, sp, #12
 338              		.cfi_def_cfa_offset 16
 339              	.LBB68:
 340              	.LBB69:
 341              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 25


  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 26


 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 342              		.loc 3 131 0
 343              		.syntax unified
 344              	@ 131 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 345 0004 62B6     		cpsie i
 346              	@ 0 "" 2
 347              		.thumb
 348              		.syntax unified
 349              	.LBE69:
 350              	.LBE68:
 160:main_cm4.c    ****     
 161:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
 162:main_cm4.c    ****     
 163:main_cm4.c    ****     UART_Start(); 
 351              		.loc 1 163 0
 352 0006 FFF7FEFF 		bl	UART_Start
 353              	.LVL31:
 354              	.LBB70:
 355              	.LBB71:
 356              		.loc 2 817 0
 357 000a 0422     		movs	r2, #4
 358 000c 354B     		ldr	r3, .L24
 359 000e 9A60     		str	r2, [r3, #8]
 360              	.LVL32:
 361              	.LBE71:
 362              	.LBE70:
 164:main_cm4.c    ****     Cy_GPIO_Write(MAX_power_0_PORT,MAX_power_0_NUM, 1); //Alimentation du MAX30102
 165:main_cm4.c    **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 27


 166:main_cm4.c    ****     NVIC_DisableIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 363              		.loc 1 166 0
 364 0010 354B     		ldr	r3, .L24+4
 365 0012 B3F90030 		ldrsh	r3, [r3]
 366              	.LVL33:
 367              	.LBB72:
 368              	.LBB73:
 369              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 28


  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 29


 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 30


 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 31


 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 32


 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 33


 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 34


 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 35


 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 36


 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 37


 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 38


 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 39


 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 40


 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 41


 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 42


 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 43


 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 44


 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 45


1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 46


1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 47


1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 48


1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 49


1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 50


1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 51


1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 52


1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 53


1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 54


1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 55


1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 56


1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 57


1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 370              		.loc 4 1715 0
 371 0016 002B     		cmp	r3, #0
 372 0018 0DDB     		blt	.L18
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 373              		.loc 4 1717 0
 374 001a 5A09     		lsrs	r2, r3, #5
 375 001c 03F01F03 		and	r3, r3, #31
 376              	.LVL34:
 377 0020 0121     		movs	r1, #1
 378 0022 01FA03F3 		lsl	r3, r1, r3
 379 0026 2032     		adds	r2, r2, #32
 380 0028 3049     		ldr	r1, .L24+8
 381 002a 41F82230 		str	r3, [r1, r2, lsl #2]
 382              	.LBB74:
 383              	.LBB75:
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 58


 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 59


 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 60


 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 61


 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 62


 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 63


 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 64


 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 65


 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 66


 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 67


 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 68


 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 69


 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 70


 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 384              		.loc 3 882 0
 385              		.syntax unified
 386              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 387 002e BFF34F8F 		dsb 0xF
 388              	@ 0 "" 2
 389              		.thumb
 390              		.syntax unified
 391              	.LBE75:
 392              	.LBE74:
 393              	.LBB76:
 394              	.LBB77:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 395              		.loc 3 871 0
 396              		.syntax unified
 397              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 398 0032 BFF36F8F 		isb 0xF
 399              	@ 0 "" 2
 400              		.thumb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 71


 401              		.syntax unified
 402              	.L18:
 403              	.LVL35:
 404              	.LBE77:
 405              	.LBE76:
 406              	.LBE73:
 407              	.LBE72:
 408              	.LBB78:
 409              	.LBB79:
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 72


 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 73


 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 74


 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 75


1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 76


1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 77


1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 78


1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 79


1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 80


1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 81


1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 82


1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 83


1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 84


1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 410              		.loc 2 1603 0
 411 0036 2E4B     		ldr	r3, .L24+12
 412 0038 5A69     		ldr	r2, [r3, #20]
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 85


1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
 413              		.loc 2 1605 0
 414 003a 0122     		movs	r2, #1
 415 003c 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 416              		.loc 2 1608 0
 417 003e 5B69     		ldr	r3, [r3, #20]
 418              	.LVL36:
 419              	.LBE79:
 420              	.LBE78:
 167:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Pin_AnyMotion_INT_PORT, Pin_AnyMotion_INT_NUM);
 168:main_cm4.c    ****     NVIC_ClearPendingIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 421              		.loc 1 168 0
 422 0040 294B     		ldr	r3, .L24+4
 423 0042 B3F90030 		ldrsh	r3, [r3]
 424              	.LVL37:
 425              	.LBB80:
 426              	.LBB81:
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 86


1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 427              		.loc 4 1768 0
 428 0046 002B     		cmp	r3, #0
 429 0048 09DB     		blt	.L19
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 430              		.loc 4 1770 0
 431 004a 5A09     		lsrs	r2, r3, #5
 432 004c 03F01F03 		and	r3, r3, #31
 433              	.LVL38:
 434 0050 0121     		movs	r1, #1
 435 0052 01FA03F3 		lsl	r3, r1, r3
 436 0056 6032     		adds	r2, r2, #96
 437 0058 2449     		ldr	r1, .L24+8
 438 005a 41F82230 		str	r3, [r1, r2, lsl #2]
 439              	.L19:
 440              	.LVL39:
 441              	.LBE81:
 442              	.LBE80:
 169:main_cm4.c    ****     
 170:main_cm4.c    ****     Cy_SysInt_Init(&SW2_isr_cfg, isr_SW2);
 443              		.loc 1 170 0
 444 005e 254C     		ldr	r4, .L24+16
 445 0060 2549     		ldr	r1, .L24+20
 446 0062 2046     		mov	r0, r4
 447 0064 FFF7FEFF 		bl	Cy_SysInt_Init
 448              	.LVL40:
 171:main_cm4.c    ****     NVIC_ClearPendingIRQ(SW2_isr_cfg.intrSrc);
 449              		.loc 1 171 0
 450 0068 B4F90030 		ldrsh	r3, [r4]
 451              	.LVL41:
 452              	.LBB82:
 453              	.LBB83:
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 454              		.loc 4 1768 0
 455 006c 002B     		cmp	r3, #0
 456 006e 08DB     		blt	.L20
 457              		.loc 4 1770 0
 458 0070 5A09     		lsrs	r2, r3, #5
 459 0072 03F01F00 		and	r0, r3, #31
 460 0076 0121     		movs	r1, #1
 461 0078 8140     		lsls	r1, r1, r0
 462 007a 6032     		adds	r2, r2, #96
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 87


 463 007c 1B48     		ldr	r0, .L24+8
 464 007e 40F82210 		str	r1, [r0, r2, lsl #2]
 465              	.L20:
 466              	.LVL42:
 467              	.LBE83:
 468              	.LBE82:
 469              	.LBB84:
 470              	.LBB85:
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 471              		.loc 4 1679 0
 472 0082 002B     		cmp	r3, #0
 473 0084 08DB     		blt	.L21
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 474              		.loc 4 1681 0
 475 0086 5909     		lsrs	r1, r3, #5
 476 0088 03F01F03 		and	r3, r3, #31
 477              	.LVL43:
 478 008c 0122     		movs	r2, #1
 479 008e 02FA03F3 		lsl	r3, r2, r3
 480 0092 164A     		ldr	r2, .L24+8
 481 0094 42F82130 		str	r3, [r2, r1, lsl #2]
 482              	.L21:
 483              	.LVL44:
 484              	.LBE85:
 485              	.LBE84:
 172:main_cm4.c    ****     NVIC_EnableIRQ(SW2_isr_cfg.intrSrc);
 173:main_cm4.c    ****     
 174:main_cm4.c    ****     CapSense_Start();
 486              		.loc 1 174 0
 487 0098 FFF7FEFF 		bl	CapSense_Start
 488              	.LVL45:
 175:main_cm4.c    **** 
 176:main_cm4.c    ****     GUI_Init();
 489              		.loc 1 176 0
 490 009c FFF7FEFF 		bl	GUI_Init
 491              	.LVL46:
 177:main_cm4.c    ****     Cy_EINK_Start(20);
 492              		.loc 1 177 0
 493 00a0 1420     		movs	r0, #20
 494 00a2 FFF7FEFF 		bl	Cy_EINK_Start
 495              	.LVL47:
 178:main_cm4.c    ****     Cy_EINK_Power(1);
 496              		.loc 1 178 0
 497 00a6 0120     		movs	r0, #1
 498 00a8 FFF7FEFF 		bl	Cy_EINK_Power
 499              	.LVL48:
 179:main_cm4.c    ****     
 180:main_cm4.c    ****     GUI_SetPenSize(1);
 500              		.loc 1 180 0
 501 00ac 0120     		movs	r0, #1
 502 00ae FFF7FEFF 		bl	GUI_SetPenSize
 503              	.LVL49:
 181:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 504              		.loc 1 181 0
 505 00b2 0020     		movs	r0, #0
 506 00b4 FFF7FEFF 		bl	GUI_SetColor
 507              	.LVL50:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 88


 182:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 508              		.loc 1 182 0
 509 00b8 6FF07F40 		mvn	r0, #-16777216
 510 00bc FFF7FEFF 		bl	GUI_SetBkColor
 511              	.LVL51:
 183:main_cm4.c    ****     GUI_Clear();
 512              		.loc 1 183 0
 513 00c0 FFF7FEFF 		bl	GUI_Clear
 514              	.LVL52:
 184:main_cm4.c    ****    
 185:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 515              		.loc 1 185 0
 516 00c4 0121     		movs	r1, #1
 517 00c6 0846     		mov	r0, r1
 518 00c8 FFF7FEFF 		bl	UpdateDisplay
 519              	.LVL53:
 186:main_cm4.c    ****     
 187:main_cm4.c    ****     xTaskCreate(Task_principal, "Task Principal", configMINIMAL_STACK_SIZE, NULL,configMAX_PRIORITI
 520              		.loc 1 187 0
 521 00cc 0023     		movs	r3, #0
 522 00ce 0193     		str	r3, [sp, #4]
 523 00d0 0622     		movs	r2, #6
 524 00d2 0092     		str	r2, [sp]
 525 00d4 8022     		movs	r2, #128
 526 00d6 0949     		ldr	r1, .L24+24
 527 00d8 0948     		ldr	r0, .L24+28
 528 00da FFF7FEFF 		bl	xTaskCreate
 529              	.LVL54:
 188:main_cm4.c    **** 	vTaskStartScheduler();
 530              		.loc 1 188 0
 531 00de FFF7FEFF 		bl	vTaskStartScheduler
 532              	.LVL55:
 533              	.L22:
 534 00e2 FEE7     		b	.L22
 535              	.L25:
 536              		.align	2
 537              	.L24:
 538 00e4 80043240 		.word	1077019776
 539 00e8 00000000 		.word	SysInt_AnyMotionINT_cfg
 540 00ec 00E100E0 		.word	-536813312
 541 00f0 80063240 		.word	1077020288
 542 00f4 00000000 		.word	SW2_isr_cfg
 543 00f8 00000000 		.word	isr_SW2
 544 00fc 00000000 		.word	.LC0
 545 0100 00000000 		.word	Task_principal
 546              		.cfi_endproc
 547              	.LFE661:
 548              		.size	main, .-main
 549              		.global	FLAG_modif
 550              		.global	FLAG_menu
 551              		.global	FLAG_option
 552              		.global	FLAG_RED
 553              		.global	data
 554              		.comm	RED_data,8000,4
 555              		.comm	IR_data,8000,4
 556              		.comm	xSemaphoreI2C_BMI,4,4
 557              		.comm	xSemaphoreI2C_MAX,4,4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 89


 558              		.data
 559              		.align	2
 560              		.set	.LANCHOR1,. + 0
 561              		.type	FLAG_option, %object
 562              		.size	FLAG_option, 4
 563              	FLAG_option:
 564 0000 01000000 		.word	1
 565              		.type	FLAG_RED, %object
 566              		.size	FLAG_RED, 4
 567              	FLAG_RED:
 568 0004 01000000 		.word	1
 569              		.section	.rodata.str1.4,"aMS",%progbits,1
 570              		.align	2
 571              	.LC0:
 572 0000 5461736B 		.ascii	"Task Principal\000"
 572      20507269 
 572      6E636970 
 572      616C00
 573              		.bss
 574              		.align	2
 575              		.set	.LANCHOR0,. + 0
 576              		.type	FLAG_menu, %object
 577              		.size	FLAG_menu, 4
 578              	FLAG_menu:
 579 0000 00000000 		.space	4
 580              		.type	FLAG_modif, %object
 581              		.size	FLAG_modif, 4
 582              	FLAG_modif:
 583 0004 00000000 		.space	4
 584              		.type	data, %object
 585              		.size	data, 1
 586              	data:
 587 0008 00       		.space	1
 588              		.text
 589              	.Letext0:
 590              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 591              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 592              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 593              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 594              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 595              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 596              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 597              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 598              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 599              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 600              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 601              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 602              		.file 17 ".\\eInk Library/cy_eink_library.h"
 603              		.file 18 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 604              		.file 19 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 605              		.file 20 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 606              		.file 21 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 607              		.file 22 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 608              		.file 23 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 609              		.file 24 "Generated_Source\\PSoC6/UART.h"
 610              		.file 25 "Generated_Source\\PSoC6/MAX_I2C.h"
 611              		.file 26 "Generated_Source\\PSoC6/BMI_I2C.h"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 90


 612              		.file 27 "communication.h"
 613              		.file 28 "interface.h"
 614              		.file 29 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 615              		.file 30 "Generated_Source\\PSoC6/CapSense_Control.h"
 616              		.file 31 "Generated_Source\\PSoC6/CapSense_Structure.h"
 617              		.file 32 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 618              		.file 33 "Generated_Source\\PSoC6\\pdl\\middleware/emWin/code/include/GUI.h"
 619              		.section	.debug_info,"",%progbits
 620              	.Ldebug_info0:
 621 0000 C4180000 		.4byte	0x18c4
 622 0004 0400     		.2byte	0x4
 623 0006 00000000 		.4byte	.Ldebug_abbrev0
 624 000a 04       		.byte	0x4
 625 000b 01       		.uleb128 0x1
 626 000c 82050000 		.4byte	.LASF455
 627 0010 0C       		.byte	0xc
 628 0011 C0000000 		.4byte	.LASF456
 629 0015 DF1C0000 		.4byte	.LASF457
 630 0019 00000000 		.4byte	.Ldebug_ranges0+0
 631 001d 00000000 		.4byte	0
 632 0021 00000000 		.4byte	.Ldebug_line0
 633 0025 02       		.uleb128 0x2
 634 0026 02       		.byte	0x2
 635 0027 E6030000 		.4byte	0x3e6
 636 002b 05       		.byte	0x5
 637 002c 24       		.byte	0x24
 638 002d E6030000 		.4byte	0x3e6
 639 0031 03       		.uleb128 0x3
 640 0032 BC1C0000 		.4byte	.LASF0
 641 0036 71       		.sleb128 -15
 642 0037 03       		.uleb128 0x3
 643 0038 CF160000 		.4byte	.LASF1
 644 003c 72       		.sleb128 -14
 645 003d 03       		.uleb128 0x3
 646 003e 971D0000 		.4byte	.LASF2
 647 0042 73       		.sleb128 -13
 648 0043 03       		.uleb128 0x3
 649 0044 D0060000 		.4byte	.LASF3
 650 0048 74       		.sleb128 -12
 651 0049 03       		.uleb128 0x3
 652 004a 9F110000 		.4byte	.LASF4
 653 004e 75       		.sleb128 -11
 654 004f 03       		.uleb128 0x3
 655 0050 FB1A0000 		.4byte	.LASF5
 656 0054 76       		.sleb128 -10
 657 0055 03       		.uleb128 0x3
 658 0056 8D1B0000 		.4byte	.LASF6
 659 005a 7B       		.sleb128 -5
 660 005b 03       		.uleb128 0x3
 661 005c CD1A0000 		.4byte	.LASF7
 662 0060 7C       		.sleb128 -4
 663 0061 03       		.uleb128 0x3
 664 0062 1E120000 		.4byte	.LASF8
 665 0066 7E       		.sleb128 -2
 666 0067 03       		.uleb128 0x3
 667 0068 A5190000 		.4byte	.LASF9
 668 006c 7F       		.sleb128 -1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 91


 669 006d 04       		.uleb128 0x4
 670 006e 071F0000 		.4byte	.LASF10
 671 0072 00       		.byte	0
 672 0073 04       		.uleb128 0x4
 673 0074 991B0000 		.4byte	.LASF11
 674 0078 01       		.byte	0x1
 675 0079 04       		.uleb128 0x4
 676 007a C0030000 		.4byte	.LASF12
 677 007e 02       		.byte	0x2
 678 007f 04       		.uleb128 0x4
 679 0080 7B180000 		.4byte	.LASF13
 680 0084 03       		.byte	0x3
 681 0085 04       		.uleb128 0x4
 682 0086 360D0000 		.4byte	.LASF14
 683 008a 04       		.byte	0x4
 684 008b 04       		.uleb128 0x4
 685 008c E0170000 		.4byte	.LASF15
 686 0090 05       		.byte	0x5
 687 0091 04       		.uleb128 0x4
 688 0092 99080000 		.4byte	.LASF16
 689 0096 06       		.byte	0x6
 690 0097 04       		.uleb128 0x4
 691 0098 DF1A0000 		.4byte	.LASF17
 692 009c 07       		.byte	0x7
 693 009d 04       		.uleb128 0x4
 694 009e 19180000 		.4byte	.LASF18
 695 00a2 08       		.byte	0x8
 696 00a3 04       		.uleb128 0x4
 697 00a4 A90C0000 		.4byte	.LASF19
 698 00a8 09       		.byte	0x9
 699 00a9 04       		.uleb128 0x4
 700 00aa 520D0000 		.4byte	.LASF20
 701 00ae 0A       		.byte	0xa
 702 00af 04       		.uleb128 0x4
 703 00b0 310A0000 		.4byte	.LASF21
 704 00b4 0B       		.byte	0xb
 705 00b5 04       		.uleb128 0x4
 706 00b6 11160000 		.4byte	.LASF22
 707 00ba 0C       		.byte	0xc
 708 00bb 04       		.uleb128 0x4
 709 00bc 67070000 		.4byte	.LASF23
 710 00c0 0D       		.byte	0xd
 711 00c1 04       		.uleb128 0x4
 712 00c2 A0170000 		.4byte	.LASF24
 713 00c6 0E       		.byte	0xe
 714 00c7 04       		.uleb128 0x4
 715 00c8 27040000 		.4byte	.LASF25
 716 00cc 0F       		.byte	0xf
 717 00cd 04       		.uleb128 0x4
 718 00ce 871C0000 		.4byte	.LASF26
 719 00d2 10       		.byte	0x10
 720 00d3 04       		.uleb128 0x4
 721 00d4 81040000 		.4byte	.LASF27
 722 00d8 11       		.byte	0x11
 723 00d9 04       		.uleb128 0x4
 724 00da BB060000 		.4byte	.LASF28
 725 00de 12       		.byte	0x12
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 92


 726 00df 04       		.uleb128 0x4
 727 00e0 00100000 		.4byte	.LASF29
 728 00e4 13       		.byte	0x13
 729 00e5 04       		.uleb128 0x4
 730 00e6 9E030000 		.4byte	.LASF30
 731 00ea 14       		.byte	0x14
 732 00eb 04       		.uleb128 0x4
 733 00ec C11F0000 		.4byte	.LASF31
 734 00f0 15       		.byte	0x15
 735 00f1 04       		.uleb128 0x4
 736 00f2 AC0D0000 		.4byte	.LASF32
 737 00f6 16       		.byte	0x16
 738 00f7 04       		.uleb128 0x4
 739 00f8 38030000 		.4byte	.LASF33
 740 00fc 17       		.byte	0x17
 741 00fd 04       		.uleb128 0x4
 742 00fe 2E160000 		.4byte	.LASF34
 743 0102 18       		.byte	0x18
 744 0103 04       		.uleb128 0x4
 745 0104 04110000 		.4byte	.LASF35
 746 0108 19       		.byte	0x19
 747 0109 04       		.uleb128 0x4
 748 010a D5140000 		.4byte	.LASF36
 749 010e 1A       		.byte	0x1a
 750 010f 04       		.uleb128 0x4
 751 0110 0D0B0000 		.4byte	.LASF37
 752 0114 1B       		.byte	0x1b
 753 0115 04       		.uleb128 0x4
 754 0116 6C200000 		.4byte	.LASF38
 755 011a 1C       		.byte	0x1c
 756 011b 04       		.uleb128 0x4
 757 011c 09020000 		.4byte	.LASF39
 758 0120 1D       		.byte	0x1d
 759 0121 04       		.uleb128 0x4
 760 0122 46100000 		.4byte	.LASF40
 761 0126 1E       		.byte	0x1e
 762 0127 04       		.uleb128 0x4
 763 0128 2F0E0000 		.4byte	.LASF41
 764 012c 1F       		.byte	0x1f
 765 012d 04       		.uleb128 0x4
 766 012e E8100000 		.4byte	.LASF42
 767 0132 20       		.byte	0x20
 768 0133 04       		.uleb128 0x4
 769 0134 690A0000 		.4byte	.LASF43
 770 0138 21       		.byte	0x21
 771 0139 04       		.uleb128 0x4
 772 013a 761E0000 		.4byte	.LASF44
 773 013e 22       		.byte	0x22
 774 013f 04       		.uleb128 0x4
 775 0140 D40E0000 		.4byte	.LASF45
 776 0144 23       		.byte	0x23
 777 0145 04       		.uleb128 0x4
 778 0146 60020000 		.4byte	.LASF46
 779 014a 24       		.byte	0x24
 780 014b 04       		.uleb128 0x4
 781 014c 83170000 		.4byte	.LASF47
 782 0150 25       		.byte	0x25
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 93


 783 0151 04       		.uleb128 0x4
 784 0152 07090000 		.4byte	.LASF48
 785 0156 26       		.byte	0x26
 786 0157 04       		.uleb128 0x4
 787 0158 9F1C0000 		.4byte	.LASF49
 788 015c 27       		.byte	0x27
 789 015d 04       		.uleb128 0x4
 790 015e 62110000 		.4byte	.LASF50
 791 0162 28       		.byte	0x28
 792 0163 04       		.uleb128 0x4
 793 0164 AA090000 		.4byte	.LASF51
 794 0168 29       		.byte	0x29
 795 0169 04       		.uleb128 0x4
 796 016a 40120000 		.4byte	.LASF52
 797 016e 2A       		.byte	0x2a
 798 016f 04       		.uleb128 0x4
 799 0170 5C180000 		.4byte	.LASF53
 800 0174 2B       		.byte	0x2b
 801 0175 04       		.uleb128 0x4
 802 0176 5C010000 		.4byte	.LASF54
 803 017a 2C       		.byte	0x2c
 804 017b 04       		.uleb128 0x4
 805 017c BD170000 		.4byte	.LASF55
 806 0180 2D       		.byte	0x2d
 807 0181 04       		.uleb128 0x4
 808 0182 43110000 		.4byte	.LASF56
 809 0186 2E       		.byte	0x2e
 810 0187 04       		.uleb128 0x4
 811 0188 3E1A0000 		.4byte	.LASF57
 812 018c 2F       		.byte	0x2f
 813 018d 04       		.uleb128 0x4
 814 018e A8200000 		.4byte	.LASF58
 815 0192 30       		.byte	0x30
 816 0193 04       		.uleb128 0x4
 817 0194 A41E0000 		.4byte	.LASF59
 818 0198 31       		.byte	0x31
 819 0199 04       		.uleb128 0x4
 820 019a 4F190000 		.4byte	.LASF60
 821 019e 32       		.byte	0x32
 822 019f 04       		.uleb128 0x4
 823 01a0 1E0C0000 		.4byte	.LASF61
 824 01a4 33       		.byte	0x33
 825 01a5 04       		.uleb128 0x4
 826 01a6 16000000 		.4byte	.LASF62
 827 01aa 34       		.byte	0x34
 828 01ab 04       		.uleb128 0x4
 829 01ac F7120000 		.4byte	.LASF63
 830 01b0 35       		.byte	0x35
 831 01b1 04       		.uleb128 0x4
 832 01b2 CE070000 		.4byte	.LASF64
 833 01b6 36       		.byte	0x36
 834 01b7 04       		.uleb128 0x4
 835 01b8 1C1C0000 		.4byte	.LASF65
 836 01bc 37       		.byte	0x37
 837 01bd 04       		.uleb128 0x4
 838 01be 1A0D0000 		.4byte	.LASF66
 839 01c2 38       		.byte	0x38
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 94


 840 01c3 04       		.uleb128 0x4
 841 01c4 11010000 		.4byte	.LASF67
 842 01c8 39       		.byte	0x39
 843 01c9 04       		.uleb128 0x4
 844 01ca 720C0000 		.4byte	.LASF68
 845 01ce 3A       		.byte	0x3a
 846 01cf 04       		.uleb128 0x4
 847 01d0 6F0D0000 		.4byte	.LASF69
 848 01d4 3B       		.byte	0x3b
 849 01d5 04       		.uleb128 0x4
 850 01d6 550C0000 		.4byte	.LASF70
 851 01da 3C       		.byte	0x3c
 852 01db 04       		.uleb128 0x4
 853 01dc 2D1F0000 		.4byte	.LASF71
 854 01e0 3D       		.byte	0x3d
 855 01e1 04       		.uleb128 0x4
 856 01e2 42130000 		.4byte	.LASF72
 857 01e6 3E       		.byte	0x3e
 858 01e7 04       		.uleb128 0x4
 859 01e8 E3030000 		.4byte	.LASF73
 860 01ec 3F       		.byte	0x3f
 861 01ed 04       		.uleb128 0x4
 862 01ee 97180000 		.4byte	.LASF74
 863 01f2 40       		.byte	0x40
 864 01f3 04       		.uleb128 0x4
 865 01f4 4F140000 		.4byte	.LASF75
 866 01f8 41       		.byte	0x41
 867 01f9 04       		.uleb128 0x4
 868 01fa 02030000 		.4byte	.LASF76
 869 01fe 42       		.byte	0x42
 870 01ff 04       		.uleb128 0x4
 871 0200 BF190000 		.4byte	.LASF77
 872 0204 43       		.byte	0x43
 873 0205 04       		.uleb128 0x4
 874 0206 5C0E0000 		.4byte	.LASF78
 875 020a 44       		.byte	0x44
 876 020b 04       		.uleb128 0x4
 877 020c 8B1F0000 		.4byte	.LASF79
 878 0210 45       		.byte	0x45
 879 0211 04       		.uleb128 0x4
 880 0212 5F130000 		.4byte	.LASF80
 881 0216 46       		.byte	0x46
 882 0217 04       		.uleb128 0x4
 883 0218 601D0000 		.4byte	.LASF81
 884 021c 47       		.byte	0x47
 885 021d 04       		.uleb128 0x4
 886 021e 3E200000 		.4byte	.LASF82
 887 0222 48       		.byte	0x48
 888 0223 04       		.uleb128 0x4
 889 0224 DE0D0000 		.4byte	.LASF83
 890 0228 49       		.byte	0x49
 891 0229 04       		.uleb128 0x4
 892 022a 690B0000 		.4byte	.LASF84
 893 022e 4A       		.byte	0x4a
 894 022f 04       		.uleb128 0x4
 895 0230 AF120000 		.4byte	.LASF85
 896 0234 4B       		.byte	0x4b
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 95


 897 0235 04       		.uleb128 0x4
 898 0236 7B130000 		.4byte	.LASF86
 899 023a 4C       		.byte	0x4c
 900 023b 04       		.uleb128 0x4
 901 023c 65080000 		.4byte	.LASF87
 902 0240 4D       		.byte	0x4d
 903 0241 04       		.uleb128 0x4
 904 0242 FC170000 		.4byte	.LASF88
 905 0246 4E       		.byte	0x4e
 906 0247 04       		.uleb128 0x4
 907 0248 FA0D0000 		.4byte	.LASF89
 908 024c 4F       		.byte	0x4f
 909 024d 04       		.uleb128 0x4
 910 024e D4010000 		.4byte	.LASF90
 911 0252 50       		.byte	0x50
 912 0253 04       		.uleb128 0x4
 913 0254 7D160000 		.4byte	.LASF91
 914 0258 51       		.byte	0x51
 915 0259 04       		.uleb128 0x4
 916 025a D61B0000 		.4byte	.LASF92
 917 025e 52       		.byte	0x52
 918 025f 04       		.uleb128 0x4
 919 0260 BF1E0000 		.4byte	.LASF93
 920 0264 53       		.byte	0x53
 921 0265 04       		.uleb128 0x4
 922 0266 E81F0000 		.4byte	.LASF94
 923 026a 54       		.byte	0x54
 924 026b 04       		.uleb128 0x4
 925 026c F10E0000 		.4byte	.LASF95
 926 0270 55       		.byte	0x55
 927 0271 04       		.uleb128 0x4
 928 0272 8F120000 		.4byte	.LASF96
 929 0276 56       		.byte	0x56
 930 0277 04       		.uleb128 0x4
 931 0278 04200000 		.4byte	.LASF97
 932 027c 57       		.byte	0x57
 933 027d 04       		.uleb128 0x4
 934 027e D1200000 		.4byte	.LASF98
 935 0282 58       		.byte	0x58
 936 0283 04       		.uleb128 0x4
 937 0284 B5140000 		.4byte	.LASF99
 938 0288 59       		.byte	0x59
 939 0289 04       		.uleb128 0x4
 940 028a 24200000 		.4byte	.LASF100
 941 028e 5A       		.byte	0x5a
 942 028f 04       		.uleb128 0x4
 943 0290 29110000 		.4byte	.LASF101
 944 0294 5B       		.byte	0x5b
 945 0295 04       		.uleb128 0x4
 946 0296 3A050000 		.4byte	.LASF102
 947 029a 5C       		.byte	0x5c
 948 029b 04       		.uleb128 0x4
 949 029c 011A0000 		.4byte	.LASF103
 950 02a0 5D       		.byte	0x5d
 951 02a1 04       		.uleb128 0x4
 952 02a2 290B0000 		.4byte	.LASF104
 953 02a6 5E       		.byte	0x5e
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 96


 954 02a7 04       		.uleb128 0x4
 955 02a8 A71F0000 		.4byte	.LASF105
 956 02ac 5F       		.byte	0x5f
 957 02ad 04       		.uleb128 0x4
 958 02ae 98130000 		.4byte	.LASF106
 959 02b2 60       		.byte	0x60
 960 02b3 04       		.uleb128 0x4
 961 02b4 A4040000 		.4byte	.LASF107
 962 02b8 61       		.byte	0x61
 963 02b9 04       		.uleb128 0x4
 964 02ba 0B1B0000 		.4byte	.LASF108
 965 02be 62       		.byte	0x62
 966 02bf 04       		.uleb128 0x4
 967 02c0 EE0B0000 		.4byte	.LASF109
 968 02c4 63       		.byte	0x63
 969 02c5 04       		.uleb128 0x4
 970 02c6 FB200000 		.4byte	.LASF110
 971 02ca 64       		.byte	0x64
 972 02cb 04       		.uleb128 0x4
 973 02cc F1140000 		.4byte	.LASF111
 974 02d0 65       		.byte	0x65
 975 02d1 04       		.uleb128 0x4
 976 02d2 BF090000 		.4byte	.LASF112
 977 02d6 66       		.byte	0x66
 978 02d7 04       		.uleb128 0x4
 979 02d8 8B0B0000 		.4byte	.LASF113
 980 02dc 67       		.byte	0x67
 981 02dd 04       		.uleb128 0x4
 982 02de 310F0000 		.4byte	.LASF114
 983 02e2 68       		.byte	0x68
 984 02e3 04       		.uleb128 0x4
 985 02e4 B1020000 		.4byte	.LASF115
 986 02e8 69       		.byte	0x69
 987 02e9 04       		.uleb128 0x4
 988 02ea 0C140000 		.4byte	.LASF116
 989 02ee 6A       		.byte	0x6a
 990 02ef 04       		.uleb128 0x4
 991 02f0 4E090000 		.4byte	.LASF117
 992 02f4 6B       		.byte	0x6b
 993 02f5 04       		.uleb128 0x4
 994 02f6 4B1E0000 		.4byte	.LASF118
 995 02fa 6C       		.byte	0x6c
 996 02fb 04       		.uleb128 0x4
 997 02fc 55120000 		.4byte	.LASF119
 998 0300 6D       		.byte	0x6d
 999 0301 04       		.uleb128 0x4
 1000 0302 4E0A0000 		.4byte	.LASF120
 1001 0306 6E       		.byte	0x6e
 1002 0307 04       		.uleb128 0x4
 1003 0308 721B0000 		.4byte	.LASF121
 1004 030c 6F       		.byte	0x6f
 1005 030d 04       		.uleb128 0x4
 1006 030e 8E0C0000 		.4byte	.LASF122
 1007 0312 70       		.byte	0x70
 1008 0313 04       		.uleb128 0x4
 1009 0314 88000000 		.4byte	.LASF123
 1010 0318 71       		.byte	0x71
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 97


 1011 0319 04       		.uleb128 0x4
 1012 031a 6F150000 		.4byte	.LASF124
 1013 031e 72       		.byte	0x72
 1014 031f 04       		.uleb128 0x4
 1015 0320 F4060000 		.4byte	.LASF125
 1016 0324 73       		.byte	0x73
 1017 0325 04       		.uleb128 0x4
 1018 0326 B21A0000 		.4byte	.LASF126
 1019 032a 74       		.byte	0x74
 1020 032b 04       		.uleb128 0x4
 1021 032c B40F0000 		.4byte	.LASF127
 1022 0330 75       		.byte	0x75
 1023 0331 04       		.uleb128 0x4
 1024 0332 3E1D0000 		.4byte	.LASF128
 1025 0336 76       		.byte	0x76
 1026 0337 04       		.uleb128 0x4
 1027 0338 66040000 		.4byte	.LASF129
 1028 033c 77       		.byte	0x77
 1029 033d 04       		.uleb128 0x4
 1030 033e 14190000 		.4byte	.LASF130
 1031 0342 78       		.byte	0x78
 1032 0343 04       		.uleb128 0x4
 1033 0344 A20A0000 		.4byte	.LASF131
 1034 0348 79       		.byte	0x79
 1035 0349 04       		.uleb128 0x4
 1036 034a 481C0000 		.4byte	.LASF132
 1037 034e 7A       		.byte	0x7a
 1038 034f 04       		.uleb128 0x4
 1039 0350 F8110000 		.4byte	.LASF133
 1040 0354 7B       		.byte	0x7b
 1041 0355 04       		.uleb128 0x4
 1042 0356 0F070000 		.4byte	.LASF134
 1043 035a 7C       		.byte	0x7c
 1044 035b 04       		.uleb128 0x4
 1045 035c 251B0000 		.4byte	.LASF135
 1046 0360 7D       		.byte	0x7d
 1047 0361 04       		.uleb128 0x4
 1048 0362 080C0000 		.4byte	.LASF136
 1049 0366 7E       		.byte	0x7e
 1050 0367 04       		.uleb128 0x4
 1051 0368 00000000 		.4byte	.LASF137
 1052 036c 7F       		.byte	0x7f
 1053 036d 04       		.uleb128 0x4
 1054 036e 0B150000 		.4byte	.LASF138
 1055 0372 80       		.byte	0x80
 1056 0373 04       		.uleb128 0x4
 1057 0374 9E060000 		.4byte	.LASF139
 1058 0378 81       		.byte	0x81
 1059 0379 04       		.uleb128 0x4
 1060 037a E1020000 		.4byte	.LASF140
 1061 037e 82       		.byte	0x82
 1062 037f 04       		.uleb128 0x4
 1063 0380 4B0F0000 		.4byte	.LASF141
 1064 0384 83       		.byte	0x83
 1065 0385 04       		.uleb128 0x4
 1066 0386 D5000000 		.4byte	.LASF142
 1067 038a 84       		.byte	0x84
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 98


 1068 038b 04       		.uleb128 0x4
 1069 038c F60A0000 		.4byte	.LASF143
 1070 0390 85       		.byte	0x85
 1071 0391 04       		.uleb128 0x4
 1072 0392 8E190000 		.4byte	.LASF144
 1073 0396 86       		.byte	0x86
 1074 0397 04       		.uleb128 0x4
 1075 0398 720F0000 		.4byte	.LASF145
 1076 039c 87       		.byte	0x87
 1077 039d 04       		.uleb128 0x4
 1078 039e 35060000 		.4byte	.LASF146
 1079 03a2 88       		.byte	0x88
 1080 03a3 04       		.uleb128 0x4
 1081 03a4 8A150000 		.4byte	.LASF147
 1082 03a8 89       		.byte	0x89
 1083 03a9 04       		.uleb128 0x4
 1084 03aa CC1D0000 		.4byte	.LASF148
 1085 03ae 8A       		.byte	0x8a
 1086 03af 04       		.uleb128 0x4
 1087 03b0 40040000 		.4byte	.LASF149
 1088 03b4 8B       		.byte	0x8b
 1089 03b5 04       		.uleb128 0x4
 1090 03b6 3A0C0000 		.4byte	.LASF150
 1091 03ba 8C       		.byte	0x8c
 1092 03bb 04       		.uleb128 0x4
 1093 03bc 090A0000 		.4byte	.LASF151
 1094 03c0 8D       		.byte	0x8d
 1095 03c1 04       		.uleb128 0x4
 1096 03c2 47170000 		.4byte	.LASF152
 1097 03c6 8E       		.byte	0x8e
 1098 03c7 04       		.uleb128 0x4
 1099 03c8 2A120000 		.4byte	.LASF153
 1100 03cc 8F       		.byte	0x8f
 1101 03cd 04       		.uleb128 0x4
 1102 03ce 82080000 		.4byte	.LASF154
 1103 03d2 90       		.byte	0x90
 1104 03d3 04       		.uleb128 0x4
 1105 03d4 AF0E0000 		.4byte	.LASF155
 1106 03d8 91       		.byte	0x91
 1107 03d9 04       		.uleb128 0x4
 1108 03da D50B0000 		.4byte	.LASF156
 1109 03de 92       		.byte	0x92
 1110 03df 04       		.uleb128 0x4
 1111 03e0 4B0E0000 		.4byte	.LASF157
 1112 03e4 F0       		.byte	0xf0
 1113 03e5 00       		.byte	0
 1114 03e6 05       		.uleb128 0x5
 1115 03e7 02       		.byte	0x2
 1116 03e8 05       		.byte	0x5
 1117 03e9 85120000 		.4byte	.LASF158
 1118 03ed 06       		.uleb128 0x6
 1119 03ee D10A0000 		.4byte	.LASF160
 1120 03f2 05       		.byte	0x5
 1121 03f3 F4       		.byte	0xf4
 1122 03f4 25000000 		.4byte	0x25
 1123 03f8 05       		.uleb128 0x5
 1124 03f9 01       		.byte	0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 99


 1125 03fa 06       		.byte	0x6
 1126 03fb B91D0000 		.4byte	.LASF159
 1127 03ff 06       		.uleb128 0x6
 1128 0400 52180000 		.4byte	.LASF161
 1129 0404 06       		.byte	0x6
 1130 0405 1D       		.byte	0x1d
 1131 0406 0A040000 		.4byte	0x40a
 1132 040a 05       		.uleb128 0x5
 1133 040b 01       		.byte	0x1
 1134 040c 08       		.byte	0x8
 1135 040d 3B1B0000 		.4byte	.LASF162
 1136 0411 06       		.uleb128 0x6
 1137 0412 7F110000 		.4byte	.LASF163
 1138 0416 06       		.byte	0x6
 1139 0417 29       		.byte	0x29
 1140 0418 E6030000 		.4byte	0x3e6
 1141 041c 06       		.uleb128 0x6
 1142 041d 050D0000 		.4byte	.LASF164
 1143 0421 06       		.byte	0x6
 1144 0422 2B       		.byte	0x2b
 1145 0423 27040000 		.4byte	0x427
 1146 0427 05       		.uleb128 0x5
 1147 0428 02       		.byte	0x2
 1148 0429 07       		.byte	0x7
 1149 042a 26140000 		.4byte	.LASF165
 1150 042e 06       		.uleb128 0x6
 1151 042f 2E030000 		.4byte	.LASF166
 1152 0433 06       		.byte	0x6
 1153 0434 3F       		.byte	0x3f
 1154 0435 39040000 		.4byte	0x439
 1155 0439 05       		.uleb128 0x5
 1156 043a 04       		.byte	0x4
 1157 043b 05       		.byte	0x5
 1158 043c 74160000 		.4byte	.LASF167
 1159 0440 06       		.uleb128 0x6
 1160 0441 491B0000 		.4byte	.LASF168
 1161 0445 06       		.byte	0x6
 1162 0446 41       		.byte	0x41
 1163 0447 4B040000 		.4byte	0x44b
 1164 044b 05       		.uleb128 0x5
 1165 044c 04       		.byte	0x4
 1166 044d 07       		.byte	0x7
 1167 044e DB190000 		.4byte	.LASF169
 1168 0452 05       		.uleb128 0x5
 1169 0453 08       		.byte	0x8
 1170 0454 05       		.byte	0x5
 1171 0455 B8100000 		.4byte	.LASF170
 1172 0459 05       		.uleb128 0x5
 1173 045a 08       		.byte	0x8
 1174 045b 07       		.byte	0x7
 1175 045c AF070000 		.4byte	.LASF171
 1176 0460 07       		.uleb128 0x7
 1177 0461 04       		.byte	0x4
 1178 0462 05       		.byte	0x5
 1179 0463 696E7400 		.ascii	"int\000"
 1180 0467 05       		.uleb128 0x5
 1181 0468 04       		.byte	0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 100


 1182 0469 07       		.byte	0x7
 1183 046a 35020000 		.4byte	.LASF172
 1184 046e 06       		.uleb128 0x6
 1185 046f 890F0000 		.4byte	.LASF173
 1186 0473 07       		.byte	0x7
 1187 0474 18       		.byte	0x18
 1188 0475 FF030000 		.4byte	0x3ff
 1189 0479 06       		.uleb128 0x6
 1190 047a 4A080000 		.4byte	.LASF174
 1191 047e 07       		.byte	0x7
 1192 047f 20       		.byte	0x20
 1193 0480 11040000 		.4byte	0x411
 1194 0484 06       		.uleb128 0x6
 1195 0485 6C140000 		.4byte	.LASF175
 1196 0489 07       		.byte	0x7
 1197 048a 24       		.byte	0x24
 1198 048b 1C040000 		.4byte	0x41c
 1199 048f 06       		.uleb128 0x6
 1200 0490 531A0000 		.4byte	.LASF176
 1201 0494 07       		.byte	0x7
 1202 0495 2C       		.byte	0x2c
 1203 0496 2E040000 		.4byte	0x42e
 1204 049a 06       		.uleb128 0x6
 1205 049b 36070000 		.4byte	.LASF177
 1206 049f 07       		.byte	0x7
 1207 04a0 30       		.byte	0x30
 1208 04a1 40040000 		.4byte	0x440
 1209 04a5 08       		.uleb128 0x8
 1210 04a6 040E     		.2byte	0xe04
 1211 04a8 04       		.byte	0x4
 1212 04a9 9601     		.2byte	0x196
 1213 04ab 61050000 		.4byte	0x561
 1214 04af 09       		.uleb128 0x9
 1215 04b0 A5070000 		.4byte	.LASF178
 1216 04b4 04       		.byte	0x4
 1217 04b5 9801     		.2byte	0x198
 1218 04b7 7D050000 		.4byte	0x57d
 1219 04bb 00       		.byte	0
 1220 04bc 09       		.uleb128 0x9
 1221 04bd CD150000 		.4byte	.LASF179
 1222 04c1 04       		.byte	0x4
 1223 04c2 9901     		.2byte	0x199
 1224 04c4 82050000 		.4byte	0x582
 1225 04c8 20       		.byte	0x20
 1226 04c9 09       		.uleb128 0x9
 1227 04ca 3D1C0000 		.4byte	.LASF180
 1228 04ce 04       		.byte	0x4
 1229 04cf 9A01     		.2byte	0x19a
 1230 04d1 92050000 		.4byte	0x592
 1231 04d5 80       		.byte	0x80
 1232 04d6 09       		.uleb128 0x9
 1233 04d7 15080000 		.4byte	.LASF181
 1234 04db 04       		.byte	0x4
 1235 04dc 9B01     		.2byte	0x19b
 1236 04de 82050000 		.4byte	0x582
 1237 04e2 A0       		.byte	0xa0
 1238 04e3 0A       		.uleb128 0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 101


 1239 04e4 9F1E0000 		.4byte	.LASF182
 1240 04e8 04       		.byte	0x4
 1241 04e9 9C01     		.2byte	0x19c
 1242 04eb 97050000 		.4byte	0x597
 1243 04ef 0001     		.2byte	0x100
 1244 04f1 0A       		.uleb128 0xa
 1245 04f2 E9150000 		.4byte	.LASF183
 1246 04f6 04       		.byte	0x4
 1247 04f7 9D01     		.2byte	0x19d
 1248 04f9 82050000 		.4byte	0x582
 1249 04fd 2001     		.2byte	0x120
 1250 04ff 0A       		.uleb128 0xa
 1251 0500 3D130000 		.4byte	.LASF184
 1252 0504 04       		.byte	0x4
 1253 0505 9E01     		.2byte	0x19e
 1254 0507 9C050000 		.4byte	0x59c
 1255 050b 8001     		.2byte	0x180
 1256 050d 0A       		.uleb128 0xa
 1257 050e F3150000 		.4byte	.LASF185
 1258 0512 04       		.byte	0x4
 1259 0513 9F01     		.2byte	0x19f
 1260 0515 82050000 		.4byte	0x582
 1261 0519 A001     		.2byte	0x1a0
 1262 051b 0A       		.uleb128 0xa
 1263 051c 6A1C0000 		.4byte	.LASF186
 1264 0520 04       		.byte	0x4
 1265 0521 A001     		.2byte	0x1a0
 1266 0523 A1050000 		.4byte	0x5a1
 1267 0527 0002     		.2byte	0x200
 1268 0529 0A       		.uleb128 0xa
 1269 052a FD150000 		.4byte	.LASF187
 1270 052e 04       		.byte	0x4
 1271 052f A101     		.2byte	0x1a1
 1272 0531 A6050000 		.4byte	0x5a6
 1273 0535 2002     		.2byte	0x220
 1274 0537 0B       		.uleb128 0xb
 1275 0538 495000   		.ascii	"IP\000"
 1276 053b 04       		.byte	0x4
 1277 053c A201     		.2byte	0x1a2
 1278 053e CB050000 		.4byte	0x5cb
 1279 0542 0003     		.2byte	0x300
 1280 0544 0A       		.uleb128 0xa
 1281 0545 07160000 		.4byte	.LASF188
 1282 0549 04       		.byte	0x4
 1283 054a A301     		.2byte	0x1a3
 1284 054c D0050000 		.4byte	0x5d0
 1285 0550 F003     		.2byte	0x3f0
 1286 0552 0A       		.uleb128 0xa
 1287 0553 21150000 		.4byte	.LASF189
 1288 0557 04       		.byte	0x4
 1289 0558 A401     		.2byte	0x1a4
 1290 055a 78050000 		.4byte	0x578
 1291 055e 000E     		.2byte	0xe00
 1292 0560 00       		.byte	0
 1293 0561 0C       		.uleb128 0xc
 1294 0562 78050000 		.4byte	0x578
 1295 0566 71050000 		.4byte	0x571
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 102


 1296 056a 0D       		.uleb128 0xd
 1297 056b 71050000 		.4byte	0x571
 1298 056f 07       		.byte	0x7
 1299 0570 00       		.byte	0
 1300 0571 05       		.uleb128 0x5
 1301 0572 04       		.byte	0x4
 1302 0573 07       		.byte	0x7
 1303 0574 A1150000 		.4byte	.LASF190
 1304 0578 0E       		.uleb128 0xe
 1305 0579 9A040000 		.4byte	0x49a
 1306 057d 0E       		.uleb128 0xe
 1307 057e 61050000 		.4byte	0x561
 1308 0582 0C       		.uleb128 0xc
 1309 0583 9A040000 		.4byte	0x49a
 1310 0587 92050000 		.4byte	0x592
 1311 058b 0D       		.uleb128 0xd
 1312 058c 71050000 		.4byte	0x571
 1313 0590 17       		.byte	0x17
 1314 0591 00       		.byte	0
 1315 0592 0E       		.uleb128 0xe
 1316 0593 61050000 		.4byte	0x561
 1317 0597 0E       		.uleb128 0xe
 1318 0598 61050000 		.4byte	0x561
 1319 059c 0E       		.uleb128 0xe
 1320 059d 61050000 		.4byte	0x561
 1321 05a1 0E       		.uleb128 0xe
 1322 05a2 61050000 		.4byte	0x561
 1323 05a6 0C       		.uleb128 0xc
 1324 05a7 9A040000 		.4byte	0x49a
 1325 05ab B6050000 		.4byte	0x5b6
 1326 05af 0D       		.uleb128 0xd
 1327 05b0 71050000 		.4byte	0x571
 1328 05b4 37       		.byte	0x37
 1329 05b5 00       		.byte	0
 1330 05b6 0C       		.uleb128 0xc
 1331 05b7 C6050000 		.4byte	0x5c6
 1332 05bb C6050000 		.4byte	0x5c6
 1333 05bf 0D       		.uleb128 0xd
 1334 05c0 71050000 		.4byte	0x571
 1335 05c4 EF       		.byte	0xef
 1336 05c5 00       		.byte	0
 1337 05c6 0E       		.uleb128 0xe
 1338 05c7 6E040000 		.4byte	0x46e
 1339 05cb 0E       		.uleb128 0xe
 1340 05cc B6050000 		.4byte	0x5b6
 1341 05d0 0C       		.uleb128 0xc
 1342 05d1 9A040000 		.4byte	0x49a
 1343 05d5 E1050000 		.4byte	0x5e1
 1344 05d9 0F       		.uleb128 0xf
 1345 05da 71050000 		.4byte	0x571
 1346 05de 8302     		.2byte	0x283
 1347 05e0 00       		.byte	0
 1348 05e1 10       		.uleb128 0x10
 1349 05e2 71180000 		.4byte	.LASF191
 1350 05e6 04       		.byte	0x4
 1351 05e7 A501     		.2byte	0x1a5
 1352 05e9 A5040000 		.4byte	0x4a5
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 103


 1353 05ed 11       		.uleb128 0x11
 1354 05ee 78050000 		.4byte	0x578
 1355 05f2 0C       		.uleb128 0xc
 1356 05f3 ED050000 		.4byte	0x5ed
 1357 05f7 02060000 		.4byte	0x602
 1358 05fb 0D       		.uleb128 0xd
 1359 05fc 71050000 		.4byte	0x571
 1360 0600 0F       		.byte	0xf
 1361 0601 00       		.byte	0
 1362 0602 12       		.uleb128 0x12
 1363 0603 80       		.byte	0x80
 1364 0604 08       		.byte	0x8
 1365 0605 22       		.byte	0x22
 1366 0606 D6060000 		.4byte	0x6d6
 1367 060a 13       		.uleb128 0x13
 1368 060b 4F555400 		.ascii	"OUT\000"
 1369 060f 08       		.byte	0x8
 1370 0610 23       		.byte	0x23
 1371 0611 78050000 		.4byte	0x578
 1372 0615 00       		.byte	0
 1373 0616 14       		.uleb128 0x14
 1374 0617 36080000 		.4byte	.LASF192
 1375 061b 08       		.byte	0x8
 1376 061c 24       		.byte	0x24
 1377 061d 78050000 		.4byte	0x578
 1378 0621 04       		.byte	0x4
 1379 0622 14       		.uleb128 0x14
 1380 0623 C6070000 		.4byte	.LASF193
 1381 0627 08       		.byte	0x8
 1382 0628 25       		.byte	0x25
 1383 0629 78050000 		.4byte	0x578
 1384 062d 08       		.byte	0x8
 1385 062e 14       		.uleb128 0x14
 1386 062f 35180000 		.4byte	.LASF194
 1387 0633 08       		.byte	0x8
 1388 0634 26       		.byte	0x26
 1389 0635 78050000 		.4byte	0x578
 1390 0639 0C       		.byte	0xc
 1391 063a 13       		.uleb128 0x13
 1392 063b 494E00   		.ascii	"IN\000"
 1393 063e 08       		.byte	0x8
 1394 063f 27       		.byte	0x27
 1395 0640 ED050000 		.4byte	0x5ed
 1396 0644 10       		.byte	0x10
 1397 0645 14       		.uleb128 0x14
 1398 0646 AA070000 		.4byte	.LASF195
 1399 064a 08       		.byte	0x8
 1400 064b 28       		.byte	0x28
 1401 064c 78050000 		.4byte	0x578
 1402 0650 14       		.byte	0x14
 1403 0651 14       		.uleb128 0x14
 1404 0652 100D0000 		.4byte	.LASF196
 1405 0656 08       		.byte	0x8
 1406 0657 29       		.byte	0x29
 1407 0658 78050000 		.4byte	0x578
 1408 065c 18       		.byte	0x18
 1409 065d 14       		.uleb128 0x14
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 104


 1410 065e 2F190000 		.4byte	.LASF197
 1411 0662 08       		.byte	0x8
 1412 0663 2A       		.byte	0x2a
 1413 0664 ED050000 		.4byte	0x5ed
 1414 0668 1C       		.byte	0x1c
 1415 0669 14       		.uleb128 0x14
 1416 066a 090F0000 		.4byte	.LASF198
 1417 066e 08       		.byte	0x8
 1418 066f 2B       		.byte	0x2b
 1419 0670 78050000 		.4byte	0x578
 1420 0674 20       		.byte	0x20
 1421 0675 14       		.uleb128 0x14
 1422 0676 7A170000 		.4byte	.LASF199
 1423 067a 08       		.byte	0x8
 1424 067b 2C       		.byte	0x2c
 1425 067c 78050000 		.4byte	0x578
 1426 0680 24       		.byte	0x24
 1427 0681 13       		.uleb128 0x13
 1428 0682 43464700 		.ascii	"CFG\000"
 1429 0686 08       		.byte	0x8
 1430 0687 2D       		.byte	0x2d
 1431 0688 78050000 		.4byte	0x578
 1432 068c 28       		.byte	0x28
 1433 068d 14       		.uleb128 0x14
 1434 068e B4060000 		.4byte	.LASF200
 1435 0692 08       		.byte	0x8
 1436 0693 2E       		.byte	0x2e
 1437 0694 78050000 		.4byte	0x578
 1438 0698 2C       		.byte	0x2c
 1439 0699 14       		.uleb128 0x14
 1440 069a 8B0A0000 		.4byte	.LASF201
 1441 069e 08       		.byte	0x8
 1442 069f 2F       		.byte	0x2f
 1443 06a0 78050000 		.4byte	0x578
 1444 06a4 30       		.byte	0x30
 1445 06a5 14       		.uleb128 0x14
 1446 06a6 6F1F0000 		.4byte	.LASF202
 1447 06aa 08       		.byte	0x8
 1448 06ab 30       		.byte	0x30
 1449 06ac 78050000 		.4byte	0x578
 1450 06b0 34       		.byte	0x34
 1451 06b1 14       		.uleb128 0x14
 1452 06b2 32000000 		.4byte	.LASF203
 1453 06b6 08       		.byte	0x8
 1454 06b7 31       		.byte	0x31
 1455 06b8 ED050000 		.4byte	0x5ed
 1456 06bc 38       		.byte	0x38
 1457 06bd 14       		.uleb128 0x14
 1458 06be D2170000 		.4byte	.LASF204
 1459 06c2 08       		.byte	0x8
 1460 06c3 32       		.byte	0x32
 1461 06c4 78050000 		.4byte	0x578
 1462 06c8 3C       		.byte	0x3c
 1463 06c9 14       		.uleb128 0x14
 1464 06ca 231F0000 		.4byte	.LASF205
 1465 06ce 08       		.byte	0x8
 1466 06cf 33       		.byte	0x33
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 105


 1467 06d0 DB060000 		.4byte	0x6db
 1468 06d4 40       		.byte	0x40
 1469 06d5 00       		.byte	0
 1470 06d6 0E       		.uleb128 0xe
 1471 06d7 F2050000 		.4byte	0x5f2
 1472 06db 11       		.uleb128 0x11
 1473 06dc D6060000 		.4byte	0x6d6
 1474 06e0 06       		.uleb128 0x6
 1475 06e1 1B1A0000 		.4byte	.LASF206
 1476 06e5 08       		.byte	0x8
 1477 06e6 34       		.byte	0x34
 1478 06e7 02060000 		.4byte	0x602
 1479 06eb 15       		.uleb128 0x15
 1480 06ec 2440     		.2byte	0x4024
 1481 06ee 08       		.byte	0x8
 1482 06ef 39       		.byte	0x39
 1483 06f0 76070000 		.4byte	0x776
 1484 06f4 13       		.uleb128 0x13
 1485 06f5 50525400 		.ascii	"PRT\000"
 1486 06f9 08       		.byte	0x8
 1487 06fa 3A       		.byte	0x3a
 1488 06fb 76070000 		.4byte	0x776
 1489 06ff 00       		.byte	0
 1490 0700 16       		.uleb128 0x16
 1491 0701 46000000 		.4byte	.LASF207
 1492 0705 08       		.byte	0x8
 1493 0706 3B       		.byte	0x3b
 1494 0707 ED050000 		.4byte	0x5ed
 1495 070b 0040     		.2byte	0x4000
 1496 070d 16       		.uleb128 0x16
 1497 070e 52000000 		.4byte	.LASF208
 1498 0712 08       		.byte	0x8
 1499 0713 3C       		.byte	0x3c
 1500 0714 ED050000 		.4byte	0x5ed
 1501 0718 0440     		.2byte	0x4004
 1502 071a 16       		.uleb128 0x16
 1503 071b 5E000000 		.4byte	.LASF209
 1504 071f 08       		.byte	0x8
 1505 0720 3D       		.byte	0x3d
 1506 0721 ED050000 		.4byte	0x5ed
 1507 0725 0840     		.2byte	0x4008
 1508 0727 16       		.uleb128 0x16
 1509 0728 F40F0000 		.4byte	.LASF210
 1510 072c 08       		.byte	0x8
 1511 072d 3E       		.byte	0x3e
 1512 072e ED050000 		.4byte	0x5ed
 1513 0732 0C40     		.2byte	0x400c
 1514 0734 16       		.uleb128 0x16
 1515 0735 3B000000 		.4byte	.LASF211
 1516 0739 08       		.byte	0x8
 1517 073a 3F       		.byte	0x3f
 1518 073b ED050000 		.4byte	0x5ed
 1519 073f 1040     		.2byte	0x4010
 1520 0741 16       		.uleb128 0x16
 1521 0742 C30B0000 		.4byte	.LASF212
 1522 0746 08       		.byte	0x8
 1523 0747 40       		.byte	0x40
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 106


 1524 0748 78050000 		.4byte	0x578
 1525 074c 1440     		.2byte	0x4014
 1526 074e 16       		.uleb128 0x16
 1527 074f 891D0000 		.4byte	.LASF213
 1528 0753 08       		.byte	0x8
 1529 0754 41       		.byte	0x41
 1530 0755 78050000 		.4byte	0x578
 1531 0759 1840     		.2byte	0x4018
 1532 075b 16       		.uleb128 0x16
 1533 075c 25020000 		.4byte	.LASF214
 1534 0760 08       		.byte	0x8
 1535 0761 42       		.byte	0x42
 1536 0762 ED050000 		.4byte	0x5ed
 1537 0766 1C40     		.2byte	0x401c
 1538 0768 16       		.uleb128 0x16
 1539 0769 8E140000 		.4byte	.LASF215
 1540 076d 08       		.byte	0x8
 1541 076e 43       		.byte	0x43
 1542 076f 78050000 		.4byte	0x578
 1543 0773 2040     		.2byte	0x4020
 1544 0775 00       		.byte	0
 1545 0776 0C       		.uleb128 0xc
 1546 0777 E0060000 		.4byte	0x6e0
 1547 077b 86070000 		.4byte	0x786
 1548 077f 0D       		.uleb128 0xd
 1549 0780 71050000 		.4byte	0x571
 1550 0784 7F       		.byte	0x7f
 1551 0785 00       		.byte	0
 1552 0786 06       		.uleb128 0x6
 1553 0787 84070000 		.4byte	.LASF216
 1554 078b 08       		.byte	0x8
 1555 078c 44       		.byte	0x44
 1556 078d EB060000 		.4byte	0x6eb
 1557 0791 10       		.uleb128 0x10
 1558 0792 E60C0000 		.4byte	.LASF217
 1559 0796 09       		.byte	0x9
 1560 0797 3106     		.2byte	0x631
 1561 0799 E0060000 		.4byte	0x6e0
 1562 079d 10       		.uleb128 0x10
 1563 079e 541B0000 		.4byte	.LASF218
 1564 07a2 09       		.byte	0x9
 1565 07a3 3206     		.2byte	0x632
 1566 07a5 86070000 		.4byte	0x786
 1567 07a9 05       		.uleb128 0x5
 1568 07aa 08       		.byte	0x8
 1569 07ab 04       		.byte	0x4
 1570 07ac 43140000 		.4byte	.LASF219
 1571 07b0 12       		.uleb128 0x12
 1572 07b1 B8       		.byte	0xb8
 1573 07b2 0A       		.byte	0xa
 1574 07b3 34       		.byte	0x34
 1575 07b4 C10B0000 		.4byte	0xbc1
 1576 07b8 14       		.uleb128 0x14
 1577 07b9 60030000 		.4byte	.LASF220
 1578 07bd 0A       		.byte	0xa
 1579 07be 37       		.byte	0x37
 1580 07bf 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 107


 1581 07c3 00       		.byte	0
 1582 07c4 14       		.uleb128 0x14
 1583 07c5 C9010000 		.4byte	.LASF221
 1584 07c9 0A       		.byte	0xa
 1585 07ca 38       		.byte	0x38
 1586 07cb 9A040000 		.4byte	0x49a
 1587 07cf 04       		.byte	0x4
 1588 07d0 14       		.uleb128 0x14
 1589 07d1 A3010000 		.4byte	.LASF222
 1590 07d5 0A       		.byte	0xa
 1591 07d6 39       		.byte	0x39
 1592 07d7 9A040000 		.4byte	0x49a
 1593 07db 08       		.byte	0x8
 1594 07dc 14       		.uleb128 0x14
 1595 07dd 90090000 		.4byte	.LASF223
 1596 07e1 0A       		.byte	0xa
 1597 07e2 3A       		.byte	0x3a
 1598 07e3 9A040000 		.4byte	0x49a
 1599 07e7 0C       		.byte	0xc
 1600 07e8 14       		.uleb128 0x14
 1601 07e9 85140000 		.4byte	.LASF224
 1602 07ed 0A       		.byte	0xa
 1603 07ee 3B       		.byte	0x3b
 1604 07ef 9A040000 		.4byte	0x49a
 1605 07f3 10       		.byte	0x10
 1606 07f4 14       		.uleb128 0x14
 1607 07f5 89110000 		.4byte	.LASF225
 1608 07f9 0A       		.byte	0xa
 1609 07fa 3C       		.byte	0x3c
 1610 07fb 9A040000 		.4byte	0x49a
 1611 07ff 14       		.byte	0x14
 1612 0800 14       		.uleb128 0x14
 1613 0801 CC0B0000 		.4byte	.LASF226
 1614 0805 0A       		.byte	0xa
 1615 0806 3D       		.byte	0x3d
 1616 0807 9A040000 		.4byte	0x49a
 1617 080b 18       		.byte	0x18
 1618 080c 14       		.uleb128 0x14
 1619 080d EA1E0000 		.4byte	.LASF227
 1620 0811 0A       		.byte	0xa
 1621 0812 3E       		.byte	0x3e
 1622 0813 9A040000 		.4byte	0x49a
 1623 0817 1C       		.byte	0x1c
 1624 0818 14       		.uleb128 0x14
 1625 0819 C6100000 		.4byte	.LASF228
 1626 081d 0A       		.byte	0xa
 1627 081e 3F       		.byte	0x3f
 1628 081f 9A040000 		.4byte	0x49a
 1629 0823 20       		.byte	0x20
 1630 0824 14       		.uleb128 0x14
 1631 0825 DD100000 		.4byte	.LASF229
 1632 0829 0A       		.byte	0xa
 1633 082a 40       		.byte	0x40
 1634 082b 9A040000 		.4byte	0x49a
 1635 082f 24       		.byte	0x24
 1636 0830 14       		.uleb128 0x14
 1637 0831 9A160000 		.4byte	.LASF230
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 108


 1638 0835 0A       		.byte	0xa
 1639 0836 43       		.byte	0x43
 1640 0837 6E040000 		.4byte	0x46e
 1641 083b 28       		.byte	0x28
 1642 083c 14       		.uleb128 0x14
 1643 083d 66160000 		.4byte	.LASF231
 1644 0841 0A       		.byte	0xa
 1645 0842 44       		.byte	0x44
 1646 0843 6E040000 		.4byte	0x46e
 1647 0847 29       		.byte	0x29
 1648 0848 14       		.uleb128 0x14
 1649 0849 65150000 		.4byte	.LASF232
 1650 084d 0A       		.byte	0xa
 1651 084e 45       		.byte	0x45
 1652 084f 6E040000 		.4byte	0x46e
 1653 0853 2A       		.byte	0x2a
 1654 0854 14       		.uleb128 0x14
 1655 0855 09170000 		.4byte	.LASF233
 1656 0859 0A       		.byte	0xa
 1657 085a 46       		.byte	0x46
 1658 085b 6E040000 		.4byte	0x46e
 1659 085f 2B       		.byte	0x2b
 1660 0860 14       		.uleb128 0x14
 1661 0861 C3160000 		.4byte	.LASF234
 1662 0865 0A       		.byte	0xa
 1663 0866 47       		.byte	0x47
 1664 0867 6E040000 		.4byte	0x46e
 1665 086b 2C       		.byte	0x2c
 1666 086c 14       		.uleb128 0x14
 1667 086d B2190000 		.4byte	.LASF235
 1668 0871 0A       		.byte	0xa
 1669 0872 48       		.byte	0x48
 1670 0873 6E040000 		.4byte	0x46e
 1671 0877 2D       		.byte	0x2d
 1672 0878 14       		.uleb128 0x14
 1673 0879 5A150000 		.4byte	.LASF236
 1674 087d 0A       		.byte	0xa
 1675 087e 49       		.byte	0x49
 1676 087f 6E040000 		.4byte	0x46e
 1677 0883 2E       		.byte	0x2e
 1678 0884 14       		.uleb128 0x14
 1679 0885 980F0000 		.4byte	.LASF237
 1680 0889 0A       		.byte	0xa
 1681 088a 4A       		.byte	0x4a
 1682 088b 6E040000 		.4byte	0x46e
 1683 088f 2F       		.byte	0x2f
 1684 0890 14       		.uleb128 0x14
 1685 0891 F1180000 		.4byte	.LASF238
 1686 0895 0A       		.byte	0xa
 1687 0896 4B       		.byte	0x4b
 1688 0897 6E040000 		.4byte	0x46e
 1689 089b 30       		.byte	0x30
 1690 089c 14       		.uleb128 0x14
 1691 089d 7A120000 		.4byte	.LASF239
 1692 08a1 0A       		.byte	0xa
 1693 08a2 4E       		.byte	0x4e
 1694 08a3 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 109


 1695 08a7 31       		.byte	0x31
 1696 08a8 14       		.uleb128 0x14
 1697 08a9 EF1D0000 		.4byte	.LASF240
 1698 08ad 0A       		.byte	0xa
 1699 08ae 4F       		.byte	0x4f
 1700 08af 6E040000 		.4byte	0x46e
 1701 08b3 32       		.byte	0x32
 1702 08b4 14       		.uleb128 0x14
 1703 08b5 4A1F0000 		.4byte	.LASF241
 1704 08b9 0A       		.byte	0xa
 1705 08ba 50       		.byte	0x50
 1706 08bb 6E040000 		.4byte	0x46e
 1707 08bf 33       		.byte	0x33
 1708 08c0 14       		.uleb128 0x14
 1709 08c1 C00D0000 		.4byte	.LASF242
 1710 08c5 0A       		.byte	0xa
 1711 08c6 51       		.byte	0x51
 1712 08c7 6E040000 		.4byte	0x46e
 1713 08cb 34       		.byte	0x34
 1714 08cc 14       		.uleb128 0x14
 1715 08cd 24090000 		.4byte	.LASF243
 1716 08d1 0A       		.byte	0xa
 1717 08d2 52       		.byte	0x52
 1718 08d3 79040000 		.4byte	0x479
 1719 08d7 36       		.byte	0x36
 1720 08d8 14       		.uleb128 0x14
 1721 08d9 2F050000 		.4byte	.LASF244
 1722 08dd 0A       		.byte	0xa
 1723 08de 53       		.byte	0x53
 1724 08df 79040000 		.4byte	0x479
 1725 08e3 38       		.byte	0x38
 1726 08e4 14       		.uleb128 0x14
 1727 08e5 BC110000 		.4byte	.LASF245
 1728 08e9 0A       		.byte	0xa
 1729 08ea 54       		.byte	0x54
 1730 08eb 79040000 		.4byte	0x479
 1731 08ef 3A       		.byte	0x3a
 1732 08f0 14       		.uleb128 0x14
 1733 08f1 51030000 		.4byte	.LASF246
 1734 08f5 0A       		.byte	0xa
 1735 08f6 55       		.byte	0x55
 1736 08f7 6E040000 		.4byte	0x46e
 1737 08fb 3C       		.byte	0x3c
 1738 08fc 14       		.uleb128 0x14
 1739 08fd DB0A0000 		.4byte	.LASF247
 1740 0901 0A       		.byte	0xa
 1741 0902 56       		.byte	0x56
 1742 0903 6E040000 		.4byte	0x46e
 1743 0907 3D       		.byte	0x3d
 1744 0908 14       		.uleb128 0x14
 1745 0909 40090000 		.4byte	.LASF248
 1746 090d 0A       		.byte	0xa
 1747 090e 57       		.byte	0x57
 1748 090f 6E040000 		.4byte	0x46e
 1749 0913 3E       		.byte	0x3e
 1750 0914 14       		.uleb128 0x14
 1751 0915 EE090000 		.4byte	.LASF249
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 110


 1752 0919 0A       		.byte	0xa
 1753 091a 58       		.byte	0x58
 1754 091b 6E040000 		.4byte	0x46e
 1755 091f 3F       		.byte	0x3f
 1756 0920 14       		.uleb128 0x14
 1757 0921 8D020000 		.4byte	.LASF250
 1758 0925 0A       		.byte	0xa
 1759 0926 59       		.byte	0x59
 1760 0927 6E040000 		.4byte	0x46e
 1761 092b 40       		.byte	0x40
 1762 092c 14       		.uleb128 0x14
 1763 092d B4180000 		.4byte	.LASF251
 1764 0931 0A       		.byte	0xa
 1765 0932 5A       		.byte	0x5a
 1766 0933 6E040000 		.4byte	0x46e
 1767 0937 41       		.byte	0x41
 1768 0938 14       		.uleb128 0x14
 1769 0939 04080000 		.4byte	.LASF252
 1770 093d 0A       		.byte	0xa
 1771 093e 5B       		.byte	0x5b
 1772 093f 6E040000 		.4byte	0x46e
 1773 0943 42       		.byte	0x42
 1774 0944 14       		.uleb128 0x14
 1775 0945 DB0C0000 		.4byte	.LASF253
 1776 0949 0A       		.byte	0xa
 1777 094a 5C       		.byte	0x5c
 1778 094b 6E040000 		.4byte	0x46e
 1779 094f 43       		.byte	0x43
 1780 0950 14       		.uleb128 0x14
 1781 0951 820E0000 		.4byte	.LASF254
 1782 0955 0A       		.byte	0xa
 1783 0956 5D       		.byte	0x5d
 1784 0957 6E040000 		.4byte	0x46e
 1785 095b 44       		.byte	0x44
 1786 095c 14       		.uleb128 0x14
 1787 095d 17170000 		.4byte	.LASF255
 1788 0961 0A       		.byte	0xa
 1789 0962 5E       		.byte	0x5e
 1790 0963 9A040000 		.4byte	0x49a
 1791 0967 48       		.byte	0x48
 1792 0968 14       		.uleb128 0x14
 1793 0969 E6040000 		.4byte	.LASF256
 1794 096d 0A       		.byte	0xa
 1795 096e 5F       		.byte	0x5f
 1796 096f 9A040000 		.4byte	0x49a
 1797 0973 4C       		.byte	0x4c
 1798 0974 14       		.uleb128 0x14
 1799 0975 CE1C0000 		.4byte	.LASF257
 1800 0979 0A       		.byte	0xa
 1801 097a 60       		.byte	0x60
 1802 097b 6E040000 		.4byte	0x46e
 1803 097f 50       		.byte	0x50
 1804 0980 14       		.uleb128 0x14
 1805 0981 430B0000 		.4byte	.LASF258
 1806 0985 0A       		.byte	0xa
 1807 0986 61       		.byte	0x61
 1808 0987 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 111


 1809 098b 51       		.byte	0x51
 1810 098c 14       		.uleb128 0x14
 1811 098d B5080000 		.4byte	.LASF259
 1812 0991 0A       		.byte	0xa
 1813 0992 62       		.byte	0x62
 1814 0993 6E040000 		.4byte	0x46e
 1815 0997 52       		.byte	0x52
 1816 0998 14       		.uleb128 0x14
 1817 0999 D0130000 		.4byte	.LASF260
 1818 099d 0A       		.byte	0xa
 1819 099e 63       		.byte	0x63
 1820 099f 6E040000 		.4byte	0x46e
 1821 09a3 53       		.byte	0x53
 1822 09a4 14       		.uleb128 0x14
 1823 09a5 0C1C0000 		.4byte	.LASF261
 1824 09a9 0A       		.byte	0xa
 1825 09aa 64       		.byte	0x64
 1826 09ab 6E040000 		.4byte	0x46e
 1827 09af 54       		.byte	0x54
 1828 09b0 14       		.uleb128 0x14
 1829 09b1 A50B0000 		.4byte	.LASF262
 1830 09b5 0A       		.byte	0xa
 1831 09b6 65       		.byte	0x65
 1832 09b7 6E040000 		.4byte	0x46e
 1833 09bb 55       		.byte	0x55
 1834 09bc 14       		.uleb128 0x14
 1835 09bd 5B1A0000 		.4byte	.LASF263
 1836 09c1 0A       		.byte	0xa
 1837 09c2 66       		.byte	0x66
 1838 09c3 6E040000 		.4byte	0x46e
 1839 09c7 56       		.byte	0x56
 1840 09c8 14       		.uleb128 0x14
 1841 09c9 F31E0000 		.4byte	.LASF264
 1842 09cd 0A       		.byte	0xa
 1843 09ce 67       		.byte	0x67
 1844 09cf 6E040000 		.4byte	0x46e
 1845 09d3 57       		.byte	0x57
 1846 09d4 14       		.uleb128 0x14
 1847 09d5 BD0A0000 		.4byte	.LASF265
 1848 09d9 0A       		.byte	0xa
 1849 09da 68       		.byte	0x68
 1850 09db 6E040000 		.4byte	0x46e
 1851 09df 58       		.byte	0x58
 1852 09e0 14       		.uleb128 0x14
 1853 09e1 771F0000 		.4byte	.LASF266
 1854 09e5 0A       		.byte	0xa
 1855 09e6 69       		.byte	0x69
 1856 09e7 6E040000 		.4byte	0x46e
 1857 09eb 59       		.byte	0x59
 1858 09ec 14       		.uleb128 0x14
 1859 09ed E41D0000 		.4byte	.LASF267
 1860 09f1 0A       		.byte	0xa
 1861 09f2 6E       		.byte	0x6e
 1862 09f3 84040000 		.4byte	0x484
 1863 09f7 5A       		.byte	0x5a
 1864 09f8 14       		.uleb128 0x14
 1865 09f9 F1010000 		.4byte	.LASF268
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 112


 1866 09fd 0A       		.byte	0xa
 1867 09fe 6F       		.byte	0x6f
 1868 09ff 84040000 		.4byte	0x484
 1869 0a03 5C       		.byte	0x5c
 1870 0a04 14       		.uleb128 0x14
 1871 0a05 CE100000 		.4byte	.LASF269
 1872 0a09 0A       		.byte	0xa
 1873 0a0a 70       		.byte	0x70
 1874 0a0b 6E040000 		.4byte	0x46e
 1875 0a0f 5E       		.byte	0x5e
 1876 0a10 14       		.uleb128 0x14
 1877 0a11 191E0000 		.4byte	.LASF270
 1878 0a15 0A       		.byte	0xa
 1879 0a16 71       		.byte	0x71
 1880 0a17 6E040000 		.4byte	0x46e
 1881 0a1b 5F       		.byte	0x5f
 1882 0a1c 14       		.uleb128 0x14
 1883 0a1d F40C0000 		.4byte	.LASF271
 1884 0a21 0A       		.byte	0xa
 1885 0a22 72       		.byte	0x72
 1886 0a23 6E040000 		.4byte	0x46e
 1887 0a27 60       		.byte	0x60
 1888 0a28 14       		.uleb128 0x14
 1889 0a29 610F0000 		.4byte	.LASF272
 1890 0a2d 0A       		.byte	0xa
 1891 0a2e 73       		.byte	0x73
 1892 0a2f 9A040000 		.4byte	0x49a
 1893 0a33 64       		.byte	0x64
 1894 0a34 14       		.uleb128 0x14
 1895 0a35 98200000 		.4byte	.LASF273
 1896 0a39 0A       		.byte	0xa
 1897 0a3a 76       		.byte	0x76
 1898 0a3b 84040000 		.4byte	0x484
 1899 0a3f 68       		.byte	0x68
 1900 0a40 14       		.uleb128 0x14
 1901 0a41 A3140000 		.4byte	.LASF274
 1902 0a45 0A       		.byte	0xa
 1903 0a46 77       		.byte	0x77
 1904 0a47 84040000 		.4byte	0x484
 1905 0a4b 6A       		.byte	0x6a
 1906 0a4c 14       		.uleb128 0x14
 1907 0a4d AD110000 		.4byte	.LASF275
 1908 0a51 0A       		.byte	0xa
 1909 0a52 78       		.byte	0x78
 1910 0a53 84040000 		.4byte	0x484
 1911 0a57 6C       		.byte	0x6c
 1912 0a58 14       		.uleb128 0x14
 1913 0a59 97040000 		.4byte	.LASF276
 1914 0a5d 0A       		.byte	0xa
 1915 0a5e 79       		.byte	0x79
 1916 0a5f 84040000 		.4byte	0x484
 1917 0a63 6E       		.byte	0x6e
 1918 0a64 14       		.uleb128 0x14
 1919 0a65 E00F0000 		.4byte	.LASF277
 1920 0a69 0A       		.byte	0xa
 1921 0a6a 7B       		.byte	0x7b
 1922 0a6b 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 113


 1923 0a6f 70       		.byte	0x70
 1924 0a70 14       		.uleb128 0x14
 1925 0a71 63060000 		.4byte	.LASF278
 1926 0a75 0A       		.byte	0xa
 1927 0a76 7C       		.byte	0x7c
 1928 0a77 6E040000 		.4byte	0x46e
 1929 0a7b 71       		.byte	0x71
 1930 0a7c 14       		.uleb128 0x14
 1931 0a7d C4040000 		.4byte	.LASF279
 1932 0a81 0A       		.byte	0xa
 1933 0a82 7D       		.byte	0x7d
 1934 0a83 6E040000 		.4byte	0x46e
 1935 0a87 72       		.byte	0x72
 1936 0a88 14       		.uleb128 0x14
 1937 0a89 9A020000 		.4byte	.LASF280
 1938 0a8d 0A       		.byte	0xa
 1939 0a8e 7E       		.byte	0x7e
 1940 0a8f 6E040000 		.4byte	0x46e
 1941 0a93 73       		.byte	0x73
 1942 0a94 14       		.uleb128 0x14
 1943 0a95 D7150000 		.4byte	.LASF281
 1944 0a99 0A       		.byte	0xa
 1945 0a9a 80       		.byte	0x80
 1946 0a9b 84040000 		.4byte	0x484
 1947 0a9f 74       		.byte	0x74
 1948 0aa0 14       		.uleb128 0x14
 1949 0aa1 E2130000 		.4byte	.LASF282
 1950 0aa5 0A       		.byte	0xa
 1951 0aa6 81       		.byte	0x81
 1952 0aa7 84040000 		.4byte	0x484
 1953 0aab 76       		.byte	0x76
 1954 0aac 14       		.uleb128 0x14
 1955 0aad 31100000 		.4byte	.LASF283
 1956 0ab1 0A       		.byte	0xa
 1957 0ab2 82       		.byte	0x82
 1958 0ab3 84040000 		.4byte	0x484
 1959 0ab7 78       		.byte	0x78
 1960 0ab8 14       		.uleb128 0x14
 1961 0ab9 D0080000 		.4byte	.LASF284
 1962 0abd 0A       		.byte	0xa
 1963 0abe 83       		.byte	0x83
 1964 0abf 84040000 		.4byte	0x484
 1965 0ac3 7A       		.byte	0x7a
 1966 0ac4 14       		.uleb128 0x14
 1967 0ac5 1C100000 		.4byte	.LASF285
 1968 0ac9 0A       		.byte	0xa
 1969 0aca 86       		.byte	0x86
 1970 0acb 6E040000 		.4byte	0x46e
 1971 0acf 7C       		.byte	0x7c
 1972 0ad0 14       		.uleb128 0x14
 1973 0ad1 2D1D0000 		.4byte	.LASF286
 1974 0ad5 0A       		.byte	0xa
 1975 0ad6 87       		.byte	0x87
 1976 0ad7 6E040000 		.4byte	0x46e
 1977 0adb 7D       		.byte	0x7d
 1978 0adc 14       		.uleb128 0x14
 1979 0add 52080000 		.4byte	.LASF287
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 114


 1980 0ae1 0A       		.byte	0xa
 1981 0ae2 88       		.byte	0x88
 1982 0ae3 6E040000 		.4byte	0x46e
 1983 0ae7 7E       		.byte	0x7e
 1984 0ae8 14       		.uleb128 0x14
 1985 0ae9 91070000 		.4byte	.LASF288
 1986 0aed 0A       		.byte	0xa
 1987 0aee 89       		.byte	0x89
 1988 0aef 6E040000 		.4byte	0x46e
 1989 0af3 7F       		.byte	0x7f
 1990 0af4 14       		.uleb128 0x14
 1991 0af5 E5080000 		.4byte	.LASF289
 1992 0af9 0A       		.byte	0xa
 1993 0afa 8A       		.byte	0x8a
 1994 0afb 6E040000 		.4byte	0x46e
 1995 0aff 80       		.byte	0x80
 1996 0b00 14       		.uleb128 0x14
 1997 0b01 FA000000 		.4byte	.LASF290
 1998 0b05 0A       		.byte	0xa
 1999 0b06 8D       		.byte	0x8d
 2000 0b07 9A040000 		.4byte	0x49a
 2001 0b0b 84       		.byte	0x84
 2002 0b0c 14       		.uleb128 0x14
 2003 0b0d FD180000 		.4byte	.LASF291
 2004 0b11 0A       		.byte	0xa
 2005 0b12 8E       		.byte	0x8e
 2006 0b13 9A040000 		.4byte	0x49a
 2007 0b17 88       		.byte	0x88
 2008 0b18 14       		.uleb128 0x14
 2009 0b19 D9090000 		.4byte	.LASF292
 2010 0b1d 0A       		.byte	0xa
 2011 0b1e 8F       		.byte	0x8f
 2012 0b1f 9A040000 		.4byte	0x49a
 2013 0b23 8C       		.byte	0x8c
 2014 0b24 14       		.uleb128 0x14
 2015 0b25 8C1A0000 		.4byte	.LASF293
 2016 0b29 0A       		.byte	0xa
 2017 0b2a 90       		.byte	0x90
 2018 0b2b 9A040000 		.4byte	0x49a
 2019 0b2f 90       		.byte	0x90
 2020 0b30 14       		.uleb128 0x14
 2021 0b31 3D180000 		.4byte	.LASF294
 2022 0b35 0A       		.byte	0xa
 2023 0b36 91       		.byte	0x91
 2024 0b37 9A040000 		.4byte	0x49a
 2025 0b3b 94       		.byte	0x94
 2026 0b3c 14       		.uleb128 0x14
 2027 0b3d 78060000 		.4byte	.LASF295
 2028 0b41 0A       		.byte	0xa
 2029 0b42 92       		.byte	0x92
 2030 0b43 9A040000 		.4byte	0x49a
 2031 0b47 98       		.byte	0x98
 2032 0b48 14       		.uleb128 0x14
 2033 0b49 6B190000 		.4byte	.LASF296
 2034 0b4d 0A       		.byte	0xa
 2035 0b4e 93       		.byte	0x93
 2036 0b4f 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 115


 2037 0b53 9C       		.byte	0x9c
 2038 0b54 14       		.uleb128 0x14
 2039 0b55 C50C0000 		.4byte	.LASF297
 2040 0b59 0A       		.byte	0xa
 2041 0b5a 94       		.byte	0x94
 2042 0b5b 9A040000 		.4byte	0x49a
 2043 0b5f A0       		.byte	0xa0
 2044 0b60 14       		.uleb128 0x14
 2045 0b61 DC180000 		.4byte	.LASF298
 2046 0b65 0A       		.byte	0xa
 2047 0b66 95       		.byte	0x95
 2048 0b67 84040000 		.4byte	0x484
 2049 0b6b A4       		.byte	0xa4
 2050 0b6c 14       		.uleb128 0x14
 2051 0b6d B8150000 		.4byte	.LASF299
 2052 0b71 0A       		.byte	0xa
 2053 0b72 96       		.byte	0x96
 2054 0b73 84040000 		.4byte	0x484
 2055 0b77 A6       		.byte	0xa6
 2056 0b78 14       		.uleb128 0x14
 2057 0b79 2C1A0000 		.4byte	.LASF300
 2058 0b7d 0A       		.byte	0xa
 2059 0b7e 97       		.byte	0x97
 2060 0b7f 84040000 		.4byte	0x484
 2061 0b83 A8       		.byte	0xa8
 2062 0b84 14       		.uleb128 0x14
 2063 0b85 96100000 		.4byte	.LASF301
 2064 0b89 0A       		.byte	0xa
 2065 0b8a 98       		.byte	0x98
 2066 0b8b 84040000 		.4byte	0x484
 2067 0b8f AA       		.byte	0xaa
 2068 0b90 14       		.uleb128 0x14
 2069 0b91 F4040000 		.4byte	.LASF302
 2070 0b95 0A       		.byte	0xa
 2071 0b96 99       		.byte	0x99
 2072 0b97 84040000 		.4byte	0x484
 2073 0b9b AC       		.byte	0xac
 2074 0b9c 14       		.uleb128 0x14
 2075 0b9d 13130000 		.4byte	.LASF303
 2076 0ba1 0A       		.byte	0xa
 2077 0ba2 9A       		.byte	0x9a
 2078 0ba3 84040000 		.4byte	0x484
 2079 0ba7 AE       		.byte	0xae
 2080 0ba8 14       		.uleb128 0x14
 2081 0ba9 12050000 		.4byte	.LASF304
 2082 0bad 0A       		.byte	0xa
 2083 0bae 9D       		.byte	0x9d
 2084 0baf 84040000 		.4byte	0x484
 2085 0bb3 B0       		.byte	0xb0
 2086 0bb4 14       		.uleb128 0x14
 2087 0bb5 5E1B0000 		.4byte	.LASF305
 2088 0bb9 0A       		.byte	0xa
 2089 0bba 9E       		.byte	0x9e
 2090 0bbb 9A040000 		.4byte	0x49a
 2091 0bbf B4       		.byte	0xb4
 2092 0bc0 00       		.byte	0
 2093 0bc1 06       		.uleb128 0x6
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 116


 2094 0bc2 661E0000 		.4byte	.LASF306
 2095 0bc6 0A       		.byte	0xa
 2096 0bc7 9F       		.byte	0x9f
 2097 0bc8 B0070000 		.4byte	0x7b0
 2098 0bcc 10       		.uleb128 0x10
 2099 0bcd C71C0000 		.4byte	.LASF307
 2100 0bd1 0B       		.byte	0xb
 2101 0bd2 F601     		.2byte	0x1f6
 2102 0bd4 D80B0000 		.4byte	0xbd8
 2103 0bd8 05       		.uleb128 0x5
 2104 0bd9 01       		.byte	0x1
 2105 0bda 08       		.byte	0x8
 2106 0bdb 170E0000 		.4byte	.LASF308
 2107 0bdf 05       		.uleb128 0x5
 2108 0be0 04       		.byte	0x4
 2109 0be1 04       		.byte	0x4
 2110 0be2 381A0000 		.4byte	.LASF309
 2111 0be6 05       		.uleb128 0x5
 2112 0be7 08       		.byte	0x8
 2113 0be8 04       		.byte	0x4
 2114 0be9 E31E0000 		.4byte	.LASF310
 2115 0bed 10       		.uleb128 0x10
 2116 0bee DD1E0000 		.4byte	.LASF311
 2117 0bf2 0B       		.byte	0xb
 2118 0bf3 EA03     		.2byte	0x3ea
 2119 0bf5 6E040000 		.4byte	0x46e
 2120 0bf9 17       		.uleb128 0x17
 2121 0bfa 08       		.byte	0x8
 2122 0bfb 0C       		.byte	0xc
 2123 0bfc 2D01     		.2byte	0x12d
 2124 0bfe 1D0C0000 		.4byte	0xc1d
 2125 0c02 09       		.uleb128 0x9
 2126 0c03 BD200000 		.4byte	.LASF312
 2127 0c07 0C       		.byte	0xc
 2128 0c08 2E01     		.2byte	0x12e
 2129 0c0a ED030000 		.4byte	0x3ed
 2130 0c0e 00       		.byte	0
 2131 0c0f 09       		.uleb128 0x9
 2132 0c10 81190000 		.4byte	.LASF313
 2133 0c14 0C       		.byte	0xc
 2134 0c15 3201     		.2byte	0x132
 2135 0c17 9A040000 		.4byte	0x49a
 2136 0c1b 04       		.byte	0x4
 2137 0c1c 00       		.byte	0
 2138 0c1d 10       		.uleb128 0x10
 2139 0c1e AC010000 		.4byte	.LASF314
 2140 0c22 0C       		.byte	0xc
 2141 0c23 3301     		.2byte	0x133
 2142 0c25 F90B0000 		.4byte	0xbf9
 2143 0c29 18       		.uleb128 0x18
 2144 0c2a 04       		.byte	0x4
 2145 0c2b 05       		.uleb128 0x5
 2146 0c2c 01       		.byte	0x1
 2147 0c2d 02       		.byte	0x2
 2148 0c2e 850B0000 		.4byte	.LASF315
 2149 0c32 19       		.uleb128 0x19
 2150 0c33 01       		.byte	0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 117


 2151 0c34 0A040000 		.4byte	0x40a
 2152 0c38 0D       		.byte	0xd
 2153 0c39 2402     		.2byte	0x224
 2154 0c3b 4C0C0000 		.4byte	0xc4c
 2155 0c3f 04       		.uleb128 0x4
 2156 0c40 00040000 		.4byte	.LASF316
 2157 0c44 00       		.byte	0
 2158 0c45 04       		.uleb128 0x4
 2159 0c46 20050000 		.4byte	.LASF317
 2160 0c4a 01       		.byte	0x1
 2161 0c4b 00       		.byte	0
 2162 0c4c 10       		.uleb128 0x10
 2163 0c4d F41B0000 		.4byte	.LASF318
 2164 0c51 0D       		.byte	0xd
 2165 0c52 2702     		.2byte	0x227
 2166 0c54 320C0000 		.4byte	0xc32
 2167 0c58 10       		.uleb128 0x10
 2168 0c59 42020000 		.4byte	.LASF319
 2169 0c5d 0D       		.byte	0xd
 2170 0c5e 3902     		.2byte	0x239
 2171 0c60 640C0000 		.4byte	0xc64
 2172 0c64 1A       		.uleb128 0x1a
 2173 0c65 04       		.byte	0x4
 2174 0c66 6A0C0000 		.4byte	0xc6a
 2175 0c6a 1B       		.uleb128 0x1b
 2176 0c6b 750C0000 		.4byte	0xc75
 2177 0c6f 1C       		.uleb128 0x1c
 2178 0c70 9A040000 		.4byte	0x49a
 2179 0c74 00       		.byte	0
 2180 0c75 10       		.uleb128 0x10
 2181 0c76 54050000 		.4byte	.LASF320
 2182 0c7a 0D       		.byte	0xd
 2183 0c7b 4402     		.2byte	0x244
 2184 0c7d 810C0000 		.4byte	0xc81
 2185 0c81 1A       		.uleb128 0x1a
 2186 0c82 04       		.byte	0x4
 2187 0c83 870C0000 		.4byte	0xc87
 2188 0c87 1D       		.uleb128 0x1d
 2189 0c88 4C0C0000 		.4byte	0xc4c
 2190 0c8c 960C0000 		.4byte	0xc96
 2191 0c90 1C       		.uleb128 0x1c
 2192 0c91 9A040000 		.4byte	0x49a
 2193 0c95 00       		.byte	0
 2194 0c96 1E       		.uleb128 0x1e
 2195 0c97 4C060000 		.4byte	.LASF344
 2196 0c9b 4C       		.byte	0x4c
 2197 0c9c 0D       		.byte	0xd
 2198 0c9d C302     		.2byte	0x2c3
 2199 0c9f B50D0000 		.4byte	0xdb5
 2200 0ca3 09       		.uleb128 0x9
 2201 0ca4 B90B0000 		.4byte	.LASF321
 2202 0ca8 0D       		.byte	0xd
 2203 0ca9 C602     		.2byte	0x2c6
 2204 0cab 2B0C0000 		.4byte	0xc2b
 2205 0caf 00       		.byte	0
 2206 0cb0 09       		.uleb128 0x9
 2207 0cb1 58110000 		.4byte	.LASF322
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 118


 2208 0cb5 0D       		.byte	0xd
 2209 0cb6 C702     		.2byte	0x2c7
 2210 0cb8 2B0C0000 		.4byte	0xc2b
 2211 0cbc 01       		.byte	0x1
 2212 0cbd 09       		.uleb128 0x9
 2213 0cbe 421C0000 		.4byte	.LASF323
 2214 0cc2 0D       		.byte	0xd
 2215 0cc3 C902     		.2byte	0x2c9
 2216 0cc5 78050000 		.4byte	0x578
 2217 0cc9 04       		.byte	0x4
 2218 0cca 09       		.uleb128 0x9
 2219 0ccb 2D010000 		.4byte	.LASF324
 2220 0ccf 0D       		.byte	0xd
 2221 0cd0 CB02     		.2byte	0x2cb
 2222 0cd2 78050000 		.4byte	0x578
 2223 0cd6 08       		.byte	0x8
 2224 0cd7 09       		.uleb128 0x9
 2225 0cd8 21130000 		.4byte	.LASF325
 2226 0cdc 0D       		.byte	0xd
 2227 0cdd CC02     		.2byte	0x2cc
 2228 0cdf 2B0C0000 		.4byte	0xc2b
 2229 0ce3 0C       		.byte	0xc
 2230 0ce4 09       		.uleb128 0x9
 2231 0ce5 93110000 		.4byte	.LASF326
 2232 0ce9 0D       		.byte	0xd
 2233 0cea CD02     		.2byte	0x2cd
 2234 0cec 2B0C0000 		.4byte	0xc2b
 2235 0cf0 0D       		.byte	0xd
 2236 0cf1 09       		.uleb128 0x9
 2237 0cf2 CB020000 		.4byte	.LASF327
 2238 0cf6 0D       		.byte	0xd
 2239 0cf7 CF02     		.2byte	0x2cf
 2240 0cf9 B50D0000 		.4byte	0xdb5
 2241 0cfd 10       		.byte	0x10
 2242 0cfe 09       		.uleb128 0x9
 2243 0cff 930E0000 		.4byte	.LASF328
 2244 0d03 0D       		.byte	0xd
 2245 0d04 D002     		.2byte	0x2d0
 2246 0d06 9A040000 		.4byte	0x49a
 2247 0d0a 14       		.byte	0x14
 2248 0d0b 09       		.uleb128 0x9
 2249 0d0c E60A0000 		.4byte	.LASF329
 2250 0d10 0D       		.byte	0xd
 2251 0d11 D102     		.2byte	0x2d1
 2252 0d13 78050000 		.4byte	0x578
 2253 0d17 18       		.byte	0x18
 2254 0d18 09       		.uleb128 0x9
 2255 0d19 8B0D0000 		.4byte	.LASF330
 2256 0d1d 0D       		.byte	0xd
 2257 0d1e D202     		.2byte	0x2d2
 2258 0d20 78050000 		.4byte	0x578
 2259 0d24 1C       		.byte	0x1c
 2260 0d25 09       		.uleb128 0x9
 2261 0d26 C5200000 		.4byte	.LASF331
 2262 0d2a 0D       		.byte	0xd
 2263 0d2b D402     		.2byte	0x2d4
 2264 0d2d 78050000 		.4byte	0x578
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 119


 2265 0d31 20       		.byte	0x20
 2266 0d32 09       		.uleb128 0x9
 2267 0d33 88200000 		.4byte	.LASF332
 2268 0d37 0D       		.byte	0xd
 2269 0d38 D502     		.2byte	0x2d5
 2270 0d3a BB0D0000 		.4byte	0xdbb
 2271 0d3e 24       		.byte	0x24
 2272 0d3f 09       		.uleb128 0x9
 2273 0d40 E6060000 		.4byte	.LASF333
 2274 0d44 0D       		.byte	0xd
 2275 0d45 D702     		.2byte	0x2d7
 2276 0d47 B50D0000 		.4byte	0xdb5
 2277 0d4b 28       		.byte	0x28
 2278 0d4c 09       		.uleb128 0x9
 2279 0d4d 98090000 		.4byte	.LASF334
 2280 0d51 0D       		.byte	0xd
 2281 0d52 D802     		.2byte	0x2d8
 2282 0d54 9A040000 		.4byte	0x49a
 2283 0d58 2C       		.byte	0x2c
 2284 0d59 09       		.uleb128 0x9
 2285 0d5a 25070000 		.4byte	.LASF335
 2286 0d5e 0D       		.byte	0xd
 2287 0d5f D902     		.2byte	0x2d9
 2288 0d61 78050000 		.4byte	0x578
 2289 0d65 30       		.byte	0x30
 2290 0d66 09       		.uleb128 0x9
 2291 0d67 CF0F0000 		.4byte	.LASF336
 2292 0d6b 0D       		.byte	0xd
 2293 0d6c DA02     		.2byte	0x2da
 2294 0d6e 78050000 		.4byte	0x578
 2295 0d72 34       		.byte	0x34
 2296 0d73 09       		.uleb128 0x9
 2297 0d74 6A030000 		.4byte	.LASF337
 2298 0d78 0D       		.byte	0xd
 2299 0d79 DC02     		.2byte	0x2dc
 2300 0d7b B50D0000 		.4byte	0xdb5
 2301 0d7f 38       		.byte	0x38
 2302 0d80 09       		.uleb128 0x9
 2303 0d81 F5130000 		.4byte	.LASF338
 2304 0d85 0D       		.byte	0xd
 2305 0d86 DD02     		.2byte	0x2dd
 2306 0d88 9A040000 		.4byte	0x49a
 2307 0d8c 3C       		.byte	0x3c
 2308 0d8d 09       		.uleb128 0x9
 2309 0d8e E6120000 		.4byte	.LASF339
 2310 0d92 0D       		.byte	0xd
 2311 0d93 DE02     		.2byte	0x2de
 2312 0d95 78050000 		.4byte	0x578
 2313 0d99 40       		.byte	0x40
 2314 0d9a 09       		.uleb128 0x9
 2315 0d9b 550B0000 		.4byte	.LASF340
 2316 0d9f 0D       		.byte	0xd
 2317 0da0 E402     		.2byte	0x2e4
 2318 0da2 580C0000 		.4byte	0xc58
 2319 0da6 44       		.byte	0x44
 2320 0da7 09       		.uleb128 0x9
 2321 0da8 DC030000 		.4byte	.LASF341
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 120


 2322 0dac 0D       		.byte	0xd
 2323 0dad EB02     		.2byte	0x2eb
 2324 0daf 750C0000 		.4byte	0xc75
 2325 0db3 48       		.byte	0x48
 2326 0db4 00       		.byte	0
 2327 0db5 1A       		.uleb128 0x1a
 2328 0db6 04       		.byte	0x4
 2329 0db7 6E040000 		.4byte	0x46e
 2330 0dbb 0E       		.uleb128 0xe
 2331 0dbc 2B0C0000 		.4byte	0xc2b
 2332 0dc0 10       		.uleb128 0x10
 2333 0dc1 561F0000 		.4byte	.LASF342
 2334 0dc5 0D       		.byte	0xd
 2335 0dc6 EE02     		.2byte	0x2ee
 2336 0dc8 960C0000 		.4byte	0xc96
 2337 0dcc 10       		.uleb128 0x10
 2338 0dcd 6A000000 		.4byte	.LASF343
 2339 0dd1 0E       		.byte	0xe
 2340 0dd2 F201     		.2byte	0x1f2
 2341 0dd4 640C0000 		.4byte	0xc64
 2342 0dd8 1E       		.uleb128 0x1e
 2343 0dd9 78030000 		.4byte	.LASF345
 2344 0ddd 24       		.byte	0x24
 2345 0dde 0E       		.byte	0xe
 2346 0ddf 7402     		.2byte	0x274
 2347 0de1 5B0E0000 		.4byte	0xe5b
 2348 0de5 09       		.uleb128 0x9
 2349 0de6 910F0000 		.4byte	.LASF346
 2350 0dea 0E       		.byte	0xe
 2351 0deb 7702     		.2byte	0x277
 2352 0ded 78050000 		.4byte	0x578
 2353 0df1 00       		.byte	0
 2354 0df2 09       		.uleb128 0x9
 2355 0df3 9C0A0000 		.4byte	.LASF347
 2356 0df7 0E       		.byte	0xe
 2357 0df8 7902     		.2byte	0x279
 2358 0dfa 290C0000 		.4byte	0xc29
 2359 0dfe 04       		.byte	0x4
 2360 0dff 09       		.uleb128 0x9
 2361 0e00 68090000 		.4byte	.LASF348
 2362 0e04 0E       		.byte	0xe
 2363 0e05 7A02     		.2byte	0x27a
 2364 0e07 9A040000 		.4byte	0x49a
 2365 0e0b 08       		.byte	0x8
 2366 0e0c 09       		.uleb128 0x9
 2367 0e0d 120F0000 		.4byte	.LASF349
 2368 0e11 0E       		.byte	0xe
 2369 0e12 7B02     		.2byte	0x27b
 2370 0e14 78050000 		.4byte	0x578
 2371 0e18 0C       		.byte	0xc
 2372 0e19 09       		.uleb128 0x9
 2373 0e1a B2130000 		.4byte	.LASF350
 2374 0e1e 0E       		.byte	0xe
 2375 0e1f 7D02     		.2byte	0x27d
 2376 0e21 290C0000 		.4byte	0xc29
 2377 0e25 10       		.byte	0x10
 2378 0e26 09       		.uleb128 0x9
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 121


 2379 0e27 70120000 		.4byte	.LASF351
 2380 0e2b 0E       		.byte	0xe
 2381 0e2c 7E02     		.2byte	0x27e
 2382 0e2e 9A040000 		.4byte	0x49a
 2383 0e32 14       		.byte	0x14
 2384 0e33 09       		.uleb128 0x9
 2385 0e34 D8020000 		.4byte	.LASF352
 2386 0e38 0E       		.byte	0xe
 2387 0e39 7F02     		.2byte	0x27f
 2388 0e3b 78050000 		.4byte	0x578
 2389 0e3f 18       		.byte	0x18
 2390 0e40 09       		.uleb128 0x9
 2391 0e41 550B0000 		.4byte	.LASF340
 2392 0e45 0E       		.byte	0xe
 2393 0e46 8502     		.2byte	0x285
 2394 0e48 CC0D0000 		.4byte	0xdcc
 2395 0e4c 1C       		.byte	0x1c
 2396 0e4d 09       		.uleb128 0x9
 2397 0e4e B71E0000 		.4byte	.LASF353
 2398 0e52 0E       		.byte	0xe
 2399 0e53 8802     		.2byte	0x288
 2400 0e55 9A040000 		.4byte	0x49a
 2401 0e59 20       		.byte	0x20
 2402 0e5a 00       		.byte	0
 2403 0e5b 10       		.uleb128 0x10
 2404 0e5c D1110000 		.4byte	.LASF354
 2405 0e60 0E       		.byte	0xe
 2406 0e61 8B02     		.2byte	0x28b
 2407 0e63 D80D0000 		.4byte	0xdd8
 2408 0e67 10       		.uleb128 0x10
 2409 0e68 62100000 		.4byte	.LASF355
 2410 0e6c 0F       		.byte	0xf
 2411 0e6d D901     		.2byte	0x1d9
 2412 0e6f 640C0000 		.4byte	0xc64
 2413 0e73 1E       		.uleb128 0x1e
 2414 0e74 1E080000 		.4byte	.LASF356
 2415 0e78 38       		.byte	0x38
 2416 0e79 0F       		.byte	0xf
 2417 0e7a 7502     		.2byte	0x275
 2418 0e7c 370F0000 		.4byte	0xf37
 2419 0e80 09       		.uleb128 0x9
 2420 0e81 9A010000 		.4byte	.LASF357
 2421 0e85 0F       		.byte	0xf
 2422 0e86 7802     		.2byte	0x278
 2423 0e88 78050000 		.4byte	0x578
 2424 0e8c 00       		.byte	0
 2425 0e8d 09       		.uleb128 0x9
 2426 0e8e 930A0000 		.4byte	.LASF358
 2427 0e92 0F       		.byte	0xf
 2428 0e93 7902     		.2byte	0x279
 2429 0e95 78050000 		.4byte	0x578
 2430 0e99 04       		.byte	0x4
 2431 0e9a 09       		.uleb128 0x9
 2432 0e9b 39140000 		.4byte	.LASF359
 2433 0e9f 0F       		.byte	0xf
 2434 0ea0 7B02     		.2byte	0x27b
 2435 0ea2 290C0000 		.4byte	0xc29
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 122


 2436 0ea6 08       		.byte	0x8
 2437 0ea7 09       		.uleb128 0x9
 2438 0ea8 19040000 		.4byte	.LASF360
 2439 0eac 0F       		.byte	0xf
 2440 0ead 7C02     		.2byte	0x27c
 2441 0eaf 9A040000 		.4byte	0x49a
 2442 0eb3 0C       		.byte	0xc
 2443 0eb4 09       		.uleb128 0x9
 2444 0eb5 EA110000 		.4byte	.LASF361
 2445 0eb9 0F       		.byte	0xf
 2446 0eba 7D02     		.2byte	0x27d
 2447 0ebc 78050000 		.4byte	0x578
 2448 0ec0 10       		.byte	0x10
 2449 0ec1 09       		.uleb128 0x9
 2450 0ec2 210E0000 		.4byte	.LASF362
 2451 0ec6 0F       		.byte	0xf
 2452 0ec7 7E02     		.2byte	0x27e
 2453 0ec9 78050000 		.4byte	0x578
 2454 0ecd 14       		.byte	0x14
 2455 0ece 09       		.uleb128 0x9
 2456 0ecf 9C0A0000 		.4byte	.LASF347
 2457 0ed3 0F       		.byte	0xf
 2458 0ed4 8002     		.2byte	0x280
 2459 0ed6 290C0000 		.4byte	0xc29
 2460 0eda 18       		.byte	0x18
 2461 0edb 09       		.uleb128 0x9
 2462 0edc 68090000 		.4byte	.LASF348
 2463 0ee0 0F       		.byte	0xf
 2464 0ee1 8102     		.2byte	0x281
 2465 0ee3 9A040000 		.4byte	0x49a
 2466 0ee7 1C       		.byte	0x1c
 2467 0ee8 09       		.uleb128 0x9
 2468 0ee9 120F0000 		.4byte	.LASF349
 2469 0eed 0F       		.byte	0xf
 2470 0eee 8202     		.2byte	0x282
 2471 0ef0 78050000 		.4byte	0x578
 2472 0ef4 20       		.byte	0x20
 2473 0ef5 09       		.uleb128 0x9
 2474 0ef6 B2130000 		.4byte	.LASF350
 2475 0efa 0F       		.byte	0xf
 2476 0efb 8402     		.2byte	0x284
 2477 0efd 290C0000 		.4byte	0xc29
 2478 0f01 24       		.byte	0x24
 2479 0f02 09       		.uleb128 0x9
 2480 0f03 70120000 		.4byte	.LASF351
 2481 0f07 0F       		.byte	0xf
 2482 0f08 8502     		.2byte	0x285
 2483 0f0a 9A040000 		.4byte	0x49a
 2484 0f0e 28       		.byte	0x28
 2485 0f0f 09       		.uleb128 0x9
 2486 0f10 5B170000 		.4byte	.LASF363
 2487 0f14 0F       		.byte	0xf
 2488 0f15 8602     		.2byte	0x286
 2489 0f17 78050000 		.4byte	0x578
 2490 0f1b 2C       		.byte	0x2c
 2491 0f1c 09       		.uleb128 0x9
 2492 0f1d 550B0000 		.4byte	.LASF340
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 123


 2493 0f21 0F       		.byte	0xf
 2494 0f22 8B02     		.2byte	0x28b
 2495 0f24 670E0000 		.4byte	0xe67
 2496 0f28 30       		.byte	0x30
 2497 0f29 09       		.uleb128 0x9
 2498 0f2a B71E0000 		.4byte	.LASF353
 2499 0f2e 0F       		.byte	0xf
 2500 0f2f 8E02     		.2byte	0x28e
 2501 0f31 9A040000 		.4byte	0x49a
 2502 0f35 34       		.byte	0x34
 2503 0f36 00       		.byte	0
 2504 0f37 10       		.uleb128 0x10
 2505 0f38 EA070000 		.4byte	.LASF364
 2506 0f3c 0F       		.byte	0xf
 2507 0f3d 9102     		.2byte	0x291
 2508 0f3f 730E0000 		.4byte	0xe73
 2509 0f43 1F       		.uleb128 0x1f
 2510 0f44 FD1D0000 		.4byte	.LASF365
 2511 0f48 4C       		.byte	0x4c
 2512 0f49 10       		.byte	0x10
 2513 0f4a 2F       		.byte	0x2f
 2514 0f4b 34100000 		.4byte	0x1034
 2515 0f4f 14       		.uleb128 0x14
 2516 0f50 C51D0000 		.4byte	.LASF366
 2517 0f54 10       		.byte	0x10
 2518 0f55 31       		.byte	0x31
 2519 0f56 9A040000 		.4byte	0x49a
 2520 0f5a 00       		.byte	0
 2521 0f5b 14       		.uleb128 0x14
 2522 0f5c C50E0000 		.4byte	.LASF367
 2523 0f60 10       		.byte	0x10
 2524 0f61 33       		.byte	0x33
 2525 0f62 9A040000 		.4byte	0x49a
 2526 0f66 04       		.byte	0x4
 2527 0f67 14       		.uleb128 0x14
 2528 0f68 9B140000 		.4byte	.LASF368
 2529 0f6c 10       		.byte	0x10
 2530 0f6d 34       		.byte	0x34
 2531 0f6e 9A040000 		.4byte	0x49a
 2532 0f72 08       		.byte	0x8
 2533 0f73 14       		.uleb128 0x14
 2534 0f74 38170000 		.4byte	.LASF369
 2535 0f78 10       		.byte	0x10
 2536 0f79 35       		.byte	0x35
 2537 0f7a 9A040000 		.4byte	0x49a
 2538 0f7e 0C       		.byte	0xc
 2539 0f7f 14       		.uleb128 0x14
 2540 0f80 3F070000 		.4byte	.LASF370
 2541 0f84 10       		.byte	0x10
 2542 0f85 37       		.byte	0x37
 2543 0f86 9A040000 		.4byte	0x49a
 2544 0f8a 10       		.byte	0x10
 2545 0f8b 14       		.uleb128 0x14
 2546 0f8c 70050000 		.4byte	.LASF371
 2547 0f90 10       		.byte	0x10
 2548 0f91 38       		.byte	0x38
 2549 0f92 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 124


 2550 0f96 14       		.byte	0x14
 2551 0f97 14       		.uleb128 0x14
 2552 0f98 79050000 		.4byte	.LASF372
 2553 0f9c 10       		.byte	0x10
 2554 0f9d 39       		.byte	0x39
 2555 0f9e 9A040000 		.4byte	0x49a
 2556 0fa2 18       		.byte	0x18
 2557 0fa3 14       		.uleb128 0x14
 2558 0fa4 54160000 		.4byte	.LASF373
 2559 0fa8 10       		.byte	0x10
 2560 0fa9 3A       		.byte	0x3a
 2561 0faa 2B0C0000 		.4byte	0xc2b
 2562 0fae 1C       		.byte	0x1c
 2563 0faf 14       		.uleb128 0x14
 2564 0fb0 43160000 		.4byte	.LASF374
 2565 0fb4 10       		.byte	0x10
 2566 0fb5 3C       		.byte	0x3c
 2567 0fb6 9A040000 		.4byte	0x49a
 2568 0fba 20       		.byte	0x20
 2569 0fbb 14       		.uleb128 0x14
 2570 0fbc 200A0000 		.4byte	.LASF375
 2571 0fc0 10       		.byte	0x10
 2572 0fc1 3D       		.byte	0x3d
 2573 0fc2 9A040000 		.4byte	0x49a
 2574 0fc6 24       		.byte	0x24
 2575 0fc7 14       		.uleb128 0x14
 2576 0fc8 D10D0000 		.4byte	.LASF376
 2577 0fcc 10       		.byte	0x10
 2578 0fcd 3F       		.byte	0x3f
 2579 0fce 9A040000 		.4byte	0x49a
 2580 0fd2 28       		.byte	0x28
 2581 0fd3 14       		.uleb128 0x14
 2582 0fd4 0E120000 		.4byte	.LASF377
 2583 0fd8 10       		.byte	0x10
 2584 0fd9 40       		.byte	0x40
 2585 0fda 9A040000 		.4byte	0x49a
 2586 0fde 2C       		.byte	0x2c
 2587 0fdf 14       		.uleb128 0x14
 2588 0fe0 3E080000 		.4byte	.LASF378
 2589 0fe4 10       		.byte	0x10
 2590 0fe5 42       		.byte	0x42
 2591 0fe6 9A040000 		.4byte	0x49a
 2592 0fea 30       		.byte	0x30
 2593 0feb 14       		.uleb128 0x14
 2594 0fec FA090000 		.4byte	.LASF379
 2595 0ff0 10       		.byte	0x10
 2596 0ff1 43       		.byte	0x43
 2597 0ff2 9A040000 		.4byte	0x49a
 2598 0ff6 34       		.byte	0x34
 2599 0ff7 14       		.uleb128 0x14
 2600 0ff8 F7020000 		.4byte	.LASF380
 2601 0ffc 10       		.byte	0x10
 2602 0ffd 45       		.byte	0x45
 2603 0ffe 9A040000 		.4byte	0x49a
 2604 1002 38       		.byte	0x38
 2605 1003 14       		.uleb128 0x14
 2606 1004 A3000000 		.4byte	.LASF381
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 125


 2607 1008 10       		.byte	0x10
 2608 1009 46       		.byte	0x46
 2609 100a 9A040000 		.4byte	0x49a
 2610 100e 3C       		.byte	0x3c
 2611 100f 14       		.uleb128 0x14
 2612 1010 0F040000 		.4byte	.LASF382
 2613 1014 10       		.byte	0x10
 2614 1015 48       		.byte	0x48
 2615 1016 9A040000 		.4byte	0x49a
 2616 101a 40       		.byte	0x40
 2617 101b 14       		.uleb128 0x14
 2618 101c B4160000 		.4byte	.LASF383
 2619 1020 10       		.byte	0x10
 2620 1021 49       		.byte	0x49
 2621 1022 9A040000 		.4byte	0x49a
 2622 1026 44       		.byte	0x44
 2623 1027 14       		.uleb128 0x14
 2624 1028 A40E0000 		.4byte	.LASF384
 2625 102c 10       		.byte	0x10
 2626 102d 4B       		.byte	0x4b
 2627 102e 9A040000 		.4byte	0x49a
 2628 1032 48       		.byte	0x48
 2629 1033 00       		.byte	0
 2630 1034 06       		.uleb128 0x6
 2631 1035 3C150000 		.4byte	.LASF385
 2632 1039 10       		.byte	0x10
 2633 103a 4C       		.byte	0x4c
 2634 103b 430F0000 		.4byte	0xf43
 2635 103f 1A       		.uleb128 0x1a
 2636 1040 04       		.byte	0x4
 2637 1041 91070000 		.4byte	0x791
 2638 1045 02       		.uleb128 0x2
 2639 1046 01       		.byte	0x1
 2640 1047 0A040000 		.4byte	0x40a
 2641 104b 11       		.byte	0x11
 2642 104c 6E       		.byte	0x6e
 2643 104d 64100000 		.4byte	0x1064
 2644 1051 04       		.uleb128 0x4
 2645 1052 2D130000 		.4byte	.LASF386
 2646 1056 00       		.byte	0
 2647 1057 04       		.uleb128 0x4
 2648 1058 3B190000 		.4byte	.LASF387
 2649 105c 01       		.byte	0x1
 2650 105d 04       		.uleb128 0x4
 2651 105e A4100000 		.4byte	.LASF388
 2652 1062 02       		.byte	0x2
 2653 1063 00       		.byte	0
 2654 1064 06       		.uleb128 0x6
 2655 1065 C5130000 		.4byte	.LASF389
 2656 1069 12       		.byte	0x12
 2657 106a 3F       		.byte	0x3f
 2658 106b 9A040000 		.4byte	0x49a
 2659 106f 06       		.uleb128 0x6
 2660 1070 1B0F0000 		.4byte	.LASF390
 2661 1074 13       		.byte	0x13
 2662 1075 2E       		.byte	0x2e
 2663 1076 290C0000 		.4byte	0xc29
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 126


 2664 107a 06       		.uleb128 0x6
 2665 107b 5A200000 		.4byte	.LASF391
 2666 107f 14       		.byte	0x14
 2667 1080 25       		.byte	0x25
 2668 1081 6F100000 		.4byte	0x106f
 2669 1085 20       		.uleb128 0x20
 2670 1086 BA030000 		.4byte	.LASF392
 2671 108a 03       		.byte	0x3
 2672 108b 6503     		.2byte	0x365
 2673 108d 03       		.byte	0x3
 2674 108e 20       		.uleb128 0x20
 2675 108f BE040000 		.4byte	.LASF393
 2676 1093 03       		.byte	0x3
 2677 1094 7003     		.2byte	0x370
 2678 1096 03       		.byte	0x3
 2679 1097 21       		.uleb128 0x21
 2680 1098 F9080000 		.4byte	.LASF398
 2681 109c 02       		.byte	0x2
 2682 109d 2503     		.2byte	0x325
 2683 109f 03       		.byte	0x3
 2684 10a0 C9100000 		.4byte	0x10c9
 2685 10a4 22       		.uleb128 0x22
 2686 10a5 10080000 		.4byte	.LASF394
 2687 10a9 02       		.byte	0x2
 2688 10aa 2503     		.2byte	0x325
 2689 10ac 3F100000 		.4byte	0x103f
 2690 10b0 22       		.uleb128 0x22
 2691 10b1 591D0000 		.4byte	.LASF395
 2692 10b5 02       		.byte	0x2
 2693 10b6 2503     		.2byte	0x325
 2694 10b8 9A040000 		.4byte	0x49a
 2695 10bc 22       		.uleb128 0x22
 2696 10bd 850A0000 		.4byte	.LASF396
 2697 10c1 02       		.byte	0x2
 2698 10c2 2503     		.2byte	0x325
 2699 10c4 9A040000 		.4byte	0x49a
 2700 10c8 00       		.byte	0
 2701 10c9 23       		.uleb128 0x23
 2702 10ca 921E0000 		.4byte	.LASF397
 2703 10ce 03       		.byte	0x3
 2704 10cf 81       		.byte	0x81
 2705 10d0 03       		.byte	0x3
 2706 10d1 21       		.uleb128 0x21
 2707 10d2 A11A0000 		.4byte	.LASF399
 2708 10d6 04       		.byte	0x4
 2709 10d7 8D06     		.2byte	0x68d
 2710 10d9 03       		.byte	0x3
 2711 10da EB100000 		.4byte	0x10eb
 2712 10de 22       		.uleb128 0x22
 2713 10df 381C0000 		.4byte	.LASF400
 2714 10e3 04       		.byte	0x4
 2715 10e4 8D06     		.2byte	0x68d
 2716 10e6 ED030000 		.4byte	0x3ed
 2717 10ea 00       		.byte	0
 2718 10eb 21       		.uleb128 0x21
 2719 10ec 2F1E0000 		.4byte	.LASF401
 2720 10f0 04       		.byte	0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 127


 2721 10f1 E606     		.2byte	0x6e6
 2722 10f3 03       		.byte	0x3
 2723 10f4 05110000 		.4byte	0x1105
 2724 10f8 22       		.uleb128 0x22
 2725 10f9 381C0000 		.4byte	.LASF400
 2726 10fd 04       		.byte	0x4
 2727 10fe E606     		.2byte	0x6e6
 2728 1100 ED030000 		.4byte	0x3ed
 2729 1104 00       		.byte	0
 2730 1105 21       		.uleb128 0x21
 2731 1106 50070000 		.4byte	.LASF402
 2732 110a 02       		.byte	0x2
 2733 110b 3E06     		.2byte	0x63e
 2734 110d 03       		.byte	0x3
 2735 110e 2B110000 		.4byte	0x112b
 2736 1112 22       		.uleb128 0x22
 2737 1113 10080000 		.4byte	.LASF394
 2738 1117 02       		.byte	0x2
 2739 1118 3E06     		.2byte	0x63e
 2740 111a 3F100000 		.4byte	0x103f
 2741 111e 22       		.uleb128 0x22
 2742 111f 591D0000 		.4byte	.LASF395
 2743 1123 02       		.byte	0x2
 2744 1124 3E06     		.2byte	0x63e
 2745 1126 9A040000 		.4byte	0x49a
 2746 112a 00       		.byte	0
 2747 112b 21       		.uleb128 0x21
 2748 112c 9A0D0000 		.4byte	.LASF403
 2749 1130 04       		.byte	0x4
 2750 1131 B106     		.2byte	0x6b1
 2751 1133 03       		.byte	0x3
 2752 1134 45110000 		.4byte	0x1145
 2753 1138 22       		.uleb128 0x22
 2754 1139 381C0000 		.4byte	.LASF400
 2755 113d 04       		.byte	0x4
 2756 113e B106     		.2byte	0x6b1
 2757 1140 ED030000 		.4byte	0x3ed
 2758 1144 00       		.byte	0
 2759 1145 24       		.uleb128 0x24
 2760 1146 29170000 		.4byte	.LASF458
 2761 114a 01       		.byte	0x1
 2762 114b 25       		.byte	0x25
 2763 114c 00000000 		.4byte	.LFB660
 2764 1150 68010000 		.4byte	.LFE660-.LFB660
 2765 1154 01       		.uleb128 0x1
 2766 1155 9C       		.byte	0x9c
 2767 1156 22140000 		.4byte	0x1422
 2768 115a 25       		.uleb128 0x25
 2769 115b 97100000 		.4byte	0x1097
 2770 115f 3A000000 		.4byte	.LBB47
 2771 1163 06000000 		.4byte	.LBE47-.LBB47
 2772 1167 01       		.byte	0x1
 2773 1168 3C       		.byte	0x3c
 2774 1169 89110000 		.4byte	0x1189
 2775 116d 26       		.uleb128 0x26
 2776 116e BC100000 		.4byte	0x10bc
 2777 1172 00000000 		.4byte	.LLST0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 128


 2778 1176 26       		.uleb128 0x26
 2779 1177 B0100000 		.4byte	0x10b0
 2780 117b 14000000 		.4byte	.LLST1
 2781 117f 26       		.uleb128 0x26
 2782 1180 A4100000 		.4byte	0x10a4
 2783 1184 28000000 		.4byte	.LLST2
 2784 1188 00       		.byte	0
 2785 1189 25       		.uleb128 0x25
 2786 118a 97100000 		.4byte	0x1097
 2787 118e 40000000 		.4byte	.LBB49
 2788 1192 06000000 		.4byte	.LBE49-.LBB49
 2789 1196 01       		.byte	0x1
 2790 1197 3D       		.byte	0x3d
 2791 1198 B8110000 		.4byte	0x11b8
 2792 119c 26       		.uleb128 0x26
 2793 119d BC100000 		.4byte	0x10bc
 2794 11a1 40000000 		.4byte	.LLST3
 2795 11a5 26       		.uleb128 0x26
 2796 11a6 B0100000 		.4byte	0x10b0
 2797 11aa 40000000 		.4byte	.LLST3
 2798 11ae 26       		.uleb128 0x26
 2799 11af A4100000 		.4byte	0x10a4
 2800 11b3 54000000 		.4byte	.LLST5
 2801 11b7 00       		.byte	0
 2802 11b8 25       		.uleb128 0x25
 2803 11b9 97100000 		.4byte	0x1097
 2804 11bd 46000000 		.4byte	.LBB51
 2805 11c1 06000000 		.4byte	.LBE51-.LBB51
 2806 11c5 01       		.byte	0x1
 2807 11c6 3E       		.byte	0x3e
 2808 11c7 E7110000 		.4byte	0x11e7
 2809 11cb 26       		.uleb128 0x26
 2810 11cc BC100000 		.4byte	0x10bc
 2811 11d0 6C000000 		.4byte	.LLST6
 2812 11d4 26       		.uleb128 0x26
 2813 11d5 B0100000 		.4byte	0x10b0
 2814 11d9 80000000 		.4byte	.LLST7
 2815 11dd 26       		.uleb128 0x26
 2816 11de A4100000 		.4byte	0x10a4
 2817 11e2 94000000 		.4byte	.LLST8
 2818 11e6 00       		.byte	0
 2819 11e7 25       		.uleb128 0x25
 2820 11e8 97100000 		.4byte	0x1097
 2821 11ec 7C000000 		.4byte	.LBB53
 2822 11f0 06000000 		.4byte	.LBE53-.LBB53
 2823 11f4 01       		.byte	0x1
 2824 11f5 56       		.byte	0x56
 2825 11f6 16120000 		.4byte	0x1216
 2826 11fa 26       		.uleb128 0x26
 2827 11fb BC100000 		.4byte	0x10bc
 2828 11ff AC000000 		.4byte	.LLST9
 2829 1203 26       		.uleb128 0x26
 2830 1204 B0100000 		.4byte	0x10b0
 2831 1208 C0000000 		.4byte	.LLST10
 2832 120c 26       		.uleb128 0x26
 2833 120d A4100000 		.4byte	0x10a4
 2834 1211 D4000000 		.4byte	.LLST11
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 129


 2835 1215 00       		.byte	0
 2836 1216 25       		.uleb128 0x25
 2837 1217 97100000 		.4byte	0x1097
 2838 121b 82000000 		.4byte	.LBB55
 2839 121f 08000000 		.4byte	.LBE55-.LBB55
 2840 1223 01       		.byte	0x1
 2841 1224 57       		.byte	0x57
 2842 1225 45120000 		.4byte	0x1245
 2843 1229 26       		.uleb128 0x26
 2844 122a BC100000 		.4byte	0x10bc
 2845 122e EC000000 		.4byte	.LLST12
 2846 1232 26       		.uleb128 0x26
 2847 1233 B0100000 		.4byte	0x10b0
 2848 1237 EC000000 		.4byte	.LLST12
 2849 123b 26       		.uleb128 0x26
 2850 123c A4100000 		.4byte	0x10a4
 2851 1240 00010000 		.4byte	.LLST14
 2852 1244 00       		.byte	0
 2853 1245 25       		.uleb128 0x25
 2854 1246 97100000 		.4byte	0x1097
 2855 124a 8A000000 		.4byte	.LBB57
 2856 124e 06000000 		.4byte	.LBE57-.LBB57
 2857 1252 01       		.byte	0x1
 2858 1253 5B       		.byte	0x5b
 2859 1254 74120000 		.4byte	0x1274
 2860 1258 26       		.uleb128 0x26
 2861 1259 BC100000 		.4byte	0x10bc
 2862 125d 18010000 		.4byte	.LLST15
 2863 1261 26       		.uleb128 0x26
 2864 1262 B0100000 		.4byte	0x10b0
 2865 1266 2C010000 		.4byte	.LLST16
 2866 126a 26       		.uleb128 0x26
 2867 126b A4100000 		.4byte	0x10a4
 2868 126f 40010000 		.4byte	.LLST17
 2869 1273 00       		.byte	0
 2870 1274 25       		.uleb128 0x25
 2871 1275 97100000 		.4byte	0x1097
 2872 1279 90000000 		.4byte	.LBB59
 2873 127d 08000000 		.4byte	.LBE59-.LBB59
 2874 1281 01       		.byte	0x1
 2875 1282 5C       		.byte	0x5c
 2876 1283 A3120000 		.4byte	0x12a3
 2877 1287 26       		.uleb128 0x26
 2878 1288 BC100000 		.4byte	0x10bc
 2879 128c 58010000 		.4byte	.LLST18
 2880 1290 26       		.uleb128 0x26
 2881 1291 B0100000 		.4byte	0x10b0
 2882 1295 6C010000 		.4byte	.LLST19
 2883 1299 26       		.uleb128 0x26
 2884 129a A4100000 		.4byte	0x10a4
 2885 129e 80010000 		.4byte	.LLST20
 2886 12a2 00       		.byte	0
 2887 12a3 25       		.uleb128 0x25
 2888 12a4 97100000 		.4byte	0x1097
 2889 12a8 98000000 		.4byte	.LBB61
 2890 12ac 06000000 		.4byte	.LBE61-.LBB61
 2891 12b0 01       		.byte	0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 130


 2892 12b1 66       		.byte	0x66
 2893 12b2 D2120000 		.4byte	0x12d2
 2894 12b6 26       		.uleb128 0x26
 2895 12b7 BC100000 		.4byte	0x10bc
 2896 12bb 98010000 		.4byte	.LLST21
 2897 12bf 26       		.uleb128 0x26
 2898 12c0 B0100000 		.4byte	0x10b0
 2899 12c4 AC010000 		.4byte	.LLST22
 2900 12c8 26       		.uleb128 0x26
 2901 12c9 A4100000 		.4byte	0x10a4
 2902 12cd C0010000 		.4byte	.LLST23
 2903 12d1 00       		.byte	0
 2904 12d2 25       		.uleb128 0x25
 2905 12d3 97100000 		.4byte	0x1097
 2906 12d7 9E000000 		.4byte	.LBB63
 2907 12db 08000000 		.4byte	.LBE63-.LBB63
 2908 12df 01       		.byte	0x1
 2909 12e0 67       		.byte	0x67
 2910 12e1 01130000 		.4byte	0x1301
 2911 12e5 26       		.uleb128 0x26
 2912 12e6 BC100000 		.4byte	0x10bc
 2913 12ea D8010000 		.4byte	.LLST24
 2914 12ee 26       		.uleb128 0x26
 2915 12ef B0100000 		.4byte	0x10b0
 2916 12f3 D8010000 		.4byte	.LLST24
 2917 12f7 26       		.uleb128 0x26
 2918 12f8 A4100000 		.4byte	0x10a4
 2919 12fc EC010000 		.4byte	.LLST26
 2920 1300 00       		.byte	0
 2921 1301 25       		.uleb128 0x25
 2922 1302 97100000 		.4byte	0x1097
 2923 1306 A6000000 		.4byte	.LBB65
 2924 130a 06000000 		.4byte	.LBE65-.LBB65
 2925 130e 01       		.byte	0x1
 2926 130f 68       		.byte	0x68
 2927 1310 30130000 		.4byte	0x1330
 2928 1314 26       		.uleb128 0x26
 2929 1315 BC100000 		.4byte	0x10bc
 2930 1319 04020000 		.4byte	.LLST27
 2931 131d 26       		.uleb128 0x26
 2932 131e B0100000 		.4byte	0x10b0
 2933 1322 18020000 		.4byte	.LLST28
 2934 1326 26       		.uleb128 0x26
 2935 1327 A4100000 		.4byte	0x10a4
 2936 132b 2C020000 		.4byte	.LLST29
 2937 132f 00       		.byte	0
 2938 1330 27       		.uleb128 0x27
 2939 1331 B4000000 		.4byte	.LBB67
 2940 1335 68000000 		.4byte	.LBE67-.LBB67
 2941 1339 A2130000 		.4byte	0x13a2
 2942 133d 28       		.uleb128 0x28
 2943 133e 8E060000 		.4byte	.LASF404
 2944 1342 01       		.byte	0x1
 2945 1343 6D       		.byte	0x6d
 2946 1344 60040000 		.4byte	0x460
 2947 1348 44020000 		.4byte	.LLST30
 2948 134c 28       		.uleb128 0x28
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 131


 2949 134d A40F0000 		.4byte	.LASF405
 2950 1351 01       		.byte	0x1
 2951 1352 6E       		.byte	0x6e
 2952 1353 60040000 		.4byte	0x460
 2953 1357 79020000 		.4byte	.LLST31
 2954 135b 29       		.uleb128 0x29
 2955 135c B8000000 		.4byte	.LVL17
 2956 1360 AA170000 		.4byte	0x17aa
 2957 1364 29       		.uleb128 0x29
 2958 1365 C2000000 		.4byte	.LVL19
 2959 1369 B5170000 		.4byte	0x17b5
 2960 136d 29       		.uleb128 0x29
 2961 136e C6000000 		.4byte	.LVL20
 2962 1372 C0170000 		.4byte	0x17c0
 2963 1376 29       		.uleb128 0x29
 2964 1377 CC000000 		.4byte	.LVL21
 2965 137b CB170000 		.4byte	0x17cb
 2966 137f 2A       		.uleb128 0x2a
 2967 1380 D2000000 		.4byte	.LVL22
 2968 1384 D6170000 		.4byte	0x17d6
 2969 1388 92130000 		.4byte	0x1392
 2970 138c 2B       		.uleb128 0x2b
 2971 138d 01       		.uleb128 0x1
 2972 138e 50       		.byte	0x50
 2973 138f 01       		.uleb128 0x1
 2974 1390 32       		.byte	0x32
 2975 1391 00       		.byte	0
 2976 1392 2C       		.uleb128 0x2c
 2977 1393 DA000000 		.4byte	.LVL25
 2978 1397 D6170000 		.4byte	0x17d6
 2979 139b 2B       		.uleb128 0x2b
 2980 139c 01       		.uleb128 0x1
 2981 139d 50       		.byte	0x50
 2982 139e 01       		.uleb128 0x1
 2983 139f 31       		.byte	0x31
 2984 13a0 00       		.byte	0
 2985 13a1 00       		.byte	0
 2986 13a2 29       		.uleb128 0x29
 2987 13a3 06000000 		.4byte	.LVL0
 2988 13a7 E2170000 		.4byte	0x17e2
 2989 13ab 29       		.uleb128 0x29
 2990 13ac 0A000000 		.4byte	.LVL1
 2991 13b0 ED170000 		.4byte	0x17ed
 2992 13b4 29       		.uleb128 0x29
 2993 13b5 1C000000 		.4byte	.LVL2
 2994 13b9 ED170000 		.4byte	0x17ed
 2995 13bd 29       		.uleb128 0x29
 2996 13be 2C000000 		.4byte	.LVL3
 2997 13c2 F8170000 		.4byte	0x17f8
 2998 13c6 2A       		.uleb128 0x2a
 2999 13c7 3A000000 		.4byte	.LVL4
 3000 13cb 03180000 		.4byte	0x1803
 3001 13cf E6130000 		.4byte	0x13e6
 3002 13d3 2B       		.uleb128 0x2b
 3003 13d4 01       		.uleb128 0x1
 3004 13d5 50       		.byte	0x50
 3005 13d6 05       		.uleb128 0x5
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 132


 3006 13d7 03       		.byte	0x3
 3007 13d8 00000000 		.4byte	IR_data
 3008 13dc 2B       		.uleb128 0x2b
 3009 13dd 01       		.uleb128 0x1
 3010 13de 51       		.byte	0x51
 3011 13df 05       		.uleb128 0x5
 3012 13e0 03       		.byte	0x3
 3013 13e1 00000000 		.4byte	RED_data
 3014 13e5 00       		.byte	0
 3015 13e6 29       		.uleb128 0x29
 3016 13e7 58000000 		.4byte	.LVL8
 3017 13eb 0E180000 		.4byte	0x180e
 3018 13ef 29       		.uleb128 0x29
 3019 13f0 20010000 		.4byte	.LVL28
 3020 13f4 19180000 		.4byte	0x1819
 3021 13f8 2A       		.uleb128 0x2a
 3022 13f9 28010000 		.4byte	.LVL29
 3023 13fd 24180000 		.4byte	0x1824
 3024 1401 10140000 		.4byte	0x1410
 3025 1405 2B       		.uleb128 0x2b
 3026 1406 01       		.uleb128 0x1
 3027 1407 50       		.byte	0x50
 3028 1408 01       		.uleb128 0x1
 3029 1409 31       		.byte	0x31
 3030 140a 2B       		.uleb128 0x2b
 3031 140b 01       		.uleb128 0x1
 3032 140c 51       		.byte	0x51
 3033 140d 01       		.uleb128 0x1
 3034 140e 31       		.byte	0x31
 3035 140f 00       		.byte	0
 3036 1410 2C       		.uleb128 0x2c
 3037 1411 30010000 		.4byte	.LVL30
 3038 1415 2F180000 		.4byte	0x182f
 3039 1419 2B       		.uleb128 0x2b
 3040 141a 01       		.uleb128 0x1
 3041 141b 50       		.byte	0x50
 3042 141c 03       		.uleb128 0x3
 3043 141d 0A       		.byte	0xa
 3044 141e E803     		.2byte	0x3e8
 3045 1420 00       		.byte	0
 3046 1421 00       		.byte	0
 3047 1422 2D       		.uleb128 0x2d
 3048 1423 461E0000 		.4byte	.LASF459
 3049 1427 01       		.byte	0x1
 3050 1428 9E       		.byte	0x9e
 3051 1429 60040000 		.4byte	0x460
 3052 142d 00000000 		.4byte	.LFB661
 3053 1431 04010000 		.4byte	.LFE661-.LFB661
 3054 1435 01       		.uleb128 0x1
 3055 1436 9C       		.byte	0x9c
 3056 1437 27160000 		.4byte	0x1627
 3057 143b 2E       		.uleb128 0x2e
 3058 143c C9100000 		.4byte	0x10c9
 3059 1440 04000000 		.4byte	.LBB68
 3060 1444 02000000 		.4byte	.LBE68-.LBB68
 3061 1448 01       		.byte	0x1
 3062 1449 A1       		.byte	0xa1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 133


 3063 144a 25       		.uleb128 0x25
 3064 144b 97100000 		.4byte	0x1097
 3065 144f 0A000000 		.4byte	.LBB70
 3066 1453 06000000 		.4byte	.LBE70-.LBB70
 3067 1457 01       		.byte	0x1
 3068 1458 A4       		.byte	0xa4
 3069 1459 79140000 		.4byte	0x1479
 3070 145d 26       		.uleb128 0x26
 3071 145e BC100000 		.4byte	0x10bc
 3072 1462 98020000 		.4byte	.LLST32
 3073 1466 26       		.uleb128 0x26
 3074 1467 B0100000 		.4byte	0x10b0
 3075 146b AC020000 		.4byte	.LLST33
 3076 146f 26       		.uleb128 0x26
 3077 1470 A4100000 		.4byte	0x10a4
 3078 1474 C0020000 		.4byte	.LLST34
 3079 1478 00       		.byte	0
 3080 1479 25       		.uleb128 0x25
 3081 147a 2B110000 		.4byte	0x112b
 3082 147e 16000000 		.4byte	.LBB72
 3083 1482 20000000 		.4byte	.LBE72-.LBB72
 3084 1486 01       		.byte	0x1
 3085 1487 A6       		.byte	0xa6
 3086 1488 B6140000 		.4byte	0x14b6
 3087 148c 26       		.uleb128 0x26
 3088 148d 38110000 		.4byte	0x1138
 3089 1491 D8020000 		.4byte	.LLST35
 3090 1495 2F       		.uleb128 0x2f
 3091 1496 8E100000 		.4byte	0x108e
 3092 149a 2E000000 		.4byte	.LBB74
 3093 149e 04000000 		.4byte	.LBE74-.LBB74
 3094 14a2 04       		.byte	0x4
 3095 14a3 B606     		.2byte	0x6b6
 3096 14a5 2F       		.uleb128 0x2f
 3097 14a6 85100000 		.4byte	0x1085
 3098 14aa 32000000 		.4byte	.LBB76
 3099 14ae 04000000 		.4byte	.LBE76-.LBB76
 3100 14b2 04       		.byte	0x4
 3101 14b3 B706     		.2byte	0x6b7
 3102 14b5 00       		.byte	0
 3103 14b6 25       		.uleb128 0x25
 3104 14b7 05110000 		.4byte	0x1105
 3105 14bb 36000000 		.4byte	.LBB78
 3106 14bf 0A000000 		.4byte	.LBE78-.LBB78
 3107 14c3 01       		.byte	0x1
 3108 14c4 A7       		.byte	0xa7
 3109 14c5 DC140000 		.4byte	0x14dc
 3110 14c9 26       		.uleb128 0x26
 3111 14ca 1E110000 		.4byte	0x111e
 3112 14ce EB020000 		.4byte	.LLST36
 3113 14d2 26       		.uleb128 0x26
 3114 14d3 12110000 		.4byte	0x1112
 3115 14d7 FF020000 		.4byte	.LLST37
 3116 14db 00       		.byte	0
 3117 14dc 25       		.uleb128 0x25
 3118 14dd EB100000 		.4byte	0x10eb
 3119 14e1 46000000 		.4byte	.LBB80
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 134


 3120 14e5 18000000 		.4byte	.LBE80-.LBB80
 3121 14e9 01       		.byte	0x1
 3122 14ea A8       		.byte	0xa8
 3123 14eb F9140000 		.4byte	0x14f9
 3124 14ef 26       		.uleb128 0x26
 3125 14f0 F8100000 		.4byte	0x10f8
 3126 14f4 17030000 		.4byte	.LLST38
 3127 14f8 00       		.byte	0
 3128 14f9 25       		.uleb128 0x25
 3129 14fa EB100000 		.4byte	0x10eb
 3130 14fe 6C000000 		.4byte	.LBB82
 3131 1502 16000000 		.4byte	.LBE82-.LBB82
 3132 1506 01       		.byte	0x1
 3133 1507 AB       		.byte	0xab
 3134 1508 16150000 		.4byte	0x1516
 3135 150c 26       		.uleb128 0x26
 3136 150d F8100000 		.4byte	0x10f8
 3137 1511 2A030000 		.4byte	.LLST39
 3138 1515 00       		.byte	0
 3139 1516 25       		.uleb128 0x25
 3140 1517 D1100000 		.4byte	0x10d1
 3141 151b 82000000 		.4byte	.LBB84
 3142 151f 16000000 		.4byte	.LBE84-.LBB84
 3143 1523 01       		.byte	0x1
 3144 1524 AC       		.byte	0xac
 3145 1525 33150000 		.4byte	0x1533
 3146 1529 26       		.uleb128 0x26
 3147 152a DE100000 		.4byte	0x10de
 3148 152e 3D030000 		.4byte	.LLST40
 3149 1532 00       		.byte	0
 3150 1533 29       		.uleb128 0x29
 3151 1534 0A000000 		.4byte	.LVL31
 3152 1538 3B180000 		.4byte	0x183b
 3153 153c 2A       		.uleb128 0x2a
 3154 153d 68000000 		.4byte	.LVL40
 3155 1541 46180000 		.4byte	0x1846
 3156 1545 50150000 		.4byte	0x1550
 3157 1549 2B       		.uleb128 0x2b
 3158 154a 01       		.uleb128 0x1
 3159 154b 50       		.byte	0x50
 3160 154c 02       		.uleb128 0x2
 3161 154d 74       		.byte	0x74
 3162 154e 00       		.sleb128 0
 3163 154f 00       		.byte	0
 3164 1550 29       		.uleb128 0x29
 3165 1551 9C000000 		.4byte	.LVL45
 3166 1555 52180000 		.4byte	0x1852
 3167 1559 29       		.uleb128 0x29
 3168 155a A0000000 		.4byte	.LVL46
 3169 155e 5D180000 		.4byte	0x185d
 3170 1562 2A       		.uleb128 0x2a
 3171 1563 A6000000 		.4byte	.LVL47
 3172 1567 69180000 		.4byte	0x1869
 3173 156b 75150000 		.4byte	0x1575
 3174 156f 2B       		.uleb128 0x2b
 3175 1570 01       		.uleb128 0x1
 3176 1571 50       		.byte	0x50
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 135


 3177 1572 01       		.uleb128 0x1
 3178 1573 44       		.byte	0x44
 3179 1574 00       		.byte	0
 3180 1575 2A       		.uleb128 0x2a
 3181 1576 AC000000 		.4byte	.LVL48
 3182 157a 74180000 		.4byte	0x1874
 3183 157e 88150000 		.4byte	0x1588
 3184 1582 2B       		.uleb128 0x2b
 3185 1583 01       		.uleb128 0x1
 3186 1584 50       		.byte	0x50
 3187 1585 01       		.uleb128 0x1
 3188 1586 31       		.byte	0x31
 3189 1587 00       		.byte	0
 3190 1588 2A       		.uleb128 0x2a
 3191 1589 B2000000 		.4byte	.LVL49
 3192 158d 7F180000 		.4byte	0x187f
 3193 1591 9B150000 		.4byte	0x159b
 3194 1595 2B       		.uleb128 0x2b
 3195 1596 01       		.uleb128 0x1
 3196 1597 50       		.byte	0x50
 3197 1598 01       		.uleb128 0x1
 3198 1599 31       		.byte	0x31
 3199 159a 00       		.byte	0
 3200 159b 2A       		.uleb128 0x2a
 3201 159c B8000000 		.4byte	.LVL50
 3202 15a0 8B180000 		.4byte	0x188b
 3203 15a4 AE150000 		.4byte	0x15ae
 3204 15a8 2B       		.uleb128 0x2b
 3205 15a9 01       		.uleb128 0x1
 3206 15aa 50       		.byte	0x50
 3207 15ab 01       		.uleb128 0x1
 3208 15ac 30       		.byte	0x30
 3209 15ad 00       		.byte	0
 3210 15ae 2A       		.uleb128 0x2a
 3211 15af C0000000 		.4byte	.LVL51
 3212 15b3 97180000 		.4byte	0x1897
 3213 15b7 C5150000 		.4byte	0x15c5
 3214 15bb 2B       		.uleb128 0x2b
 3215 15bc 01       		.uleb128 0x1
 3216 15bd 50       		.byte	0x50
 3217 15be 05       		.uleb128 0x5
 3218 15bf 0C       		.byte	0xc
 3219 15c0 FFFFFF00 		.4byte	0xffffff
 3220 15c4 00       		.byte	0
 3221 15c5 29       		.uleb128 0x29
 3222 15c6 C4000000 		.4byte	.LVL52
 3223 15ca A3180000 		.4byte	0x18a3
 3224 15ce 2A       		.uleb128 0x2a
 3225 15cf CC000000 		.4byte	.LVL53
 3226 15d3 24180000 		.4byte	0x1824
 3227 15d7 E6150000 		.4byte	0x15e6
 3228 15db 2B       		.uleb128 0x2b
 3229 15dc 01       		.uleb128 0x1
 3230 15dd 50       		.byte	0x50
 3231 15de 01       		.uleb128 0x1
 3232 15df 31       		.byte	0x31
 3233 15e0 2B       		.uleb128 0x2b
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 136


 3234 15e1 01       		.uleb128 0x1
 3235 15e2 51       		.byte	0x51
 3236 15e3 01       		.uleb128 0x1
 3237 15e4 31       		.byte	0x31
 3238 15e5 00       		.byte	0
 3239 15e6 2A       		.uleb128 0x2a
 3240 15e7 DE000000 		.4byte	.LVL54
 3241 15eb AF180000 		.4byte	0x18af
 3242 15ef 1D160000 		.4byte	0x161d
 3243 15f3 2B       		.uleb128 0x2b
 3244 15f4 01       		.uleb128 0x1
 3245 15f5 50       		.byte	0x50
 3246 15f6 05       		.uleb128 0x5
 3247 15f7 03       		.byte	0x3
 3248 15f8 00000000 		.4byte	Task_principal
 3249 15fc 2B       		.uleb128 0x2b
 3250 15fd 01       		.uleb128 0x1
 3251 15fe 51       		.byte	0x51
 3252 15ff 05       		.uleb128 0x5
 3253 1600 03       		.byte	0x3
 3254 1601 00000000 		.4byte	.LC0
 3255 1605 2B       		.uleb128 0x2b
 3256 1606 01       		.uleb128 0x1
 3257 1607 52       		.byte	0x52
 3258 1608 02       		.uleb128 0x2
 3259 1609 08       		.byte	0x8
 3260 160a 80       		.byte	0x80
 3261 160b 2B       		.uleb128 0x2b
 3262 160c 01       		.uleb128 0x1
 3263 160d 53       		.byte	0x53
 3264 160e 01       		.uleb128 0x1
 3265 160f 30       		.byte	0x30
 3266 1610 2B       		.uleb128 0x2b
 3267 1611 02       		.uleb128 0x2
 3268 1612 7D       		.byte	0x7d
 3269 1613 00       		.sleb128 0
 3270 1614 01       		.uleb128 0x1
 3271 1615 36       		.byte	0x36
 3272 1616 2B       		.uleb128 0x2b
 3273 1617 02       		.uleb128 0x2
 3274 1618 7D       		.byte	0x7d
 3275 1619 04       		.sleb128 4
 3276 161a 01       		.uleb128 0x1
 3277 161b 30       		.byte	0x30
 3278 161c 00       		.byte	0
 3279 161d 29       		.uleb128 0x29
 3280 161e E2000000 		.4byte	.LVL55
 3281 1622 BB180000 		.4byte	0x18bb
 3282 1626 00       		.byte	0
 3283 1627 30       		.uleb128 0x30
 3284 1628 A7160000 		.4byte	.LASF406
 3285 162c 04       		.byte	0x4
 3286 162d F907     		.2byte	0x7f9
 3287 162f 33160000 		.4byte	0x1633
 3288 1633 0E       		.uleb128 0xe
 3289 1634 8F040000 		.4byte	0x48f
 3290 1638 31       		.uleb128 0x31
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 137


 3291 1639 CB000000 		.4byte	.LASF407
 3292 163d 0A       		.byte	0xa
 3293 163e A7       		.byte	0xa7
 3294 163f 43160000 		.4byte	0x1643
 3295 1643 1A       		.uleb128 0x1a
 3296 1644 04       		.byte	0x4
 3297 1645 49160000 		.4byte	0x1649
 3298 1649 11       		.uleb128 0x11
 3299 164a C10B0000 		.4byte	0xbc1
 3300 164e 31       		.uleb128 0x31
 3301 164f DC1F0000 		.4byte	.LASF408
 3302 1653 15       		.byte	0x15
 3303 1654 19       		.byte	0x19
 3304 1655 59160000 		.4byte	0x1659
 3305 1659 11       		.uleb128 0x11
 3306 165a 1D0C0000 		.4byte	0xc1d
 3307 165e 31       		.uleb128 0x31
 3308 165f C4180000 		.4byte	.LASF409
 3309 1663 15       		.byte	0x15
 3310 1664 2B       		.byte	0x2b
 3311 1665 59160000 		.4byte	0x1659
 3312 1669 31       		.uleb128 0x31
 3313 166a 3A010000 		.4byte	.LASF410
 3314 166e 16       		.byte	0x16
 3315 166f 5E       		.byte	0x5e
 3316 1670 5B0E0000 		.4byte	0xe5b
 3317 1674 31       		.uleb128 0x31
 3318 1675 81100000 		.4byte	.LASF411
 3319 1679 17       		.byte	0x17
 3320 167a 1F       		.byte	0x1f
 3321 167b 7F160000 		.4byte	0x167f
 3322 167f 11       		.uleb128 0x11
 3323 1680 34100000 		.4byte	0x1034
 3324 1684 31       		.uleb128 0x31
 3325 1685 7C1D0000 		.4byte	.LASF412
 3326 1689 18       		.byte	0x18
 3327 168a 87       		.byte	0x87
 3328 168b 370F0000 		.4byte	0xf37
 3329 168f 31       		.uleb128 0x31
 3330 1690 75140000 		.4byte	.LASF413
 3331 1694 19       		.byte	0x19
 3332 1695 7F       		.byte	0x7f
 3333 1696 C00D0000 		.4byte	0xdc0
 3334 169a 31       		.uleb128 0x31
 3335 169b 1E030000 		.4byte	.LASF414
 3336 169f 1A       		.byte	0x1a
 3337 16a0 7F       		.byte	0x7f
 3338 16a1 C00D0000 		.4byte	0xdc0
 3339 16a5 32       		.uleb128 0x32
 3340 16a6 C41B0000 		.4byte	.LASF415
 3341 16aa 1B       		.byte	0x1b
 3342 16ab 14       		.byte	0x14
 3343 16ac 7A100000 		.4byte	0x107a
 3344 16b0 05       		.uleb128 0x5
 3345 16b1 03       		.byte	0x3
 3346 16b2 00000000 		.4byte	xSemaphoreI2C_MAX
 3347 16b6 32       		.uleb128 0x32
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 138


 3348 16b7 72090000 		.4byte	.LASF416
 3349 16bb 1B       		.byte	0x1b
 3350 16bc 15       		.byte	0x15
 3351 16bd 7A100000 		.4byte	0x107a
 3352 16c1 05       		.uleb128 0x5
 3353 16c2 03       		.byte	0x3
 3354 16c3 00000000 		.4byte	xSemaphoreI2C_BMI
 3355 16c7 0C       		.uleb128 0xc
 3356 16c8 78050000 		.4byte	0x578
 3357 16cc D8160000 		.4byte	0x16d8
 3358 16d0 0F       		.uleb128 0xf
 3359 16d1 71050000 		.4byte	0x571
 3360 16d5 CF07     		.2byte	0x7cf
 3361 16d7 00       		.byte	0
 3362 16d8 32       		.uleb128 0x32
 3363 16d9 290F0000 		.4byte	.LASF417
 3364 16dd 1B       		.byte	0x1b
 3365 16de 17       		.byte	0x17
 3366 16df E9160000 		.4byte	0x16e9
 3367 16e3 05       		.uleb128 0x5
 3368 16e4 03       		.byte	0x3
 3369 16e5 00000000 		.4byte	IR_data
 3370 16e9 0E       		.uleb128 0xe
 3371 16ea C7160000 		.4byte	0x16c7
 3372 16ee 32       		.uleb128 0x32
 3373 16ef 33150000 		.4byte	.LASF418
 3374 16f3 1B       		.byte	0x1b
 3375 16f4 18       		.byte	0x18
 3376 16f5 FF160000 		.4byte	0x16ff
 3377 16f9 05       		.uleb128 0x5
 3378 16fa 03       		.byte	0x3
 3379 16fb 00000000 		.4byte	RED_data
 3380 16ff 0E       		.uleb128 0xe
 3381 1700 C7160000 		.4byte	0x16c7
 3382 1704 32       		.uleb128 0x32
 3383 1705 6F1A0000 		.4byte	.LASF419
 3384 1709 01       		.byte	0x1
 3385 170a 1E       		.byte	0x1e
 3386 170b 15170000 		.4byte	0x1715
 3387 170f 05       		.uleb128 0x5
 3388 1710 03       		.byte	0x3
 3389 1711 00000000 		.4byte	FLAG_RED
 3390 1715 0E       		.uleb128 0xe
 3391 1716 60040000 		.4byte	0x460
 3392 171a 32       		.uleb128 0x32
 3393 171b 84090000 		.4byte	.LASF420
 3394 171f 01       		.byte	0x1
 3395 1720 1F       		.byte	0x1f
 3396 1721 15170000 		.4byte	0x1715
 3397 1725 05       		.uleb128 0x5
 3398 1726 03       		.byte	0x3
 3399 1727 00000000 		.4byte	FLAG_option
 3400 172b 32       		.uleb128 0x32
 3401 172c 780E0000 		.4byte	.LASF421
 3402 1730 01       		.byte	0x1
 3403 1731 20       		.byte	0x20
 3404 1732 15170000 		.4byte	0x1715
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 139


 3405 1736 05       		.uleb128 0x5
 3406 1737 03       		.byte	0x3
 3407 1738 00000000 		.4byte	FLAG_menu
 3408 173c 32       		.uleb128 0x32
 3409 173d 5B040000 		.4byte	.LASF422
 3410 1741 01       		.byte	0x1
 3411 1742 21       		.byte	0x21
 3412 1743 15170000 		.4byte	0x1715
 3413 1747 05       		.uleb128 0x5
 3414 1748 03       		.byte	0x3
 3415 1749 00000000 		.4byte	FLAG_modif
 3416 174d 31       		.uleb128 0x31
 3417 174e 1C0E0000 		.4byte	.LASF423
 3418 1752 1C       		.byte	0x1c
 3419 1753 18       		.byte	0x18
 3420 1754 15170000 		.4byte	0x1715
 3421 1758 33       		.uleb128 0x33
 3422 1759 485200   		.ascii	"HR\000"
 3423 175c 1C       		.byte	0x1c
 3424 175d 19       		.byte	0x19
 3425 175e 15170000 		.4byte	0x1715
 3426 1762 31       		.uleb128 0x31
 3427 1763 80010000 		.4byte	.LASF424
 3428 1767 1C       		.byte	0x1c
 3429 1768 1C       		.byte	0x1c
 3430 1769 15170000 		.4byte	0x1715
 3431 176d 31       		.uleb128 0x31
 3432 176e 8D010000 		.4byte	.LASF425
 3433 1772 1C       		.byte	0x1c
 3434 1773 1D       		.byte	0x1d
 3435 1774 15170000 		.4byte	0x1715
 3436 1778 31       		.uleb128 0x31
 3437 1779 B8130000 		.4byte	.LASF426
 3438 177d 1C       		.byte	0x1c
 3439 177e 1E       		.byte	0x1e
 3440 177f 15170000 		.4byte	0x1715
 3441 1783 31       		.uleb128 0x31
 3442 1784 4F010000 		.4byte	.LASF427
 3443 1788 1C       		.byte	0x1c
 3444 1789 1F       		.byte	0x1f
 3445 178a 15170000 		.4byte	0x1715
 3446 178e 31       		.uleb128 0x31
 3447 178f B51B0000 		.4byte	.LASF428
 3448 1793 1C       		.byte	0x1c
 3449 1794 20       		.byte	0x20
 3450 1795 15170000 		.4byte	0x1715
 3451 1799 32       		.uleb128 0x32
 3452 179a 07140000 		.4byte	.LASF429
 3453 179e 01       		.byte	0x1
 3454 179f 1A       		.byte	0x1a
 3455 17a0 C6050000 		.4byte	0x5c6
 3456 17a4 05       		.uleb128 0x5
 3457 17a5 03       		.byte	0x3
 3458 17a6 00000000 		.4byte	data
 3459 17aa 34       		.uleb128 0x34
 3460 17ab A61D0000 		.4byte	.LASF430
 3461 17af A61D0000 		.4byte	.LASF430
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 140


 3462 17b3 1C       		.byte	0x1c
 3463 17b4 2A       		.byte	0x2a
 3464 17b5 34       		.uleb128 0x34
 3465 17b6 6F1C0000 		.4byte	.LASF431
 3466 17ba 6F1C0000 		.4byte	.LASF431
 3467 17be 1D       		.byte	0x1d
 3468 17bf 55       		.byte	0x55
 3469 17c0 34       		.uleb128 0x34
 3470 17c1 02050000 		.4byte	.LASF432
 3471 17c5 02050000 		.4byte	.LASF432
 3472 17c9 1D       		.byte	0x1d
 3473 17ca 56       		.byte	0x56
 3474 17cb 34       		.uleb128 0x34
 3475 17cc CB120000 		.4byte	.LASF433
 3476 17d0 CB120000 		.4byte	.LASF433
 3477 17d4 1E       		.byte	0x1e
 3478 17d5 3E       		.byte	0x3e
 3479 17d6 35       		.uleb128 0x35
 3480 17d7 E3160000 		.4byte	.LASF434
 3481 17db E3160000 		.4byte	.LASF434
 3482 17df 1F       		.byte	0x1f
 3483 17e0 9904     		.2byte	0x499
 3484 17e2 34       		.uleb128 0x34
 3485 17e3 B1000000 		.4byte	.LASF435
 3486 17e7 B1000000 		.4byte	.LASF435
 3487 17eb 1B       		.byte	0x1b
 3488 17ec 27       		.byte	0x27
 3489 17ed 34       		.uleb128 0x34
 3490 17ee DA040000 		.4byte	.LASF436
 3491 17f2 DA040000 		.4byte	.LASF436
 3492 17f6 1C       		.byte	0x1c
 3493 17f7 27       		.byte	0x27
 3494 17f8 34       		.uleb128 0x34
 3495 17f9 7D020000 		.4byte	.LASF437
 3496 17fd 7D020000 		.4byte	.LASF437
 3497 1801 1B       		.byte	0x1b
 3498 1802 26       		.byte	0x26
 3499 1803 34       		.uleb128 0x34
 3500 1804 BC010000 		.4byte	.LASF438
 3501 1808 BC010000 		.4byte	.LASF438
 3502 180c 1B       		.byte	0x1b
 3503 180d 25       		.byte	0x25
 3504 180e 34       		.uleb128 0x34
 3505 180f ED190000 		.4byte	.LASF439
 3506 1813 ED190000 		.4byte	.LASF439
 3507 1817 1C       		.byte	0x1c
 3508 1818 26       		.byte	0x26
 3509 1819 34       		.uleb128 0x34
 3510 181a EC000000 		.4byte	.LASF440
 3511 181e EC000000 		.4byte	.LASF440
 3512 1822 1C       		.byte	0x1c
 3513 1823 29       		.byte	0x29
 3514 1824 34       		.uleb128 0x34
 3515 1825 6C170000 		.4byte	.LASF441
 3516 1829 6C170000 		.4byte	.LASF441
 3517 182d 1C       		.byte	0x1c
 3518 182e 2B       		.byte	0x2b
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 141


 3519 182f 35       		.uleb128 0x35
 3520 1830 5E0B0000 		.4byte	.LASF442
 3521 1834 5E0B0000 		.4byte	.LASF442
 3522 1838 20       		.byte	0x20
 3523 1839 ED02     		.2byte	0x2ed
 3524 183b 34       		.uleb128 0x34
 3525 183c C5080000 		.4byte	.LASF443
 3526 1840 C5080000 		.4byte	.LASF443
 3527 1844 18       		.byte	0x18
 3528 1845 31       		.byte	0x31
 3529 1846 35       		.uleb128 0x35
 3530 1847 31090000 		.4byte	.LASF444
 3531 184b 31090000 		.4byte	.LASF444
 3532 184f 0C       		.byte	0xc
 3533 1850 6601     		.2byte	0x166
 3534 1852 34       		.uleb128 0x34
 3535 1853 8F030000 		.4byte	.LASF445
 3536 1857 8F030000 		.4byte	.LASF445
 3537 185b 1E       		.byte	0x1e
 3538 185c 3A       		.byte	0x3a
 3539 185d 35       		.uleb128 0x35
 3540 185e 20110000 		.4byte	.LASF446
 3541 1862 20110000 		.4byte	.LASF446
 3542 1866 21       		.byte	0x21
 3543 1867 6D01     		.2byte	0x16d
 3544 1869 34       		.uleb128 0x34
 3545 186a AA150000 		.4byte	.LASF447
 3546 186e AA150000 		.4byte	.LASF447
 3547 1872 11       		.byte	0x11
 3548 1873 79       		.byte	0x79
 3549 1874 34       		.uleb128 0x34
 3550 1875 FB160000 		.4byte	.LASF448
 3551 1879 FB160000 		.4byte	.LASF448
 3552 187d 11       		.byte	0x11
 3553 187e 7A       		.byte	0x7a
 3554 187f 35       		.uleb128 0x35
 3555 1880 71010000 		.4byte	.LASF449
 3556 1884 71010000 		.4byte	.LASF449
 3557 1888 21       		.byte	0x21
 3558 1889 C501     		.2byte	0x1c5
 3559 188b 35       		.uleb128 0x35
 3560 188c 26150000 		.4byte	.LASF450
 3561 1890 26150000 		.4byte	.LASF450
 3562 1894 21       		.byte	0x21
 3563 1895 C101     		.2byte	0x1c1
 3564 1897 35       		.uleb128 0x35
 3565 1898 FA010000 		.4byte	.LASF451
 3566 189c FA010000 		.4byte	.LASF451
 3567 18a0 21       		.byte	0x21
 3568 18a1 C001     		.2byte	0x1c0
 3569 18a3 35       		.uleb128 0x35
 3570 18a4 F1200000 		.4byte	.LASF452
 3571 18a8 F1200000 		.4byte	.LASF452
 3572 18ac 21       		.byte	0x21
 3573 18ad F601     		.2byte	0x1f6
 3574 18af 35       		.uleb128 0x35
 3575 18b0 5E1C0000 		.4byte	.LASF453
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 142


 3576 18b4 5E1C0000 		.4byte	.LASF453
 3577 18b8 20       		.byte	0x20
 3578 18b9 4101     		.2byte	0x141
 3579 18bb 35       		.uleb128 0x35
 3580 18bc 781A0000 		.4byte	.LASF454
 3581 18c0 781A0000 		.4byte	.LASF454
 3582 18c4 20       		.byte	0x20
 3583 18c5 8E04     		.2byte	0x48e
 3584 18c7 00       		.byte	0
 3585              		.section	.debug_abbrev,"",%progbits
 3586              	.Ldebug_abbrev0:
 3587 0000 01       		.uleb128 0x1
 3588 0001 11       		.uleb128 0x11
 3589 0002 01       		.byte	0x1
 3590 0003 25       		.uleb128 0x25
 3591 0004 0E       		.uleb128 0xe
 3592 0005 13       		.uleb128 0x13
 3593 0006 0B       		.uleb128 0xb
 3594 0007 03       		.uleb128 0x3
 3595 0008 0E       		.uleb128 0xe
 3596 0009 1B       		.uleb128 0x1b
 3597 000a 0E       		.uleb128 0xe
 3598 000b 55       		.uleb128 0x55
 3599 000c 17       		.uleb128 0x17
 3600 000d 11       		.uleb128 0x11
 3601 000e 01       		.uleb128 0x1
 3602 000f 10       		.uleb128 0x10
 3603 0010 17       		.uleb128 0x17
 3604 0011 00       		.byte	0
 3605 0012 00       		.byte	0
 3606 0013 02       		.uleb128 0x2
 3607 0014 04       		.uleb128 0x4
 3608 0015 01       		.byte	0x1
 3609 0016 0B       		.uleb128 0xb
 3610 0017 0B       		.uleb128 0xb
 3611 0018 49       		.uleb128 0x49
 3612 0019 13       		.uleb128 0x13
 3613 001a 3A       		.uleb128 0x3a
 3614 001b 0B       		.uleb128 0xb
 3615 001c 3B       		.uleb128 0x3b
 3616 001d 0B       		.uleb128 0xb
 3617 001e 01       		.uleb128 0x1
 3618 001f 13       		.uleb128 0x13
 3619 0020 00       		.byte	0
 3620 0021 00       		.byte	0
 3621 0022 03       		.uleb128 0x3
 3622 0023 28       		.uleb128 0x28
 3623 0024 00       		.byte	0
 3624 0025 03       		.uleb128 0x3
 3625 0026 0E       		.uleb128 0xe
 3626 0027 1C       		.uleb128 0x1c
 3627 0028 0D       		.uleb128 0xd
 3628 0029 00       		.byte	0
 3629 002a 00       		.byte	0
 3630 002b 04       		.uleb128 0x4
 3631 002c 28       		.uleb128 0x28
 3632 002d 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 143


 3633 002e 03       		.uleb128 0x3
 3634 002f 0E       		.uleb128 0xe
 3635 0030 1C       		.uleb128 0x1c
 3636 0031 0B       		.uleb128 0xb
 3637 0032 00       		.byte	0
 3638 0033 00       		.byte	0
 3639 0034 05       		.uleb128 0x5
 3640 0035 24       		.uleb128 0x24
 3641 0036 00       		.byte	0
 3642 0037 0B       		.uleb128 0xb
 3643 0038 0B       		.uleb128 0xb
 3644 0039 3E       		.uleb128 0x3e
 3645 003a 0B       		.uleb128 0xb
 3646 003b 03       		.uleb128 0x3
 3647 003c 0E       		.uleb128 0xe
 3648 003d 00       		.byte	0
 3649 003e 00       		.byte	0
 3650 003f 06       		.uleb128 0x6
 3651 0040 16       		.uleb128 0x16
 3652 0041 00       		.byte	0
 3653 0042 03       		.uleb128 0x3
 3654 0043 0E       		.uleb128 0xe
 3655 0044 3A       		.uleb128 0x3a
 3656 0045 0B       		.uleb128 0xb
 3657 0046 3B       		.uleb128 0x3b
 3658 0047 0B       		.uleb128 0xb
 3659 0048 49       		.uleb128 0x49
 3660 0049 13       		.uleb128 0x13
 3661 004a 00       		.byte	0
 3662 004b 00       		.byte	0
 3663 004c 07       		.uleb128 0x7
 3664 004d 24       		.uleb128 0x24
 3665 004e 00       		.byte	0
 3666 004f 0B       		.uleb128 0xb
 3667 0050 0B       		.uleb128 0xb
 3668 0051 3E       		.uleb128 0x3e
 3669 0052 0B       		.uleb128 0xb
 3670 0053 03       		.uleb128 0x3
 3671 0054 08       		.uleb128 0x8
 3672 0055 00       		.byte	0
 3673 0056 00       		.byte	0
 3674 0057 08       		.uleb128 0x8
 3675 0058 13       		.uleb128 0x13
 3676 0059 01       		.byte	0x1
 3677 005a 0B       		.uleb128 0xb
 3678 005b 05       		.uleb128 0x5
 3679 005c 3A       		.uleb128 0x3a
 3680 005d 0B       		.uleb128 0xb
 3681 005e 3B       		.uleb128 0x3b
 3682 005f 05       		.uleb128 0x5
 3683 0060 01       		.uleb128 0x1
 3684 0061 13       		.uleb128 0x13
 3685 0062 00       		.byte	0
 3686 0063 00       		.byte	0
 3687 0064 09       		.uleb128 0x9
 3688 0065 0D       		.uleb128 0xd
 3689 0066 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 144


 3690 0067 03       		.uleb128 0x3
 3691 0068 0E       		.uleb128 0xe
 3692 0069 3A       		.uleb128 0x3a
 3693 006a 0B       		.uleb128 0xb
 3694 006b 3B       		.uleb128 0x3b
 3695 006c 05       		.uleb128 0x5
 3696 006d 49       		.uleb128 0x49
 3697 006e 13       		.uleb128 0x13
 3698 006f 38       		.uleb128 0x38
 3699 0070 0B       		.uleb128 0xb
 3700 0071 00       		.byte	0
 3701 0072 00       		.byte	0
 3702 0073 0A       		.uleb128 0xa
 3703 0074 0D       		.uleb128 0xd
 3704 0075 00       		.byte	0
 3705 0076 03       		.uleb128 0x3
 3706 0077 0E       		.uleb128 0xe
 3707 0078 3A       		.uleb128 0x3a
 3708 0079 0B       		.uleb128 0xb
 3709 007a 3B       		.uleb128 0x3b
 3710 007b 05       		.uleb128 0x5
 3711 007c 49       		.uleb128 0x49
 3712 007d 13       		.uleb128 0x13
 3713 007e 38       		.uleb128 0x38
 3714 007f 05       		.uleb128 0x5
 3715 0080 00       		.byte	0
 3716 0081 00       		.byte	0
 3717 0082 0B       		.uleb128 0xb
 3718 0083 0D       		.uleb128 0xd
 3719 0084 00       		.byte	0
 3720 0085 03       		.uleb128 0x3
 3721 0086 08       		.uleb128 0x8
 3722 0087 3A       		.uleb128 0x3a
 3723 0088 0B       		.uleb128 0xb
 3724 0089 3B       		.uleb128 0x3b
 3725 008a 05       		.uleb128 0x5
 3726 008b 49       		.uleb128 0x49
 3727 008c 13       		.uleb128 0x13
 3728 008d 38       		.uleb128 0x38
 3729 008e 05       		.uleb128 0x5
 3730 008f 00       		.byte	0
 3731 0090 00       		.byte	0
 3732 0091 0C       		.uleb128 0xc
 3733 0092 01       		.uleb128 0x1
 3734 0093 01       		.byte	0x1
 3735 0094 49       		.uleb128 0x49
 3736 0095 13       		.uleb128 0x13
 3737 0096 01       		.uleb128 0x1
 3738 0097 13       		.uleb128 0x13
 3739 0098 00       		.byte	0
 3740 0099 00       		.byte	0
 3741 009a 0D       		.uleb128 0xd
 3742 009b 21       		.uleb128 0x21
 3743 009c 00       		.byte	0
 3744 009d 49       		.uleb128 0x49
 3745 009e 13       		.uleb128 0x13
 3746 009f 2F       		.uleb128 0x2f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 145


 3747 00a0 0B       		.uleb128 0xb
 3748 00a1 00       		.byte	0
 3749 00a2 00       		.byte	0
 3750 00a3 0E       		.uleb128 0xe
 3751 00a4 35       		.uleb128 0x35
 3752 00a5 00       		.byte	0
 3753 00a6 49       		.uleb128 0x49
 3754 00a7 13       		.uleb128 0x13
 3755 00a8 00       		.byte	0
 3756 00a9 00       		.byte	0
 3757 00aa 0F       		.uleb128 0xf
 3758 00ab 21       		.uleb128 0x21
 3759 00ac 00       		.byte	0
 3760 00ad 49       		.uleb128 0x49
 3761 00ae 13       		.uleb128 0x13
 3762 00af 2F       		.uleb128 0x2f
 3763 00b0 05       		.uleb128 0x5
 3764 00b1 00       		.byte	0
 3765 00b2 00       		.byte	0
 3766 00b3 10       		.uleb128 0x10
 3767 00b4 16       		.uleb128 0x16
 3768 00b5 00       		.byte	0
 3769 00b6 03       		.uleb128 0x3
 3770 00b7 0E       		.uleb128 0xe
 3771 00b8 3A       		.uleb128 0x3a
 3772 00b9 0B       		.uleb128 0xb
 3773 00ba 3B       		.uleb128 0x3b
 3774 00bb 05       		.uleb128 0x5
 3775 00bc 49       		.uleb128 0x49
 3776 00bd 13       		.uleb128 0x13
 3777 00be 00       		.byte	0
 3778 00bf 00       		.byte	0
 3779 00c0 11       		.uleb128 0x11
 3780 00c1 26       		.uleb128 0x26
 3781 00c2 00       		.byte	0
 3782 00c3 49       		.uleb128 0x49
 3783 00c4 13       		.uleb128 0x13
 3784 00c5 00       		.byte	0
 3785 00c6 00       		.byte	0
 3786 00c7 12       		.uleb128 0x12
 3787 00c8 13       		.uleb128 0x13
 3788 00c9 01       		.byte	0x1
 3789 00ca 0B       		.uleb128 0xb
 3790 00cb 0B       		.uleb128 0xb
 3791 00cc 3A       		.uleb128 0x3a
 3792 00cd 0B       		.uleb128 0xb
 3793 00ce 3B       		.uleb128 0x3b
 3794 00cf 0B       		.uleb128 0xb
 3795 00d0 01       		.uleb128 0x1
 3796 00d1 13       		.uleb128 0x13
 3797 00d2 00       		.byte	0
 3798 00d3 00       		.byte	0
 3799 00d4 13       		.uleb128 0x13
 3800 00d5 0D       		.uleb128 0xd
 3801 00d6 00       		.byte	0
 3802 00d7 03       		.uleb128 0x3
 3803 00d8 08       		.uleb128 0x8
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 146


 3804 00d9 3A       		.uleb128 0x3a
 3805 00da 0B       		.uleb128 0xb
 3806 00db 3B       		.uleb128 0x3b
 3807 00dc 0B       		.uleb128 0xb
 3808 00dd 49       		.uleb128 0x49
 3809 00de 13       		.uleb128 0x13
 3810 00df 38       		.uleb128 0x38
 3811 00e0 0B       		.uleb128 0xb
 3812 00e1 00       		.byte	0
 3813 00e2 00       		.byte	0
 3814 00e3 14       		.uleb128 0x14
 3815 00e4 0D       		.uleb128 0xd
 3816 00e5 00       		.byte	0
 3817 00e6 03       		.uleb128 0x3
 3818 00e7 0E       		.uleb128 0xe
 3819 00e8 3A       		.uleb128 0x3a
 3820 00e9 0B       		.uleb128 0xb
 3821 00ea 3B       		.uleb128 0x3b
 3822 00eb 0B       		.uleb128 0xb
 3823 00ec 49       		.uleb128 0x49
 3824 00ed 13       		.uleb128 0x13
 3825 00ee 38       		.uleb128 0x38
 3826 00ef 0B       		.uleb128 0xb
 3827 00f0 00       		.byte	0
 3828 00f1 00       		.byte	0
 3829 00f2 15       		.uleb128 0x15
 3830 00f3 13       		.uleb128 0x13
 3831 00f4 01       		.byte	0x1
 3832 00f5 0B       		.uleb128 0xb
 3833 00f6 05       		.uleb128 0x5
 3834 00f7 3A       		.uleb128 0x3a
 3835 00f8 0B       		.uleb128 0xb
 3836 00f9 3B       		.uleb128 0x3b
 3837 00fa 0B       		.uleb128 0xb
 3838 00fb 01       		.uleb128 0x1
 3839 00fc 13       		.uleb128 0x13
 3840 00fd 00       		.byte	0
 3841 00fe 00       		.byte	0
 3842 00ff 16       		.uleb128 0x16
 3843 0100 0D       		.uleb128 0xd
 3844 0101 00       		.byte	0
 3845 0102 03       		.uleb128 0x3
 3846 0103 0E       		.uleb128 0xe
 3847 0104 3A       		.uleb128 0x3a
 3848 0105 0B       		.uleb128 0xb
 3849 0106 3B       		.uleb128 0x3b
 3850 0107 0B       		.uleb128 0xb
 3851 0108 49       		.uleb128 0x49
 3852 0109 13       		.uleb128 0x13
 3853 010a 38       		.uleb128 0x38
 3854 010b 05       		.uleb128 0x5
 3855 010c 00       		.byte	0
 3856 010d 00       		.byte	0
 3857 010e 17       		.uleb128 0x17
 3858 010f 13       		.uleb128 0x13
 3859 0110 01       		.byte	0x1
 3860 0111 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 147


 3861 0112 0B       		.uleb128 0xb
 3862 0113 3A       		.uleb128 0x3a
 3863 0114 0B       		.uleb128 0xb
 3864 0115 3B       		.uleb128 0x3b
 3865 0116 05       		.uleb128 0x5
 3866 0117 01       		.uleb128 0x1
 3867 0118 13       		.uleb128 0x13
 3868 0119 00       		.byte	0
 3869 011a 00       		.byte	0
 3870 011b 18       		.uleb128 0x18
 3871 011c 0F       		.uleb128 0xf
 3872 011d 00       		.byte	0
 3873 011e 0B       		.uleb128 0xb
 3874 011f 0B       		.uleb128 0xb
 3875 0120 00       		.byte	0
 3876 0121 00       		.byte	0
 3877 0122 19       		.uleb128 0x19
 3878 0123 04       		.uleb128 0x4
 3879 0124 01       		.byte	0x1
 3880 0125 0B       		.uleb128 0xb
 3881 0126 0B       		.uleb128 0xb
 3882 0127 49       		.uleb128 0x49
 3883 0128 13       		.uleb128 0x13
 3884 0129 3A       		.uleb128 0x3a
 3885 012a 0B       		.uleb128 0xb
 3886 012b 3B       		.uleb128 0x3b
 3887 012c 05       		.uleb128 0x5
 3888 012d 01       		.uleb128 0x1
 3889 012e 13       		.uleb128 0x13
 3890 012f 00       		.byte	0
 3891 0130 00       		.byte	0
 3892 0131 1A       		.uleb128 0x1a
 3893 0132 0F       		.uleb128 0xf
 3894 0133 00       		.byte	0
 3895 0134 0B       		.uleb128 0xb
 3896 0135 0B       		.uleb128 0xb
 3897 0136 49       		.uleb128 0x49
 3898 0137 13       		.uleb128 0x13
 3899 0138 00       		.byte	0
 3900 0139 00       		.byte	0
 3901 013a 1B       		.uleb128 0x1b
 3902 013b 15       		.uleb128 0x15
 3903 013c 01       		.byte	0x1
 3904 013d 27       		.uleb128 0x27
 3905 013e 19       		.uleb128 0x19
 3906 013f 01       		.uleb128 0x1
 3907 0140 13       		.uleb128 0x13
 3908 0141 00       		.byte	0
 3909 0142 00       		.byte	0
 3910 0143 1C       		.uleb128 0x1c
 3911 0144 05       		.uleb128 0x5
 3912 0145 00       		.byte	0
 3913 0146 49       		.uleb128 0x49
 3914 0147 13       		.uleb128 0x13
 3915 0148 00       		.byte	0
 3916 0149 00       		.byte	0
 3917 014a 1D       		.uleb128 0x1d
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 148


 3918 014b 15       		.uleb128 0x15
 3919 014c 01       		.byte	0x1
 3920 014d 27       		.uleb128 0x27
 3921 014e 19       		.uleb128 0x19
 3922 014f 49       		.uleb128 0x49
 3923 0150 13       		.uleb128 0x13
 3924 0151 01       		.uleb128 0x1
 3925 0152 13       		.uleb128 0x13
 3926 0153 00       		.byte	0
 3927 0154 00       		.byte	0
 3928 0155 1E       		.uleb128 0x1e
 3929 0156 13       		.uleb128 0x13
 3930 0157 01       		.byte	0x1
 3931 0158 03       		.uleb128 0x3
 3932 0159 0E       		.uleb128 0xe
 3933 015a 0B       		.uleb128 0xb
 3934 015b 0B       		.uleb128 0xb
 3935 015c 3A       		.uleb128 0x3a
 3936 015d 0B       		.uleb128 0xb
 3937 015e 3B       		.uleb128 0x3b
 3938 015f 05       		.uleb128 0x5
 3939 0160 01       		.uleb128 0x1
 3940 0161 13       		.uleb128 0x13
 3941 0162 00       		.byte	0
 3942 0163 00       		.byte	0
 3943 0164 1F       		.uleb128 0x1f
 3944 0165 13       		.uleb128 0x13
 3945 0166 01       		.byte	0x1
 3946 0167 03       		.uleb128 0x3
 3947 0168 0E       		.uleb128 0xe
 3948 0169 0B       		.uleb128 0xb
 3949 016a 0B       		.uleb128 0xb
 3950 016b 3A       		.uleb128 0x3a
 3951 016c 0B       		.uleb128 0xb
 3952 016d 3B       		.uleb128 0x3b
 3953 016e 0B       		.uleb128 0xb
 3954 016f 01       		.uleb128 0x1
 3955 0170 13       		.uleb128 0x13
 3956 0171 00       		.byte	0
 3957 0172 00       		.byte	0
 3958 0173 20       		.uleb128 0x20
 3959 0174 2E       		.uleb128 0x2e
 3960 0175 00       		.byte	0
 3961 0176 03       		.uleb128 0x3
 3962 0177 0E       		.uleb128 0xe
 3963 0178 3A       		.uleb128 0x3a
 3964 0179 0B       		.uleb128 0xb
 3965 017a 3B       		.uleb128 0x3b
 3966 017b 05       		.uleb128 0x5
 3967 017c 27       		.uleb128 0x27
 3968 017d 19       		.uleb128 0x19
 3969 017e 20       		.uleb128 0x20
 3970 017f 0B       		.uleb128 0xb
 3971 0180 00       		.byte	0
 3972 0181 00       		.byte	0
 3973 0182 21       		.uleb128 0x21
 3974 0183 2E       		.uleb128 0x2e
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 149


 3975 0184 01       		.byte	0x1
 3976 0185 03       		.uleb128 0x3
 3977 0186 0E       		.uleb128 0xe
 3978 0187 3A       		.uleb128 0x3a
 3979 0188 0B       		.uleb128 0xb
 3980 0189 3B       		.uleb128 0x3b
 3981 018a 05       		.uleb128 0x5
 3982 018b 27       		.uleb128 0x27
 3983 018c 19       		.uleb128 0x19
 3984 018d 20       		.uleb128 0x20
 3985 018e 0B       		.uleb128 0xb
 3986 018f 01       		.uleb128 0x1
 3987 0190 13       		.uleb128 0x13
 3988 0191 00       		.byte	0
 3989 0192 00       		.byte	0
 3990 0193 22       		.uleb128 0x22
 3991 0194 05       		.uleb128 0x5
 3992 0195 00       		.byte	0
 3993 0196 03       		.uleb128 0x3
 3994 0197 0E       		.uleb128 0xe
 3995 0198 3A       		.uleb128 0x3a
 3996 0199 0B       		.uleb128 0xb
 3997 019a 3B       		.uleb128 0x3b
 3998 019b 05       		.uleb128 0x5
 3999 019c 49       		.uleb128 0x49
 4000 019d 13       		.uleb128 0x13
 4001 019e 00       		.byte	0
 4002 019f 00       		.byte	0
 4003 01a0 23       		.uleb128 0x23
 4004 01a1 2E       		.uleb128 0x2e
 4005 01a2 00       		.byte	0
 4006 01a3 03       		.uleb128 0x3
 4007 01a4 0E       		.uleb128 0xe
 4008 01a5 3A       		.uleb128 0x3a
 4009 01a6 0B       		.uleb128 0xb
 4010 01a7 3B       		.uleb128 0x3b
 4011 01a8 0B       		.uleb128 0xb
 4012 01a9 27       		.uleb128 0x27
 4013 01aa 19       		.uleb128 0x19
 4014 01ab 20       		.uleb128 0x20
 4015 01ac 0B       		.uleb128 0xb
 4016 01ad 00       		.byte	0
 4017 01ae 00       		.byte	0
 4018 01af 24       		.uleb128 0x24
 4019 01b0 2E       		.uleb128 0x2e
 4020 01b1 01       		.byte	0x1
 4021 01b2 3F       		.uleb128 0x3f
 4022 01b3 19       		.uleb128 0x19
 4023 01b4 03       		.uleb128 0x3
 4024 01b5 0E       		.uleb128 0xe
 4025 01b6 3A       		.uleb128 0x3a
 4026 01b7 0B       		.uleb128 0xb
 4027 01b8 3B       		.uleb128 0x3b
 4028 01b9 0B       		.uleb128 0xb
 4029 01ba 27       		.uleb128 0x27
 4030 01bb 19       		.uleb128 0x19
 4031 01bc 8701     		.uleb128 0x87
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 150


 4032 01be 19       		.uleb128 0x19
 4033 01bf 11       		.uleb128 0x11
 4034 01c0 01       		.uleb128 0x1
 4035 01c1 12       		.uleb128 0x12
 4036 01c2 06       		.uleb128 0x6
 4037 01c3 40       		.uleb128 0x40
 4038 01c4 18       		.uleb128 0x18
 4039 01c5 9742     		.uleb128 0x2117
 4040 01c7 19       		.uleb128 0x19
 4041 01c8 01       		.uleb128 0x1
 4042 01c9 13       		.uleb128 0x13
 4043 01ca 00       		.byte	0
 4044 01cb 00       		.byte	0
 4045 01cc 25       		.uleb128 0x25
 4046 01cd 1D       		.uleb128 0x1d
 4047 01ce 01       		.byte	0x1
 4048 01cf 31       		.uleb128 0x31
 4049 01d0 13       		.uleb128 0x13
 4050 01d1 11       		.uleb128 0x11
 4051 01d2 01       		.uleb128 0x1
 4052 01d3 12       		.uleb128 0x12
 4053 01d4 06       		.uleb128 0x6
 4054 01d5 58       		.uleb128 0x58
 4055 01d6 0B       		.uleb128 0xb
 4056 01d7 59       		.uleb128 0x59
 4057 01d8 0B       		.uleb128 0xb
 4058 01d9 01       		.uleb128 0x1
 4059 01da 13       		.uleb128 0x13
 4060 01db 00       		.byte	0
 4061 01dc 00       		.byte	0
 4062 01dd 26       		.uleb128 0x26
 4063 01de 05       		.uleb128 0x5
 4064 01df 00       		.byte	0
 4065 01e0 31       		.uleb128 0x31
 4066 01e1 13       		.uleb128 0x13
 4067 01e2 02       		.uleb128 0x2
 4068 01e3 17       		.uleb128 0x17
 4069 01e4 00       		.byte	0
 4070 01e5 00       		.byte	0
 4071 01e6 27       		.uleb128 0x27
 4072 01e7 0B       		.uleb128 0xb
 4073 01e8 01       		.byte	0x1
 4074 01e9 11       		.uleb128 0x11
 4075 01ea 01       		.uleb128 0x1
 4076 01eb 12       		.uleb128 0x12
 4077 01ec 06       		.uleb128 0x6
 4078 01ed 01       		.uleb128 0x1
 4079 01ee 13       		.uleb128 0x13
 4080 01ef 00       		.byte	0
 4081 01f0 00       		.byte	0
 4082 01f1 28       		.uleb128 0x28
 4083 01f2 34       		.uleb128 0x34
 4084 01f3 00       		.byte	0
 4085 01f4 03       		.uleb128 0x3
 4086 01f5 0E       		.uleb128 0xe
 4087 01f6 3A       		.uleb128 0x3a
 4088 01f7 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 151


 4089 01f8 3B       		.uleb128 0x3b
 4090 01f9 0B       		.uleb128 0xb
 4091 01fa 49       		.uleb128 0x49
 4092 01fb 13       		.uleb128 0x13
 4093 01fc 02       		.uleb128 0x2
 4094 01fd 17       		.uleb128 0x17
 4095 01fe 00       		.byte	0
 4096 01ff 00       		.byte	0
 4097 0200 29       		.uleb128 0x29
 4098 0201 898201   		.uleb128 0x4109
 4099 0204 00       		.byte	0
 4100 0205 11       		.uleb128 0x11
 4101 0206 01       		.uleb128 0x1
 4102 0207 31       		.uleb128 0x31
 4103 0208 13       		.uleb128 0x13
 4104 0209 00       		.byte	0
 4105 020a 00       		.byte	0
 4106 020b 2A       		.uleb128 0x2a
 4107 020c 898201   		.uleb128 0x4109
 4108 020f 01       		.byte	0x1
 4109 0210 11       		.uleb128 0x11
 4110 0211 01       		.uleb128 0x1
 4111 0212 31       		.uleb128 0x31
 4112 0213 13       		.uleb128 0x13
 4113 0214 01       		.uleb128 0x1
 4114 0215 13       		.uleb128 0x13
 4115 0216 00       		.byte	0
 4116 0217 00       		.byte	0
 4117 0218 2B       		.uleb128 0x2b
 4118 0219 8A8201   		.uleb128 0x410a
 4119 021c 00       		.byte	0
 4120 021d 02       		.uleb128 0x2
 4121 021e 18       		.uleb128 0x18
 4122 021f 9142     		.uleb128 0x2111
 4123 0221 18       		.uleb128 0x18
 4124 0222 00       		.byte	0
 4125 0223 00       		.byte	0
 4126 0224 2C       		.uleb128 0x2c
 4127 0225 898201   		.uleb128 0x4109
 4128 0228 01       		.byte	0x1
 4129 0229 11       		.uleb128 0x11
 4130 022a 01       		.uleb128 0x1
 4131 022b 31       		.uleb128 0x31
 4132 022c 13       		.uleb128 0x13
 4133 022d 00       		.byte	0
 4134 022e 00       		.byte	0
 4135 022f 2D       		.uleb128 0x2d
 4136 0230 2E       		.uleb128 0x2e
 4137 0231 01       		.byte	0x1
 4138 0232 3F       		.uleb128 0x3f
 4139 0233 19       		.uleb128 0x19
 4140 0234 03       		.uleb128 0x3
 4141 0235 0E       		.uleb128 0xe
 4142 0236 3A       		.uleb128 0x3a
 4143 0237 0B       		.uleb128 0xb
 4144 0238 3B       		.uleb128 0x3b
 4145 0239 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 152


 4146 023a 27       		.uleb128 0x27
 4147 023b 19       		.uleb128 0x19
 4148 023c 49       		.uleb128 0x49
 4149 023d 13       		.uleb128 0x13
 4150 023e 8701     		.uleb128 0x87
 4151 0240 19       		.uleb128 0x19
 4152 0241 11       		.uleb128 0x11
 4153 0242 01       		.uleb128 0x1
 4154 0243 12       		.uleb128 0x12
 4155 0244 06       		.uleb128 0x6
 4156 0245 40       		.uleb128 0x40
 4157 0246 18       		.uleb128 0x18
 4158 0247 9742     		.uleb128 0x2117
 4159 0249 19       		.uleb128 0x19
 4160 024a 01       		.uleb128 0x1
 4161 024b 13       		.uleb128 0x13
 4162 024c 00       		.byte	0
 4163 024d 00       		.byte	0
 4164 024e 2E       		.uleb128 0x2e
 4165 024f 1D       		.uleb128 0x1d
 4166 0250 00       		.byte	0
 4167 0251 31       		.uleb128 0x31
 4168 0252 13       		.uleb128 0x13
 4169 0253 11       		.uleb128 0x11
 4170 0254 01       		.uleb128 0x1
 4171 0255 12       		.uleb128 0x12
 4172 0256 06       		.uleb128 0x6
 4173 0257 58       		.uleb128 0x58
 4174 0258 0B       		.uleb128 0xb
 4175 0259 59       		.uleb128 0x59
 4176 025a 0B       		.uleb128 0xb
 4177 025b 00       		.byte	0
 4178 025c 00       		.byte	0
 4179 025d 2F       		.uleb128 0x2f
 4180 025e 1D       		.uleb128 0x1d
 4181 025f 00       		.byte	0
 4182 0260 31       		.uleb128 0x31
 4183 0261 13       		.uleb128 0x13
 4184 0262 11       		.uleb128 0x11
 4185 0263 01       		.uleb128 0x1
 4186 0264 12       		.uleb128 0x12
 4187 0265 06       		.uleb128 0x6
 4188 0266 58       		.uleb128 0x58
 4189 0267 0B       		.uleb128 0xb
 4190 0268 59       		.uleb128 0x59
 4191 0269 05       		.uleb128 0x5
 4192 026a 00       		.byte	0
 4193 026b 00       		.byte	0
 4194 026c 30       		.uleb128 0x30
 4195 026d 34       		.uleb128 0x34
 4196 026e 00       		.byte	0
 4197 026f 03       		.uleb128 0x3
 4198 0270 0E       		.uleb128 0xe
 4199 0271 3A       		.uleb128 0x3a
 4200 0272 0B       		.uleb128 0xb
 4201 0273 3B       		.uleb128 0x3b
 4202 0274 05       		.uleb128 0x5
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 153


 4203 0275 49       		.uleb128 0x49
 4204 0276 13       		.uleb128 0x13
 4205 0277 3F       		.uleb128 0x3f
 4206 0278 19       		.uleb128 0x19
 4207 0279 3C       		.uleb128 0x3c
 4208 027a 19       		.uleb128 0x19
 4209 027b 00       		.byte	0
 4210 027c 00       		.byte	0
 4211 027d 31       		.uleb128 0x31
 4212 027e 34       		.uleb128 0x34
 4213 027f 00       		.byte	0
 4214 0280 03       		.uleb128 0x3
 4215 0281 0E       		.uleb128 0xe
 4216 0282 3A       		.uleb128 0x3a
 4217 0283 0B       		.uleb128 0xb
 4218 0284 3B       		.uleb128 0x3b
 4219 0285 0B       		.uleb128 0xb
 4220 0286 49       		.uleb128 0x49
 4221 0287 13       		.uleb128 0x13
 4222 0288 3F       		.uleb128 0x3f
 4223 0289 19       		.uleb128 0x19
 4224 028a 3C       		.uleb128 0x3c
 4225 028b 19       		.uleb128 0x19
 4226 028c 00       		.byte	0
 4227 028d 00       		.byte	0
 4228 028e 32       		.uleb128 0x32
 4229 028f 34       		.uleb128 0x34
 4230 0290 00       		.byte	0
 4231 0291 03       		.uleb128 0x3
 4232 0292 0E       		.uleb128 0xe
 4233 0293 3A       		.uleb128 0x3a
 4234 0294 0B       		.uleb128 0xb
 4235 0295 3B       		.uleb128 0x3b
 4236 0296 0B       		.uleb128 0xb
 4237 0297 49       		.uleb128 0x49
 4238 0298 13       		.uleb128 0x13
 4239 0299 3F       		.uleb128 0x3f
 4240 029a 19       		.uleb128 0x19
 4241 029b 02       		.uleb128 0x2
 4242 029c 18       		.uleb128 0x18
 4243 029d 00       		.byte	0
 4244 029e 00       		.byte	0
 4245 029f 33       		.uleb128 0x33
 4246 02a0 34       		.uleb128 0x34
 4247 02a1 00       		.byte	0
 4248 02a2 03       		.uleb128 0x3
 4249 02a3 08       		.uleb128 0x8
 4250 02a4 3A       		.uleb128 0x3a
 4251 02a5 0B       		.uleb128 0xb
 4252 02a6 3B       		.uleb128 0x3b
 4253 02a7 0B       		.uleb128 0xb
 4254 02a8 49       		.uleb128 0x49
 4255 02a9 13       		.uleb128 0x13
 4256 02aa 3F       		.uleb128 0x3f
 4257 02ab 19       		.uleb128 0x19
 4258 02ac 3C       		.uleb128 0x3c
 4259 02ad 19       		.uleb128 0x19
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 154


 4260 02ae 00       		.byte	0
 4261 02af 00       		.byte	0
 4262 02b0 34       		.uleb128 0x34
 4263 02b1 2E       		.uleb128 0x2e
 4264 02b2 00       		.byte	0
 4265 02b3 3F       		.uleb128 0x3f
 4266 02b4 19       		.uleb128 0x19
 4267 02b5 3C       		.uleb128 0x3c
 4268 02b6 19       		.uleb128 0x19
 4269 02b7 6E       		.uleb128 0x6e
 4270 02b8 0E       		.uleb128 0xe
 4271 02b9 03       		.uleb128 0x3
 4272 02ba 0E       		.uleb128 0xe
 4273 02bb 3A       		.uleb128 0x3a
 4274 02bc 0B       		.uleb128 0xb
 4275 02bd 3B       		.uleb128 0x3b
 4276 02be 0B       		.uleb128 0xb
 4277 02bf 00       		.byte	0
 4278 02c0 00       		.byte	0
 4279 02c1 35       		.uleb128 0x35
 4280 02c2 2E       		.uleb128 0x2e
 4281 02c3 00       		.byte	0
 4282 02c4 3F       		.uleb128 0x3f
 4283 02c5 19       		.uleb128 0x19
 4284 02c6 3C       		.uleb128 0x3c
 4285 02c7 19       		.uleb128 0x19
 4286 02c8 6E       		.uleb128 0x6e
 4287 02c9 0E       		.uleb128 0xe
 4288 02ca 03       		.uleb128 0x3
 4289 02cb 0E       		.uleb128 0xe
 4290 02cc 3A       		.uleb128 0x3a
 4291 02cd 0B       		.uleb128 0xb
 4292 02ce 3B       		.uleb128 0x3b
 4293 02cf 05       		.uleb128 0x5
 4294 02d0 00       		.byte	0
 4295 02d1 00       		.byte	0
 4296 02d2 00       		.byte	0
 4297              		.section	.debug_loc,"",%progbits
 4298              	.Ldebug_loc0:
 4299              	.LLST0:
 4300 0000 3A000000 		.4byte	.LVL4
 4301 0004 40000000 		.4byte	.LVL5
 4302 0008 0200     		.2byte	0x2
 4303 000a 30       		.byte	0x30
 4304 000b 9F       		.byte	0x9f
 4305 000c 00000000 		.4byte	0
 4306 0010 00000000 		.4byte	0
 4307              	.LLST1:
 4308 0014 3A000000 		.4byte	.LVL4
 4309 0018 40000000 		.4byte	.LVL5
 4310 001c 0200     		.2byte	0x2
 4311 001e 31       		.byte	0x31
 4312 001f 9F       		.byte	0x9f
 4313 0020 00000000 		.4byte	0
 4314 0024 00000000 		.4byte	0
 4315              	.LLST2:
 4316 0028 3A000000 		.4byte	.LVL4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 155


 4317 002c 40000000 		.4byte	.LVL5
 4318 0030 0600     		.2byte	0x6
 4319 0032 0C       		.byte	0xc
 4320 0033 80003240 		.4byte	0x40320080
 4321 0037 9F       		.byte	0x9f
 4322 0038 00000000 		.4byte	0
 4323 003c 00000000 		.4byte	0
 4324              	.LLST3:
 4325 0040 40000000 		.4byte	.LVL5
 4326 0044 46000000 		.4byte	.LVL6
 4327 0048 0200     		.2byte	0x2
 4328 004a 31       		.byte	0x31
 4329 004b 9F       		.byte	0x9f
 4330 004c 00000000 		.4byte	0
 4331 0050 00000000 		.4byte	0
 4332              	.LLST5:
 4333 0054 40000000 		.4byte	.LVL5
 4334 0058 46000000 		.4byte	.LVL6
 4335 005c 0600     		.2byte	0x6
 4336 005e 0C       		.byte	0xc
 4337 005f 80053240 		.4byte	0x40320580
 4338 0063 9F       		.byte	0x9f
 4339 0064 00000000 		.4byte	0
 4340 0068 00000000 		.4byte	0
 4341              	.LLST6:
 4342 006c 46000000 		.4byte	.LVL6
 4343 0070 4C000000 		.4byte	.LVL7
 4344 0074 0200     		.2byte	0x2
 4345 0076 31       		.byte	0x31
 4346 0077 9F       		.byte	0x9f
 4347 0078 00000000 		.4byte	0
 4348 007c 00000000 		.4byte	0
 4349              	.LLST7:
 4350 0080 46000000 		.4byte	.LVL6
 4351 0084 4C000000 		.4byte	.LVL7
 4352 0088 0200     		.2byte	0x2
 4353 008a 33       		.byte	0x33
 4354 008b 9F       		.byte	0x9f
 4355 008c 00000000 		.4byte	0
 4356 0090 00000000 		.4byte	0
 4357              	.LLST8:
 4358 0094 46000000 		.4byte	.LVL6
 4359 0098 4C000000 		.4byte	.LVL7
 4360 009c 0600     		.2byte	0x6
 4361 009e 0C       		.byte	0xc
 4362 009f 00003240 		.4byte	0x40320000
 4363 00a3 9F       		.byte	0x9f
 4364 00a4 00000000 		.4byte	0
 4365 00a8 00000000 		.4byte	0
 4366              	.LLST9:
 4367 00ac 7C000000 		.4byte	.LVL9
 4368 00b0 82000000 		.4byte	.LVL10
 4369 00b4 0200     		.2byte	0x2
 4370 00b6 30       		.byte	0x30
 4371 00b7 9F       		.byte	0x9f
 4372 00b8 00000000 		.4byte	0
 4373 00bc 00000000 		.4byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 156


 4374              	.LLST10:
 4375 00c0 7C000000 		.4byte	.LVL9
 4376 00c4 82000000 		.4byte	.LVL10
 4377 00c8 0200     		.2byte	0x2
 4378 00ca 33       		.byte	0x33
 4379 00cb 9F       		.byte	0x9f
 4380 00cc 00000000 		.4byte	0
 4381 00d0 00000000 		.4byte	0
 4382              	.LLST11:
 4383 00d4 7C000000 		.4byte	.LVL9
 4384 00d8 82000000 		.4byte	.LVL10
 4385 00dc 0600     		.2byte	0x6
 4386 00de 0C       		.byte	0xc
 4387 00df 00003240 		.4byte	0x40320000
 4388 00e3 9F       		.byte	0x9f
 4389 00e4 00000000 		.4byte	0
 4390 00e8 00000000 		.4byte	0
 4391              	.LLST12:
 4392 00ec 82000000 		.4byte	.LVL10
 4393 00f0 8A000000 		.4byte	.LVL11
 4394 00f4 0200     		.2byte	0x2
 4395 00f6 31       		.byte	0x31
 4396 00f7 9F       		.byte	0x9f
 4397 00f8 00000000 		.4byte	0
 4398 00fc 00000000 		.4byte	0
 4399              	.LLST14:
 4400 0100 82000000 		.4byte	.LVL10
 4401 0104 8A000000 		.4byte	.LVL11
 4402 0108 0600     		.2byte	0x6
 4403 010a 0C       		.byte	0xc
 4404 010b 80003240 		.4byte	0x40320080
 4405 010f 9F       		.byte	0x9f
 4406 0110 00000000 		.4byte	0
 4407 0114 00000000 		.4byte	0
 4408              	.LLST15:
 4409 0118 8A000000 		.4byte	.LVL11
 4410 011c 90000000 		.4byte	.LVL12
 4411 0120 0200     		.2byte	0x2
 4412 0122 31       		.byte	0x31
 4413 0123 9F       		.byte	0x9f
 4414 0124 00000000 		.4byte	0
 4415 0128 00000000 		.4byte	0
 4416              	.LLST16:
 4417 012c 8A000000 		.4byte	.LVL11
 4418 0130 90000000 		.4byte	.LVL12
 4419 0134 0200     		.2byte	0x2
 4420 0136 33       		.byte	0x33
 4421 0137 9F       		.byte	0x9f
 4422 0138 00000000 		.4byte	0
 4423 013c 00000000 		.4byte	0
 4424              	.LLST17:
 4425 0140 8A000000 		.4byte	.LVL11
 4426 0144 90000000 		.4byte	.LVL12
 4427 0148 0600     		.2byte	0x6
 4428 014a 0C       		.byte	0xc
 4429 014b 00003240 		.4byte	0x40320000
 4430 014f 9F       		.byte	0x9f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 157


 4431 0150 00000000 		.4byte	0
 4432 0154 00000000 		.4byte	0
 4433              	.LLST18:
 4434 0158 90000000 		.4byte	.LVL12
 4435 015c 98000000 		.4byte	.LVL13
 4436 0160 0200     		.2byte	0x2
 4437 0162 30       		.byte	0x30
 4438 0163 9F       		.byte	0x9f
 4439 0164 00000000 		.4byte	0
 4440 0168 00000000 		.4byte	0
 4441              	.LLST19:
 4442 016c 90000000 		.4byte	.LVL12
 4443 0170 98000000 		.4byte	.LVL13
 4444 0174 0200     		.2byte	0x2
 4445 0176 31       		.byte	0x31
 4446 0177 9F       		.byte	0x9f
 4447 0178 00000000 		.4byte	0
 4448 017c 00000000 		.4byte	0
 4449              	.LLST20:
 4450 0180 90000000 		.4byte	.LVL12
 4451 0184 98000000 		.4byte	.LVL13
 4452 0188 0600     		.2byte	0x6
 4453 018a 0C       		.byte	0xc
 4454 018b 80003240 		.4byte	0x40320080
 4455 018f 9F       		.byte	0x9f
 4456 0190 00000000 		.4byte	0
 4457 0194 00000000 		.4byte	0
 4458              	.LLST21:
 4459 0198 98000000 		.4byte	.LVL13
 4460 019c 9E000000 		.4byte	.LVL14
 4461 01a0 0200     		.2byte	0x2
 4462 01a2 31       		.byte	0x31
 4463 01a3 9F       		.byte	0x9f
 4464 01a4 00000000 		.4byte	0
 4465 01a8 00000000 		.4byte	0
 4466              	.LLST22:
 4467 01ac 98000000 		.4byte	.LVL13
 4468 01b0 9E000000 		.4byte	.LVL14
 4469 01b4 0200     		.2byte	0x2
 4470 01b6 33       		.byte	0x33
 4471 01b7 9F       		.byte	0x9f
 4472 01b8 00000000 		.4byte	0
 4473 01bc 00000000 		.4byte	0
 4474              	.LLST23:
 4475 01c0 98000000 		.4byte	.LVL13
 4476 01c4 9E000000 		.4byte	.LVL14
 4477 01c8 0600     		.2byte	0x6
 4478 01ca 0C       		.byte	0xc
 4479 01cb 00003240 		.4byte	0x40320000
 4480 01cf 9F       		.byte	0x9f
 4481 01d0 00000000 		.4byte	0
 4482 01d4 00000000 		.4byte	0
 4483              	.LLST24:
 4484 01d8 9E000000 		.4byte	.LVL14
 4485 01dc A6000000 		.4byte	.LVL15
 4486 01e0 0200     		.2byte	0x2
 4487 01e2 31       		.byte	0x31
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 158


 4488 01e3 9F       		.byte	0x9f
 4489 01e4 00000000 		.4byte	0
 4490 01e8 00000000 		.4byte	0
 4491              	.LLST26:
 4492 01ec 9E000000 		.4byte	.LVL14
 4493 01f0 A6000000 		.4byte	.LVL15
 4494 01f4 0600     		.2byte	0x6
 4495 01f6 0C       		.byte	0xc
 4496 01f7 80053240 		.4byte	0x40320580
 4497 01fb 9F       		.byte	0x9f
 4498 01fc 00000000 		.4byte	0
 4499 0200 00000000 		.4byte	0
 4500              	.LLST27:
 4501 0204 A6000000 		.4byte	.LVL15
 4502 0208 AC000000 		.4byte	.LVL16
 4503 020c 0200     		.2byte	0x2
 4504 020e 30       		.byte	0x30
 4505 020f 9F       		.byte	0x9f
 4506 0210 00000000 		.4byte	0
 4507 0214 00000000 		.4byte	0
 4508              	.LLST28:
 4509 0218 A6000000 		.4byte	.LVL15
 4510 021c AC000000 		.4byte	.LVL16
 4511 0220 0200     		.2byte	0x2
 4512 0222 33       		.byte	0x33
 4513 0223 9F       		.byte	0x9f
 4514 0224 00000000 		.4byte	0
 4515 0228 00000000 		.4byte	0
 4516              	.LLST29:
 4517 022c A6000000 		.4byte	.LVL15
 4518 0230 AC000000 		.4byte	.LVL16
 4519 0234 0600     		.2byte	0x6
 4520 0236 0C       		.byte	0xc
 4521 0237 80003240 		.4byte	0x40320080
 4522 023b 9F       		.byte	0x9f
 4523 023c 00000000 		.4byte	0
 4524 0240 00000000 		.4byte	0
 4525              	.LLST30:
 4526 0244 B8000000 		.4byte	.LVL17
 4527 0248 BE000000 		.4byte	.LVL18
 4528 024c 0200     		.2byte	0x2
 4529 024e 30       		.byte	0x30
 4530 024f 9F       		.byte	0x9f
 4531 0250 BE000000 		.4byte	.LVL18
 4532 0254 D4000000 		.4byte	.LVL23
 4533 0258 0100     		.2byte	0x1
 4534 025a 55       		.byte	0x55
 4535 025b D4000000 		.4byte	.LVL23
 4536 025f D6000000 		.4byte	.LVL24
 4537 0263 0100     		.2byte	0x1
 4538 0265 50       		.byte	0x50
 4539 0266 D6000000 		.4byte	.LVL24
 4540 026a 1C010000 		.4byte	.LVL27
 4541 026e 0100     		.2byte	0x1
 4542 0270 55       		.byte	0x55
 4543 0271 00000000 		.4byte	0
 4544 0275 00000000 		.4byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 159


 4545              	.LLST31:
 4546 0279 B8000000 		.4byte	.LVL17
 4547 027d BE000000 		.4byte	.LVL18
 4548 0281 0200     		.2byte	0x2
 4549 0283 30       		.byte	0x30
 4550 0284 9F       		.byte	0x9f
 4551 0285 BE000000 		.4byte	.LVL18
 4552 0289 1C010000 		.4byte	.LVL27
 4553 028d 0100     		.2byte	0x1
 4554 028f 54       		.byte	0x54
 4555 0290 00000000 		.4byte	0
 4556 0294 00000000 		.4byte	0
 4557              	.LLST32:
 4558 0298 0A000000 		.4byte	.LVL31
 4559 029c 10000000 		.4byte	.LVL32
 4560 02a0 0200     		.2byte	0x2
 4561 02a2 31       		.byte	0x31
 4562 02a3 9F       		.byte	0x9f
 4563 02a4 00000000 		.4byte	0
 4564 02a8 00000000 		.4byte	0
 4565              	.LLST33:
 4566 02ac 0A000000 		.4byte	.LVL31
 4567 02b0 10000000 		.4byte	.LVL32
 4568 02b4 0200     		.2byte	0x2
 4569 02b6 32       		.byte	0x32
 4570 02b7 9F       		.byte	0x9f
 4571 02b8 00000000 		.4byte	0
 4572 02bc 00000000 		.4byte	0
 4573              	.LLST34:
 4574 02c0 0A000000 		.4byte	.LVL31
 4575 02c4 10000000 		.4byte	.LVL32
 4576 02c8 0600     		.2byte	0x6
 4577 02ca 0C       		.byte	0xc
 4578 02cb 80043240 		.4byte	0x40320480
 4579 02cf 9F       		.byte	0x9f
 4580 02d0 00000000 		.4byte	0
 4581 02d4 00000000 		.4byte	0
 4582              	.LLST35:
 4583 02d8 16000000 		.4byte	.LVL33
 4584 02dc 20000000 		.4byte	.LVL34
 4585 02e0 0100     		.2byte	0x1
 4586 02e2 53       		.byte	0x53
 4587 02e3 00000000 		.4byte	0
 4588 02e7 00000000 		.4byte	0
 4589              	.LLST36:
 4590 02eb 36000000 		.4byte	.LVL35
 4591 02ef 40000000 		.4byte	.LVL36
 4592 02f3 0200     		.2byte	0x2
 4593 02f5 30       		.byte	0x30
 4594 02f6 9F       		.byte	0x9f
 4595 02f7 00000000 		.4byte	0
 4596 02fb 00000000 		.4byte	0
 4597              	.LLST37:
 4598 02ff 36000000 		.4byte	.LVL35
 4599 0303 40000000 		.4byte	.LVL36
 4600 0307 0600     		.2byte	0x6
 4601 0309 0C       		.byte	0xc
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 160


 4602 030a 80063240 		.4byte	0x40320680
 4603 030e 9F       		.byte	0x9f
 4604 030f 00000000 		.4byte	0
 4605 0313 00000000 		.4byte	0
 4606              	.LLST38:
 4607 0317 46000000 		.4byte	.LVL37
 4608 031b 50000000 		.4byte	.LVL38
 4609 031f 0100     		.2byte	0x1
 4610 0321 53       		.byte	0x53
 4611 0322 00000000 		.4byte	0
 4612 0326 00000000 		.4byte	0
 4613              	.LLST39:
 4614 032a 6C000000 		.4byte	.LVL41
 4615 032e 82000000 		.4byte	.LVL42
 4616 0332 0100     		.2byte	0x1
 4617 0334 53       		.byte	0x53
 4618 0335 00000000 		.4byte	0
 4619 0339 00000000 		.4byte	0
 4620              	.LLST40:
 4621 033d 82000000 		.4byte	.LVL42
 4622 0341 8C000000 		.4byte	.LVL43
 4623 0345 0100     		.2byte	0x1
 4624 0347 53       		.byte	0x53
 4625 0348 8C000000 		.4byte	.LVL43
 4626 034c 98000000 		.4byte	.LVL44
 4627 0350 0200     		.2byte	0x2
 4628 0352 74       		.byte	0x74
 4629 0353 00       		.sleb128 0
 4630 0354 00000000 		.4byte	0
 4631 0358 00000000 		.4byte	0
 4632              		.section	.debug_aranges,"",%progbits
 4633 0000 24000000 		.4byte	0x24
 4634 0004 0200     		.2byte	0x2
 4635 0006 00000000 		.4byte	.Ldebug_info0
 4636 000a 04       		.byte	0x4
 4637 000b 00       		.byte	0
 4638 000c 0000     		.2byte	0
 4639 000e 0000     		.2byte	0
 4640 0010 00000000 		.4byte	.LFB660
 4641 0014 68010000 		.4byte	.LFE660-.LFB660
 4642 0018 00000000 		.4byte	.LFB661
 4643 001c 04010000 		.4byte	.LFE661-.LFB661
 4644 0020 00000000 		.4byte	0
 4645 0024 00000000 		.4byte	0
 4646              		.section	.debug_ranges,"",%progbits
 4647              	.Ldebug_ranges0:
 4648 0000 00000000 		.4byte	.LFB660
 4649 0004 68010000 		.4byte	.LFE660
 4650 0008 00000000 		.4byte	.LFB661
 4651 000c 04010000 		.4byte	.LFE661
 4652 0010 00000000 		.4byte	0
 4653 0014 00000000 		.4byte	0
 4654              		.section	.debug_line,"",%progbits
 4655              	.Ldebug_line0:
 4656 0000 96060000 		.section	.debug_str,"MS",%progbits,1
 4656      0200BA05 
 4656      00000201 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 161


 4656      FB0E0D00 
 4656      01010101 
 4657              	.LASF137:
 4658 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4658      696E7465 
 4658      72727570 
 4658      74735F35 
 4658      5F495251 
 4659              	.LASF62:
 4660 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4660      735F696E 
 4660      74657272 
 4660      75707473 
 4660      5F647730 
 4661              	.LASF203:
 4662 0032 52455345 		.ascii	"RESERVED\000"
 4662      52564544 
 4662      00
 4663              	.LASF211:
 4664 003b 5644445F 		.ascii	"VDD_ACTIVE\000"
 4664      41435449 
 4664      564500
 4665              	.LASF207:
 4666 0046 494E5452 		.ascii	"INTR_CAUSE0\000"
 4666      5F434155 
 4666      53453000 
 4667              	.LASF208:
 4668 0052 494E5452 		.ascii	"INTR_CAUSE1\000"
 4668      5F434155 
 4668      53453100 
 4669              	.LASF209:
 4670 005e 494E5452 		.ascii	"INTR_CAUSE2\000"
 4670      5F434155 
 4670      53453200 
 4671              	.LASF343:
 4672 006a 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4672      625F7363 
 4672      625F7370 
 4672      695F6861 
 4672      6E646C65 
 4673              	.LASF123:
 4674 0088 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4674      6D5F315F 
 4674      696E7465 
 4674      72727570 
 4674      74735F31 
 4675              	.LASF381:
 4676 00a3 73746F70 		.ascii	"stopInputMode\000"
 4676      496E7075 
 4676      744D6F64 
 4676      6500
 4677              	.LASF435:
 4678 00b1 53746172 		.ascii	"Start_Oxymeter\000"
 4678      745F4F78 
 4678      796D6574 
 4678      657200
 4679              	.LASF456:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 162


 4680 00c0 6D61696E 		.ascii	"main_cm4.c\000"
 4680      5F636D34 
 4680      2E6300
 4681              	.LASF407:
 4682 00cb 63795F64 		.ascii	"cy_device\000"
 4682      65766963 
 4682      6500
 4683              	.LASF142:
 4684 00d5 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4684      696E7465 
 4684      72727570 
 4684      74735F31 
 4684      305F4952 
 4685              	.LASF440:
 4686 00ec 64726177 		.ascii	"draw_SousMenu\000"
 4686      5F536F75 
 4686      734D656E 
 4686      7500
 4687              	.LASF290:
 4688 00fa 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4688      73436D30 
 4688      436C6F63 
 4688      6B43746C 
 4688      4F666673 
 4689              	.LASF67:
 4690 0111 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4690      735F696E 
 4690      74657272 
 4690      75707473 
 4690      5F647730 
 4691              	.LASF324:
 4692 012d 6D617374 		.ascii	"masterStatus\000"
 4692      65725374 
 4692      61747573 
 4692      00
 4693              	.LASF410:
 4694 013a 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 4694      494E4B5F 
 4694      5350494D 
 4694      5F636F6E 
 4694      74657874 
 4695              	.LASF427:
 4696 014f 48525F6D 		.ascii	"HR_max_alarm\000"
 4696      61785F61 
 4696      6C61726D 
 4696      00
 4697              	.LASF54:
 4698 015c 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4698      335F696E 
 4698      74657272 
 4698      7570745F 
 4698      4952516E 
 4699              	.LASF449:
 4700 0171 4755495F 		.ascii	"GUI_SetPenSize\000"
 4700      53657450 
 4700      656E5369 
 4700      7A6500
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 163


 4701              	.LASF424:
 4702 0180 43757272 		.ascii	"Current_LED1\000"
 4702      656E745F 
 4702      4C454431 
 4702      00
 4703              	.LASF425:
 4704 018d 43757272 		.ascii	"Current_LED2\000"
 4704      656E745F 
 4704      4C454432 
 4704      00
 4705              	.LASF357:
 4706 019a 74785374 		.ascii	"txStatus\000"
 4706      61747573 
 4706      00
 4707              	.LASF222:
 4708 01a3 70657269 		.ascii	"periBase\000"
 4708      42617365 
 4708      00
 4709              	.LASF314:
 4710 01ac 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4710      74635F73 
 4710      7973696E 
 4710      745F7400 
 4711              	.LASF438:
 4712 01bc 4D41585F 		.ascii	"MAX_ReadFIFO\000"
 4712      52656164 
 4712      4649464F 
 4712      00
 4713              	.LASF221:
 4714 01c9 666C6173 		.ascii	"flashcBase\000"
 4714      68634261 
 4714      736500
 4715              	.LASF90:
 4716 01d4 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4716      735F696E 
 4716      74657272 
 4716      75707473 
 4716      5F647731 
 4717              	.LASF268:
 4718 01f1 64774368 		.ascii	"dwChSize\000"
 4718      53697A65 
 4718      00
 4719              	.LASF451:
 4720 01fa 4755495F 		.ascii	"GUI_SetBkColor\000"
 4720      53657442 
 4720      6B436F6C 
 4720      6F7200
 4721              	.LASF39:
 4722 0209 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4722      735F696E 
 4722      74657272 
 4722      75707473 
 4722      5F697063 
 4723              	.LASF214:
 4724 0225 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 4724      494E5452 
 4724      5F4D4153 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 164


 4724      4B454400 
 4725              	.LASF172:
 4726 0235 756E7369 		.ascii	"unsigned int\000"
 4726      676E6564 
 4726      20696E74 
 4726      00
 4727              	.LASF319:
 4728 0242 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 4728      625F7363 
 4728      625F6932 
 4728      635F6861 
 4728      6E646C65 
 4729              	.LASF46:
 4730 0260 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4730      735F696E 
 4730      74657272 
 4730      75707473 
 4730      5F697063 
 4731              	.LASF437:
 4732 027d 7365745F 		.ascii	"set_LED_current\000"
 4732      4C45445F 
 4732      63757272 
 4732      656E7400 
 4733              	.LASF250:
 4734 028d 736D6966 		.ascii	"smifDeviceNr\000"
 4734      44657669 
 4734      63654E72 
 4734      00
 4735              	.LASF280:
 4736 029a 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4736      44697643 
 4736      6D645061 
 4736      54797065 
 4736      53656C50 
 4737              	.LASF115:
 4738 02b1 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4738      6D5F315F 
 4738      696E7465 
 4738      72727570 
 4738      74735F37 
 4739              	.LASF327:
 4740 02cb 6D617374 		.ascii	"masterBuffer\000"
 4740      65724275 
 4740      66666572 
 4740      00
 4741              	.LASF352:
 4742 02d8 74784275 		.ascii	"txBufIdx\000"
 4742      66496478 
 4742      00
 4743              	.LASF140:
 4744 02e1 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 4744      696E7465 
 4744      72727570 
 4744      74735F38 
 4744      5F495251 
 4745              	.LASF380:
 4746 02f7 73746172 		.ascii	"startInput\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 165


 4746      74496E70 
 4746      757400
 4747              	.LASF76:
 4748 0302 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4748      735F696E 
 4748      74657272 
 4748      75707473 
 4748      5F647731 
 4749              	.LASF414:
 4750 031e 424D495F 		.ascii	"BMI_I2C_context\000"
 4750      4932435F 
 4750      636F6E74 
 4750      65787400 
 4751              	.LASF166:
 4752 032e 5F5F696E 		.ascii	"__int32_t\000"
 4752      7433325F 
 4752      7400
 4753              	.LASF33:
 4754 0338 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4754      5F696E74 
 4754      65727275 
 4754      70745F63 
 4754      7462735F 
 4755              	.LASF246:
 4756 0351 73727373 		.ascii	"srssNumClkpath\000"
 4756      4E756D43 
 4756      6C6B7061 
 4756      746800
 4757              	.LASF220:
 4758 0360 63707573 		.ascii	"cpussBase\000"
 4758      73426173 
 4758      6500
 4759              	.LASF337:
 4760 036a 736C6176 		.ascii	"slaveRxBuffer\000"
 4760      65527842 
 4760      75666665 
 4760      7200
 4761              	.LASF345:
 4762 0378 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4762      74635F73 
 4762      63625F73 
 4762      70695F63 
 4762      6F6E7465 
 4763              	.LASF445:
 4764 038f 43617053 		.ascii	"CapSense_Start\000"
 4764      656E7365 
 4764      5F537461 
 4764      727400
 4765              	.LASF30:
 4766 039e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4766      5F696E74 
 4766      65727275 
 4766      70745F6D 
 4766      63776474 
 4767              	.LASF392:
 4768 03ba 5F5F4953 		.ascii	"__ISB\000"
 4768      4200
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 166


 4769              	.LASF12:
 4770 03c0 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4770      5F696E74 
 4770      65727275 
 4770      7074735F 
 4770      6770696F 
 4771              	.LASF341:
 4772 03dc 63624164 		.ascii	"cbAddr\000"
 4772      647200
 4773              	.LASF73:
 4774 03e3 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4774      735F696E 
 4774      74657272 
 4774      75707473 
 4774      5F647730 
 4775              	.LASF316:
 4776 0400 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4776      43425F49 
 4776      32435F41 
 4776      434B00
 4777              	.LASF382:
 4778 040f 73746F70 		.ascii	"stopInput\000"
 4778      496E7075 
 4778      7400
 4779              	.LASF360:
 4780 0419 72785269 		.ascii	"rxRingBufSize\000"
 4780      6E674275 
 4780      6653697A 
 4780      6500
 4781              	.LASF25:
 4782 0427 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4782      5F696E74 
 4782      65727275 
 4782      70745F67 
 4782      70696F5F 
 4783              	.LASF149:
 4784 0440 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4784      6F73735F 
 4784      696E7465 
 4784      72727570 
 4784      745F6932 
 4785              	.LASF422:
 4786 045b 464C4147 		.ascii	"FLAG_modif\000"
 4786      5F6D6F64 
 4786      696600
 4787              	.LASF129:
 4788 0466 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4788      6D5F315F 
 4788      696E7465 
 4788      72727570 
 4788      74735F32 
 4789              	.LASF27:
 4790 0481 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4790      6D705F69 
 4790      6E746572 
 4790      72757074 
 4790      5F495251 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 167


 4791              	.LASF276:
 4792 0497 70657269 		.ascii	"periTrGrSize\000"
 4792      54724772 
 4792      53697A65 
 4792      00
 4793              	.LASF107:
 4794 04a4 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4794      6D5F305F 
 4794      696E7465 
 4794      72727570 
 4794      74735F37 
 4795              	.LASF393:
 4796 04be 5F5F4453 		.ascii	"__DSB\000"
 4796      4200
 4797              	.LASF279:
 4798 04c4 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4798      44697643 
 4798      6D645061 
 4798      44697653 
 4798      656C506F 
 4799              	.LASF436:
 4800 04da 64726177 		.ascii	"drawWaiting\000"
 4800      57616974 
 4800      696E6700 
 4801              	.LASF256:
 4802 04e6 63727970 		.ascii	"cryptoMemSize\000"
 4802      746F4D65 
 4802      6D53697A 
 4802      6500
 4803              	.LASF302:
 4804 04f4 63707573 		.ascii	"cpussRam1Ctl0\000"
 4804      7352616D 
 4804      3143746C 
 4804      3000
 4805              	.LASF432:
 4806 0502 43617053 		.ascii	"CapSense_IsBusy\000"
 4806      656E7365 
 4806      5F497342 
 4806      75737900 
 4807              	.LASF304:
 4808 0512 69706353 		.ascii	"ipcStructSize\000"
 4808      74727563 
 4808      7453697A 
 4808      6500
 4809              	.LASF317:
 4810 0520 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 4810      43425F49 
 4810      32435F4E 
 4810      414B00
 4811              	.LASF244:
 4812 052f 63707573 		.ascii	"cpussFmIrq\000"
 4812      73466D49 
 4812      727100
 4813              	.LASF102:
 4814 053a 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4814      6D5F305F 
 4814      696E7465 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 168


 4814      72727570 
 4814      74735F32 
 4815              	.LASF320:
 4816 0554 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 4816      625F7363 
 4816      625F6932 
 4816      635F6861 
 4816      6E646C65 
 4817              	.LASF371:
 4818 0570 636F6D70 		.ascii	"compare0\000"
 4818      61726530 
 4818      00
 4819              	.LASF372:
 4820 0579 636F6D70 		.ascii	"compare1\000"
 4820      61726531 
 4820      00
 4821              	.LASF455:
 4822 0582 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4822      43313120 
 4822      352E342E 
 4822      31203230 
 4822      31363036 
 4823 05b5 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4823      20726576 
 4823      6973696F 
 4823      6E203233 
 4823      37373135 
 4824 05e8 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4824      70202D6D 
 4824      6670753D 
 4824      66707634 
 4824      2D73702D 
 4825 061b 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4825      6F6E7320 
 4825      2D666661 
 4825      742D6C74 
 4825      6F2D6F62 
 4826              	.LASF146:
 4827 0635 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4827      696E7465 
 4827      72727570 
 4827      74735F31 
 4827      345F4952 
 4828              	.LASF344:
 4829 064c 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4829      74635F73 
 4829      63625F69 
 4829      32635F63 
 4829      6F6E7465 
 4830              	.LASF278:
 4831 0663 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4831      44697643 
 4831      6D645479 
 4831      70655365 
 4831      6C506F73 
 4832              	.LASF295:
 4833 0678 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 169


 4833      73547269 
 4833      6D52616D 
 4833      43746C4F 
 4833      66667365 
 4834              	.LASF404:
 4835 068e 62757474 		.ascii	"button0_pressed\000"
 4835      6F6E305F 
 4835      70726573 
 4835      73656400 
 4836              	.LASF139:
 4837 069e 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4837      696E7465 
 4837      72727570 
 4837      74735F37 
 4837      5F495251 
 4838              	.LASF200:
 4839 06b4 4346475F 		.ascii	"CFG_IN\000"
 4839      494E00
 4840              	.LASF28:
 4841 06bb 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4841      385F696E 
 4841      74657272 
 4841      7570745F 
 4841      4952516E 
 4842              	.LASF3:
 4843 06d0 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4843      72794D61 
 4843      6E616765 
 4843      6D656E74 
 4843      5F495251 
 4844              	.LASF333:
 4845 06e6 736C6176 		.ascii	"slaveTxBuffer\000"
 4845      65547842 
 4845      75666665 
 4845      7200
 4846              	.LASF125:
 4847 06f4 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4847      6D5F315F 
 4847      696E7465 
 4847      72727570 
 4847      74735F31 
 4848              	.LASF134:
 4849 070f 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4849      696E7465 
 4849      72727570 
 4849      74735F32 
 4849      5F495251 
 4850              	.LASF335:
 4851 0725 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4851      65547842 
 4851      75666665 
 4851      72496478 
 4851      00
 4852              	.LASF177:
 4853 0736 75696E74 		.ascii	"uint32_t\000"
 4853      33325F74 
 4853      00
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 170


 4854              	.LASF370:
 4855 073f 636F6D70 		.ascii	"compareOrCapture\000"
 4855      6172654F 
 4855      72436170 
 4855      74757265 
 4855      00
 4856              	.LASF402:
 4857 0750 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 4857      50494F5F 
 4857      436C6561 
 4857      72496E74 
 4857      65727275 
 4858              	.LASF23:
 4859 0767 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4859      5F696E74 
 4859      65727275 
 4859      7074735F 
 4859      6770696F 
 4860              	.LASF216:
 4861 0784 4750494F 		.ascii	"GPIO_V1_Type\000"
 4861      5F56315F 
 4861      54797065 
 4861      00
 4862              	.LASF288:
 4863 0791 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4863      50727443 
 4863      66674F75 
 4863      744F6666 
 4863      73657400 
 4864              	.LASF178:
 4865 07a5 49534552 		.ascii	"ISER\000"
 4865      00
 4866              	.LASF195:
 4867 07aa 494E5452 		.ascii	"INTR\000"
 4867      00
 4868              	.LASF171:
 4869 07af 6C6F6E67 		.ascii	"long long unsigned int\000"
 4869      206C6F6E 
 4869      6720756E 
 4869      7369676E 
 4869      65642069 
 4870              	.LASF193:
 4871 07c6 4F55545F 		.ascii	"OUT_SET\000"
 4871      53455400 
 4872              	.LASF64:
 4873 07ce 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4873      735F696E 
 4873      74657272 
 4873      75707473 
 4873      5F647730 
 4874              	.LASF364:
 4875 07ea 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4875      74635F73 
 4875      63625F75 
 4875      6172745F 
 4875      636F6E74 
 4876              	.LASF252:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 171


 4877 0804 65704D6F 		.ascii	"epMonitorNr\000"
 4877      6E69746F 
 4877      724E7200 
 4878              	.LASF394:
 4879 0810 62617365 		.ascii	"base\000"
 4879      00
 4880              	.LASF181:
 4881 0815 52534552 		.ascii	"RSERVED1\000"
 4881      56454431 
 4881      00
 4882              	.LASF356:
 4883 081e 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4883      74635F73 
 4883      63625F75 
 4883      6172745F 
 4883      636F6E74 
 4884              	.LASF192:
 4885 0836 4F55545F 		.ascii	"OUT_CLR\000"
 4885      434C5200 
 4886              	.LASF378:
 4887 083e 72656C6F 		.ascii	"reloadInput\000"
 4887      6164496E 
 4887      70757400 
 4888              	.LASF174:
 4889 084a 696E7431 		.ascii	"int16_t\000"
 4889      365F7400 
 4890              	.LASF287:
 4891 0852 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4891      50727443 
 4891      6667496E 
 4891      4F666673 
 4891      657400
 4892              	.LASF87:
 4893 0865 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4893      735F696E 
 4893      74657272 
 4893      75707473 
 4893      5F647731 
 4894              	.LASF154:
 4895 0882 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4895      696E7465 
 4895      72727570 
 4895      745F6D65 
 4895      645F4952 
 4896              	.LASF16:
 4897 0899 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4897      5F696E74 
 4897      65727275 
 4897      7074735F 
 4897      6770696F 
 4898              	.LASF259:
 4899 08b5 666C6173 		.ascii	"flashWriteDelay\000"
 4899      68577269 
 4899      74654465 
 4899      6C617900 
 4900              	.LASF443:
 4901 08c5 55415254 		.ascii	"UART_Start\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 172


 4901      5F537461 
 4901      727400
 4902              	.LASF284:
 4903 08d0 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4903      44697632 
 4903      345F3543 
 4903      746C4F66 
 4903      66736574 
 4904              	.LASF289:
 4905 08e5 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4905      50727443 
 4905      66675369 
 4905      6F4F6666 
 4905      73657400 
 4906              	.LASF398:
 4907 08f9 43795F47 		.ascii	"Cy_GPIO_Write\000"
 4907      50494F5F 
 4907      57726974 
 4907      6500
 4908              	.LASF48:
 4909 0907 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4909      735F696E 
 4909      74657272 
 4909      75707473 
 4909      5F697063 
 4910              	.LASF243:
 4911 0924 63707573 		.ascii	"cpussIpc0Irq\000"
 4911      73497063 
 4911      30497271 
 4911      00
 4912              	.LASF444:
 4913 0931 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4913      7973496E 
 4913      745F496E 
 4913      697400
 4914              	.LASF248:
 4915 0940 73727373 		.ascii	"srssNumHfroot\000"
 4915      4E756D48 
 4915      66726F6F 
 4915      7400
 4916              	.LASF117:
 4917 094e 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4917      6D5F315F 
 4917      696E7465 
 4917      72727570 
 4917      74735F39 
 4918              	.LASF348:
 4919 0968 72784275 		.ascii	"rxBufSize\000"
 4919      6653697A 
 4919      6500
 4920              	.LASF416:
 4921 0972 7853656D 		.ascii	"xSemaphoreI2C_BMI\000"
 4921      6170686F 
 4921      72654932 
 4921      435F424D 
 4921      4900
 4922              	.LASF420:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 173


 4923 0984 464C4147 		.ascii	"FLAG_option\000"
 4923      5F6F7074 
 4923      696F6E00 
 4924              	.LASF223:
 4925 0990 75646242 		.ascii	"udbBase\000"
 4925      61736500 
 4926              	.LASF334:
 4927 0998 736C6176 		.ascii	"slaveTxBufferSize\000"
 4927      65547842 
 4927      75666665 
 4927      7253697A 
 4927      6500
 4928              	.LASF51:
 4929 09aa 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4929      305F696E 
 4929      74657272 
 4929      7570745F 
 4929      4952516E 
 4930              	.LASF112:
 4931 09bf 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4931      6D5F315F 
 4931      696E7465 
 4931      72727570 
 4931      74735F34 
 4932              	.LASF292:
 4933 09d9 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4933      73436D34 
 4933      53746174 
 4933      75734F66 
 4933      66736574 
 4934              	.LASF249:
 4935 09ee 70657269 		.ascii	"periClockNr\000"
 4935      436C6F63 
 4935      6B4E7200 
 4936              	.LASF379:
 4937 09fa 73746172 		.ascii	"startInputMode\000"
 4937      74496E70 
 4937      75744D6F 
 4937      646500
 4938              	.LASF151:
 4939 0a09 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4939      696C655F 
 4939      696E7465 
 4939      72727570 
 4939      745F4952 
 4940              	.LASF375:
 4941 0a20 63617074 		.ascii	"captureInputMode\000"
 4941      75726549 
 4941      6E707574 
 4941      4D6F6465 
 4941      00
 4942              	.LASF21:
 4943 0a31 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4943      5F696E74 
 4943      65727275 
 4943      7074735F 
 4943      6770696F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 174


 4944              	.LASF120:
 4945 0a4e 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4945      6D5F315F 
 4945      696E7465 
 4945      72727570 
 4945      74735F31 
 4946              	.LASF43:
 4947 0a69 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4947      735F696E 
 4947      74657272 
 4947      75707473 
 4947      5F697063 
 4948              	.LASF396:
 4949 0a85 76616C75 		.ascii	"value\000"
 4949      6500
 4950              	.LASF201:
 4951 0a8b 4346475F 		.ascii	"CFG_OUT\000"
 4951      4F555400 
 4952              	.LASF358:
 4953 0a93 72785374 		.ascii	"rxStatus\000"
 4953      61747573 
 4953      00
 4954              	.LASF347:
 4955 0a9c 72784275 		.ascii	"rxBuf\000"
 4955      6600
 4956              	.LASF131:
 4957 0aa2 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4957      6D5F315F 
 4957      696E7465 
 4957      72727570 
 4957      74735F32 
 4958              	.LASF265:
 4959 0abd 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4959      6843746C 
 4959      4D61696E 
 4959      57733346 
 4959      72657100 
 4960              	.LASF160:
 4961 0ad1 4952516E 		.ascii	"IRQn_Type\000"
 4961      5F547970 
 4961      6500
 4962              	.LASF247:
 4963 0adb 73727373 		.ascii	"srssNumPll\000"
 4963      4E756D50 
 4963      6C6C00
 4964              	.LASF329:
 4965 0ae6 6D617374 		.ascii	"masterBufferIdx\000"
 4965      65724275 
 4965      66666572 
 4965      49647800 
 4966              	.LASF143:
 4967 0af6 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4967      696E7465 
 4967      72727570 
 4967      74735F31 
 4967      315F4952 
 4968              	.LASF37:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 175


 4969 0b0d 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4969      735F696E 
 4969      74657272 
 4969      75707473 
 4969      5F697063 
 4970              	.LASF104:
 4971 0b29 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4971      6D5F305F 
 4971      696E7465 
 4971      72727570 
 4971      74735F34 
 4972              	.LASF258:
 4973 0b43 666C6173 		.ascii	"flashPipeRequired\000"
 4973      68506970 
 4973      65526571 
 4973      75697265 
 4973      6400
 4974              	.LASF340:
 4975 0b55 63624576 		.ascii	"cbEvents\000"
 4975      656E7473 
 4975      00
 4976              	.LASF442:
 4977 0b5e 76546173 		.ascii	"vTaskDelay\000"
 4977      6B44656C 
 4977      617900
 4978              	.LASF84:
 4979 0b69 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4979      735F696E 
 4979      74657272 
 4979      75707473 
 4979      5F647731 
 4980              	.LASF315:
 4981 0b85 5F426F6F 		.ascii	"_Bool\000"
 4981      6C00
 4982              	.LASF113:
 4983 0b8b 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4983      6D5F315F 
 4983      696E7465 
 4983      72727570 
 4983      74735F35 
 4984              	.LASF262:
 4985 0ba5 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4985      6843746C 
 4985      4D61696E 
 4985      57733046 
 4985      72657100 
 4986              	.LASF321:
 4987 0bb9 75736552 		.ascii	"useRxFifo\000"
 4987      78466966 
 4987      6F00
 4988              	.LASF212:
 4989 0bc3 5644445F 		.ascii	"VDD_INTR\000"
 4989      494E5452 
 4989      00
 4990              	.LASF226:
 4991 0bcc 6770696F 		.ascii	"gpioBase\000"
 4991      42617365 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 176


 4991      00
 4992              	.LASF156:
 4993 0bd5 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4993      5F696E74 
 4993      65727275 
 4993      70745F64 
 4993      6163735F 
 4994              	.LASF109:
 4995 0bee 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4995      6D5F315F 
 4995      696E7465 
 4995      72727570 
 4995      74735F31 
 4996              	.LASF136:
 4997 0c08 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4997      696E7465 
 4997      72727570 
 4997      74735F34 
 4997      5F495251 
 4998              	.LASF61:
 4999 0c1e 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4999      735F696E 
 4999      74657272 
 4999      75707473 
 4999      5F647730 
 5000              	.LASF150:
 5001 0c3a 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 5001      6F73735F 
 5001      696E7465 
 5001      72727570 
 5001      745F7064 
 5002              	.LASF70:
 5003 0c55 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 5003      735F696E 
 5003      74657272 
 5003      75707473 
 5003      5F647730 
 5004              	.LASF68:
 5005 0c72 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5005      735F696E 
 5005      74657272 
 5005      75707473 
 5005      5F647730 
 5006              	.LASF122:
 5007 0c8e 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 5007      6D5F315F 
 5007      696E7465 
 5007      72727570 
 5007      74735F31 
 5008              	.LASF19:
 5009 0ca9 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 5009      5F696E74 
 5009      65727275 
 5009      7074735F 
 5009      6770696F 
 5010              	.LASF297:
 5011 0cc5 63707573 		.ascii	"cpussSysTickCtlOffset\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 177


 5011      73537973 
 5011      5469636B 
 5011      43746C4F 
 5011      66667365 
 5012              	.LASF253:
 5013 0cdb 75646250 		.ascii	"udbPresent\000"
 5013      72657365 
 5013      6E7400
 5014              	.LASF217:
 5015 0ce6 4750494F 		.ascii	"GPIO_PRT_Type\000"
 5015      5F505254 
 5015      5F547970 
 5015      6500
 5016              	.LASF271:
 5017 0cf4 64775374 		.ascii	"dwStatusChIdxPos\000"
 5017      61747573 
 5017      43684964 
 5017      78506F73 
 5017      00
 5018              	.LASF164:
 5019 0d05 5F5F7569 		.ascii	"__uint16_t\000"
 5019      6E743136 
 5019      5F7400
 5020              	.LASF196:
 5021 0d10 494E5452 		.ascii	"INTR_MASK\000"
 5021      5F4D4153 
 5021      4B00
 5022              	.LASF66:
 5023 0d1a 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 5023      735F696E 
 5023      74657272 
 5023      75707473 
 5023      5F647730 
 5024              	.LASF14:
 5025 0d36 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 5025      5F696E74 
 5025      65727275 
 5025      7074735F 
 5025      6770696F 
 5026              	.LASF20:
 5027 0d52 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 5027      5F696E74 
 5027      65727275 
 5027      7074735F 
 5027      6770696F 
 5028              	.LASF69:
 5029 0d6f 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 5029      735F696E 
 5029      74657272 
 5029      75707473 
 5029      5F647730 
 5030              	.LASF330:
 5031 0d8b 6D617374 		.ascii	"masterNumBytes\000"
 5031      65724E75 
 5031      6D427974 
 5031      657300
 5032              	.LASF403:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 178


 5033 0d9a 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 5033      49435F44 
 5033      69736162 
 5033      6C654952 
 5033      5100
 5034              	.LASF32:
 5035 0dac 73727373 		.ascii	"srss_interrupt_IRQn\000"
 5035      5F696E74 
 5035      65727275 
 5035      70745F49 
 5035      52516E00 
 5036              	.LASF242:
 5037 0dc0 63707573 		.ascii	"cpussFlashPaSize\000"
 5037      73466C61 
 5037      73685061 
 5037      53697A65 
 5037      00
 5038              	.LASF376:
 5039 0dd1 63617074 		.ascii	"captureInput\000"
 5039      75726549 
 5039      6E707574 
 5039      00
 5040              	.LASF83:
 5041 0dde 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 5041      735F696E 
 5041      74657272 
 5041      75707473 
 5041      5F647731 
 5042              	.LASF89:
 5043 0dfa 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 5043      735F696E 
 5043      74657272 
 5043      75707473 
 5043      5F647731 
 5044              	.LASF308:
 5045 0e17 63686172 		.ascii	"char\000"
 5045      00
 5046              	.LASF423:
 5047 0e1c 53504F32 		.ascii	"SPO2\000"
 5047      00
 5048              	.LASF362:
 5049 0e21 72785269 		.ascii	"rxRingBufTail\000"
 5049      6E674275 
 5049      66546169 
 5049      6C00
 5050              	.LASF41:
 5051 0e2f 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 5051      735F696E 
 5051      74657272 
 5051      75707473 
 5051      5F697063 
 5052              	.LASF157:
 5053 0e4b 756E636F 		.ascii	"unconnected_IRQn\000"
 5053      6E6E6563 
 5053      7465645F 
 5053      4952516E 
 5053      00
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 179


 5054              	.LASF78:
 5055 0e5c 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 5055      735F696E 
 5055      74657272 
 5055      75707473 
 5055      5F647731 
 5056              	.LASF421:
 5057 0e78 464C4147 		.ascii	"FLAG_menu\000"
 5057      5F6D656E 
 5057      7500
 5058              	.LASF254:
 5059 0e82 73797350 		.ascii	"sysPmSimoPresent\000"
 5059      6D53696D 
 5059      6F507265 
 5059      73656E74 
 5059      00
 5060              	.LASF328:
 5061 0e93 6D617374 		.ascii	"masterBufferSize\000"
 5061      65724275 
 5061      66666572 
 5061      53697A65 
 5061      00
 5062              	.LASF384:
 5063 0ea4 636F756E 		.ascii	"countInput\000"
 5063      74496E70 
 5063      757400
 5064              	.LASF155:
 5065 0eaf 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 5065      696E7465 
 5065      72727570 
 5065      745F6C6F 
 5065      5F495251 
 5066              	.LASF367:
 5067 0ec5 636C6F63 		.ascii	"clockPrescaler\000"
 5067      6B507265 
 5067      7363616C 
 5067      657200
 5068              	.LASF45:
 5069 0ed4 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 5069      735F696E 
 5069      74657272 
 5069      75707473 
 5069      5F697063 
 5070              	.LASF95:
 5071 0ef1 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 5071      735F696E 
 5071      74657272 
 5071      7570745F 
 5071      666D5F49 
 5072              	.LASF198:
 5073 0f09 494E5452 		.ascii	"INTR_SET\000"
 5073      5F534554 
 5073      00
 5074              	.LASF349:
 5075 0f12 72784275 		.ascii	"rxBufIdx\000"
 5075      66496478 
 5075      00
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 180


 5076              	.LASF390:
 5077 0f1b 51756575 		.ascii	"QueueHandle_t\000"
 5077      6548616E 
 5077      646C655F 
 5077      7400
 5078              	.LASF417:
 5079 0f29 49525F64 		.ascii	"IR_data\000"
 5079      61746100 
 5080              	.LASF114:
 5081 0f31 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 5081      6D5F315F 
 5081      696E7465 
 5081      72727570 
 5081      74735F36 
 5082              	.LASF141:
 5083 0f4b 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 5083      696E7465 
 5083      72727570 
 5083      74735F39 
 5083      5F495251 
 5084              	.LASF272:
 5085 0f61 64775374 		.ascii	"dwStatusChIdxMsk\000"
 5085      61747573 
 5085      43684964 
 5085      784D736B 
 5085      00
 5086              	.LASF145:
 5087 0f72 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 5087      696E7465 
 5087      72727570 
 5087      74735F31 
 5087      335F4952 
 5088              	.LASF173:
 5089 0f89 75696E74 		.ascii	"uint8_t\000"
 5089      385F7400 
 5090              	.LASF346:
 5091 0f91 73746174 		.ascii	"status\000"
 5091      757300
 5092              	.LASF237:
 5093 0f98 70657269 		.ascii	"periVersion\000"
 5093      56657273 
 5093      696F6E00 
 5094              	.LASF405:
 5095 0fa4 62757474 		.ascii	"button1_pressed\000"
 5095      6F6E315F 
 5095      70726573 
 5095      73656400 
 5096              	.LASF127:
 5097 0fb4 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 5097      6D5F315F 
 5097      696E7465 
 5097      72727570 
 5097      74735F31 
 5098              	.LASF336:
 5099 0fcf 736C6176 		.ascii	"slaveTxBufferCnt\000"
 5099      65547842 
 5099      75666665 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 181


 5099      72436E74 
 5099      00
 5100              	.LASF277:
 5101 0fe0 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 5101      44697643 
 5101      6D644469 
 5101      7653656C 
 5101      4D736B00 
 5102              	.LASF210:
 5103 0ff4 494E5452 		.ascii	"INTR_CAUSE3\000"
 5103      5F434155 
 5103      53453300 
 5104              	.LASF29:
 5105 1000 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 5105      5F696E74 
 5105      65727275 
 5105      70745F6D 
 5105      63776474 
 5106              	.LASF285:
 5107 101c 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 5107      50727449 
 5107      6E747243 
 5107      66674F66 
 5107      66736574 
 5108              	.LASF283:
 5109 1031 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 5109      44697631 
 5109      365F3543 
 5109      746C4F66 
 5109      66736574 
 5110              	.LASF40:
 5111 1046 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 5111      735F696E 
 5111      74657272 
 5111      75707473 
 5111      5F697063 
 5112              	.LASF355:
 5113 1062 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 5113      625F7363 
 5113      625F7561 
 5113      72745F68 
 5113      616E646C 
 5114              	.LASF411:
 5115 1081 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 5115      494E4B5F 
 5115      54696D65 
 5115      725F636F 
 5115      6E666967 
 5116              	.LASF301:
 5117 1096 63707573 		.ascii	"cpussRam0Ctl0\000"
 5117      7352616D 
 5117      3043746C 
 5117      3000
 5118              	.LASF388:
 5119 10a4 43595F45 		.ascii	"CY_EINK_FULL_2STAGE\000"
 5119      494E4B5F 
 5119      46554C4C 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 182


 5119      5F325354 
 5119      41474500 
 5120              	.LASF170:
 5121 10b8 6C6F6E67 		.ascii	"long long int\000"
 5121      206C6F6E 
 5121      6720696E 
 5121      7400
 5122              	.LASF228:
 5123 10c6 69706342 		.ascii	"ipcBase\000"
 5123      61736500 
 5124              	.LASF269:
 5125 10ce 64774368 		.ascii	"dwChCtlPrioPos\000"
 5125      43746C50 
 5125      72696F50 
 5125      6F7300
 5126              	.LASF229:
 5127 10dd 63727970 		.ascii	"cryptoBase\000"
 5127      746F4261 
 5127      736500
 5128              	.LASF42:
 5129 10e8 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 5129      735F696E 
 5129      74657272 
 5129      75707473 
 5129      5F697063 
 5130              	.LASF35:
 5131 1104 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 5131      735F696E 
 5131      74657272 
 5131      75707473 
 5131      5F697063 
 5132              	.LASF446:
 5133 1120 4755495F 		.ascii	"GUI_Init\000"
 5133      496E6974 
 5133      00
 5134              	.LASF101:
 5135 1129 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 5135      6D5F305F 
 5135      696E7465 
 5135      72727570 
 5135      74735F31 
 5136              	.LASF56:
 5137 1143 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 5137      355F696E 
 5137      74657272 
 5137      7570745F 
 5137      4952516E 
 5138              	.LASF322:
 5139 1158 75736554 		.ascii	"useTxFifo\000"
 5139      78466966 
 5139      6F00
 5140              	.LASF50:
 5141 1162 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 5141      735F696E 
 5141      74657272 
 5141      75707473 
 5141      5F697063 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 183


 5142              	.LASF163:
 5143 117f 5F5F696E 		.ascii	"__int16_t\000"
 5143      7431365F 
 5143      7400
 5144              	.LASF225:
 5145 1189 6873696F 		.ascii	"hsiomBase\000"
 5145      6D426173 
 5145      6500
 5146              	.LASF326:
 5147 1193 6D617374 		.ascii	"masterRdDir\000"
 5147      65725264 
 5147      44697200 
 5148              	.LASF4:
 5149 119f 42757346 		.ascii	"BusFault_IRQn\000"
 5149      61756C74 
 5149      5F495251 
 5149      6E00
 5150              	.LASF275:
 5151 11ad 70657269 		.ascii	"periTrGrOffset\000"
 5151      54724772 
 5151      4F666673 
 5151      657400
 5152              	.LASF245:
 5153 11bc 63707573 		.ascii	"cpussNotConnectedIrq\000"
 5153      734E6F74 
 5153      436F6E6E 
 5153      65637465 
 5153      64497271 
 5154              	.LASF354:
 5155 11d1 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 5155      74635F73 
 5155      63625F73 
 5155      70695F63 
 5155      6F6E7465 
 5156              	.LASF361:
 5157 11ea 72785269 		.ascii	"rxRingBufHead\000"
 5157      6E674275 
 5157      66486561 
 5157      6400
 5158              	.LASF133:
 5159 11f8 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 5159      696E7465 
 5159      72727570 
 5159      74735F31 
 5159      5F495251 
 5160              	.LASF377:
 5161 120e 72656C6F 		.ascii	"reloadInputMode\000"
 5161      6164496E 
 5161      7075744D 
 5161      6F646500 
 5162              	.LASF8:
 5163 121e 50656E64 		.ascii	"PendSV_IRQn\000"
 5163      53565F49 
 5163      52516E00 
 5164              	.LASF153:
 5165 122a 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 5165      696E7465 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 184


 5165      72727570 
 5165      745F6869 
 5165      5F495251 
 5166              	.LASF52:
 5167 1240 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 5167      315F696E 
 5167      74657272 
 5167      7570745F 
 5167      4952516E 
 5168              	.LASF119:
 5169 1255 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 5169      6D5F315F 
 5169      696E7465 
 5169      72727570 
 5169      74735F31 
 5170              	.LASF351:
 5171 1270 74784275 		.ascii	"txBufSize\000"
 5171      6653697A 
 5171      6500
 5172              	.LASF239:
 5173 127a 63707573 		.ascii	"cpussIpcNr\000"
 5173      73497063 
 5173      4E7200
 5174              	.LASF158:
 5175 1285 73686F72 		.ascii	"short int\000"
 5175      7420696E 
 5175      7400
 5176              	.LASF96:
 5177 128f 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 5177      735F696E 
 5177      74657272 
 5177      75707473 
 5177      5F636D30 
 5178              	.LASF85:
 5179 12af 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 5179      735F696E 
 5179      74657272 
 5179      75707473 
 5179      5F647731 
 5180              	.LASF433:
 5181 12cb 43617053 		.ascii	"CapSense_ProcessAllWidgets\000"
 5181      656E7365 
 5181      5F50726F 
 5181      63657373 
 5181      416C6C57 
 5182              	.LASF339:
 5183 12e6 736C6176 		.ascii	"slaveRxBufferIdx\000"
 5183      65527842 
 5183      75666665 
 5183      72496478 
 5183      00
 5184              	.LASF63:
 5185 12f7 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 5185      735F696E 
 5185      74657272 
 5185      75707473 
 5185      5F647730 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 185


 5186              	.LASF303:
 5187 1313 63707573 		.ascii	"cpussRam2Ctl0\000"
 5187      7352616D 
 5187      3243746C 
 5187      3000
 5188              	.LASF325:
 5189 1321 6D617374 		.ascii	"masterPause\000"
 5189      65725061 
 5189      75736500 
 5190              	.LASF386:
 5191 132d 43595F45 		.ascii	"CY_EINK_PARTIAL\000"
 5191      494E4B5F 
 5191      50415254 
 5191      49414C00 
 5192              	.LASF184:
 5193 133d 49435052 		.ascii	"ICPR\000"
 5193      00
 5194              	.LASF72:
 5195 1342 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 5195      735F696E 
 5195      74657272 
 5195      75707473 
 5195      5F647730 
 5196              	.LASF80:
 5197 135f 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 5197      735F696E 
 5197      74657272 
 5197      75707473 
 5197      5F647731 
 5198              	.LASF86:
 5199 137b 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 5199      735F696E 
 5199      74657272 
 5199      75707473 
 5199      5F647731 
 5200              	.LASF106:
 5201 1398 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 5201      6D5F305F 
 5201      696E7465 
 5201      72727570 
 5201      74735F36 
 5202              	.LASF350:
 5203 13b2 74784275 		.ascii	"txBuf\000"
 5203      6600
 5204              	.LASF426:
 5205 13b8 48525F6D 		.ascii	"HR_min_alarm\000"
 5205      696E5F61 
 5205      6C61726D 
 5205      00
 5206              	.LASF389:
 5207 13c5 5469636B 		.ascii	"TickType_t\000"
 5207      54797065 
 5207      5F7400
 5208              	.LASF260:
 5209 13d0 666C6173 		.ascii	"flashProgramDelay\000"
 5209      6850726F 
 5209      6772616D 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 186


 5209      44656C61 
 5209      7900
 5210              	.LASF282:
 5211 13e2 70657269 		.ascii	"periDiv16CtlOffset\000"
 5211      44697631 
 5211      3643746C 
 5211      4F666673 
 5211      657400
 5212              	.LASF338:
 5213 13f5 736C6176 		.ascii	"slaveRxBufferSize\000"
 5213      65527842 
 5213      75666665 
 5213      7253697A 
 5213      6500
 5214              	.LASF429:
 5215 1407 64617461 		.ascii	"data\000"
 5215      00
 5216              	.LASF116:
 5217 140c 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 5217      6D5F315F 
 5217      696E7465 
 5217      72727570 
 5217      74735F38 
 5218              	.LASF165:
 5219 1426 73686F72 		.ascii	"short unsigned int\000"
 5219      7420756E 
 5219      7369676E 
 5219      65642069 
 5219      6E7400
 5220              	.LASF359:
 5221 1439 72785269 		.ascii	"rxRingBuf\000"
 5221      6E674275 
 5221      6600
 5222              	.LASF219:
 5223 1443 6C6F6E67 		.ascii	"long double\000"
 5223      20646F75 
 5223      626C6500 
 5224              	.LASF75:
 5225 144f 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 5225      735F696E 
 5225      74657272 
 5225      75707473 
 5225      5F647730 
 5226              	.LASF175:
 5227 146c 75696E74 		.ascii	"uint16_t\000"
 5227      31365F74 
 5227      00
 5228              	.LASF413:
 5229 1475 4D41585F 		.ascii	"MAX_I2C_context\000"
 5229      4932435F 
 5229      636F6E74 
 5229      65787400 
 5230              	.LASF224:
 5231 1485 70726F74 		.ascii	"protBase\000"
 5231      42617365 
 5231      00
 5232              	.LASF215:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 187


 5233 148e 5644445F 		.ascii	"VDD_INTR_SET\000"
 5233      494E5452 
 5233      5F534554 
 5233      00
 5234              	.LASF368:
 5235 149b 72756E4D 		.ascii	"runMode\000"
 5235      6F646500 
 5236              	.LASF274:
 5237 14a3 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 5237      5472436D 
 5237      64477253 
 5237      656C4D73 
 5237      6B00
 5238              	.LASF99:
 5239 14b5 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 5239      735F696E 
 5239      74657272 
 5239      75707473 
 5239      5F636D34 
 5240              	.LASF36:
 5241 14d5 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 5241      735F696E 
 5241      74657272 
 5241      75707473 
 5241      5F697063 
 5242              	.LASF111:
 5243 14f1 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 5243      6D5F315F 
 5243      696E7465 
 5243      72727570 
 5243      74735F33 
 5244              	.LASF138:
 5245 150b 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 5245      696E7465 
 5245      72727570 
 5245      74735F36 
 5245      5F495251 
 5246              	.LASF189:
 5247 1521 53544952 		.ascii	"STIR\000"
 5247      00
 5248              	.LASF450:
 5249 1526 4755495F 		.ascii	"GUI_SetColor\000"
 5249      53657443 
 5249      6F6C6F72 
 5249      00
 5250              	.LASF418:
 5251 1533 5245445F 		.ascii	"RED_data\000"
 5251      64617461 
 5251      00
 5252              	.LASF385:
 5253 153c 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 5253      74635F74 
 5253      6370776D 
 5253      5F636F75 
 5253      6E746572 
 5254              	.LASF236:
 5255 155a 69706356 		.ascii	"ipcVersion\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 188


 5255      65727369 
 5255      6F6E00
 5256              	.LASF232:
 5257 1565 64775665 		.ascii	"dwVersion\000"
 5257      7273696F 
 5257      6E00
 5258              	.LASF124:
 5259 156f 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 5259      6D5F315F 
 5259      696E7465 
 5259      72727570 
 5259      74735F31 
 5260              	.LASF147:
 5261 158a 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 5261      696E7465 
 5261      72727570 
 5261      74735F31 
 5261      355F4952 
 5262              	.LASF190:
 5263 15a1 73697A65 		.ascii	"sizetype\000"
 5263      74797065 
 5263      00
 5264              	.LASF447:
 5265 15aa 43795F45 		.ascii	"Cy_EINK_Start\000"
 5265      494E4B5F 
 5265      53746172 
 5265      7400
 5266              	.LASF299:
 5267 15b8 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 5267      73436D34 
 5267      4E6D6943 
 5267      746C4F66 
 5267      66736574 
 5268              	.LASF179:
 5269 15cd 52455345 		.ascii	"RESERVED0\000"
 5269      52564544 
 5269      3000
 5270              	.LASF281:
 5271 15d7 70657269 		.ascii	"periDiv8CtlOffset\000"
 5271      44697638 
 5271      43746C4F 
 5271      66667365 
 5271      7400
 5272              	.LASF183:
 5273 15e9 52455345 		.ascii	"RESERVED2\000"
 5273      52564544 
 5273      3200
 5274              	.LASF185:
 5275 15f3 52455345 		.ascii	"RESERVED3\000"
 5275      52564544 
 5275      3300
 5276              	.LASF187:
 5277 15fd 52455345 		.ascii	"RESERVED4\000"
 5277      52564544 
 5277      3400
 5278              	.LASF188:
 5279 1607 52455345 		.ascii	"RESERVED5\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 189


 5279      52564544 
 5279      3500
 5280              	.LASF22:
 5281 1611 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 5281      5F696E74 
 5281      65727275 
 5281      7074735F 
 5281      6770696F 
 5282              	.LASF34:
 5283 162e 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 5283      735F696E 
 5283      74657272 
 5283      7570745F 
 5283      4952516E 
 5284              	.LASF374:
 5285 1643 696E7465 		.ascii	"interruptSources\000"
 5285      72727570 
 5285      74536F75 
 5285      72636573 
 5285      00
 5286              	.LASF373:
 5287 1654 656E6162 		.ascii	"enableCompareSwap\000"
 5287      6C65436F 
 5287      6D706172 
 5287      65537761 
 5287      7000
 5288              	.LASF231:
 5289 1666 63727970 		.ascii	"cryptoVersion\000"
 5289      746F5665 
 5289      7273696F 
 5289      6E00
 5290              	.LASF167:
 5291 1674 6C6F6E67 		.ascii	"long int\000"
 5291      20696E74 
 5291      00
 5292              	.LASF91:
 5293 167d 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5293      735F696E 
 5293      74657272 
 5293      75707473 
 5293      5F647731 
 5294              	.LASF230:
 5295 169a 63707573 		.ascii	"cpussVersion\000"
 5295      73566572 
 5295      73696F6E 
 5295      00
 5296              	.LASF406:
 5297 16a7 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5297      52784275 
 5297      66666572 
 5297      00
 5298              	.LASF383:
 5299 16b4 636F756E 		.ascii	"countInputMode\000"
 5299      74496E70 
 5299      75744D6F 
 5299      646500
 5300              	.LASF234:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 190


 5301 16c3 6770696F 		.ascii	"gpioVersion\000"
 5301      56657273 
 5301      696F6E00 
 5302              	.LASF1:
 5303 16cf 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5303      61736B61 
 5303      626C6549 
 5303      6E745F49 
 5303      52516E00 
 5304              	.LASF434:
 5305 16e3 43617053 		.ascii	"CapSense_IsWidgetActive\000"
 5305      656E7365 
 5305      5F497357 
 5305      69646765 
 5305      74416374 
 5306              	.LASF448:
 5307 16fb 43795F45 		.ascii	"Cy_EINK_Power\000"
 5307      494E4B5F 
 5307      506F7765 
 5307      7200
 5308              	.LASF233:
 5309 1709 666C6173 		.ascii	"flashcVersion\000"
 5309      68635665 
 5309      7273696F 
 5309      6E00
 5310              	.LASF255:
 5311 1717 70726F74 		.ascii	"protBusMasterMask\000"
 5311      4275734D 
 5311      61737465 
 5311      724D6173 
 5311      6B00
 5312              	.LASF458:
 5313 1729 5461736B 		.ascii	"Task_principal\000"
 5313      5F707269 
 5313      6E636970 
 5313      616C00
 5314              	.LASF369:
 5315 1738 636F756E 		.ascii	"countDirection\000"
 5315      74446972 
 5315      65637469 
 5315      6F6E00
 5316              	.LASF152:
 5317 1747 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 5317      5F696E74 
 5317      65727275 
 5317      70745F49 
 5317      52516E00 
 5318              	.LASF363:
 5319 175b 74784C65 		.ascii	"txLeftToTransmit\000"
 5319      6674546F 
 5319      5472616E 
 5319      736D6974 
 5319      00
 5320              	.LASF441:
 5321 176c 55706461 		.ascii	"UpdateDisplay\000"
 5321      74654469 
 5321      73706C61 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 191


 5321      7900
 5322              	.LASF199:
 5323 177a 494E5452 		.ascii	"INTR_CFG\000"
 5323      5F434647 
 5323      00
 5324              	.LASF47:
 5325 1783 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5325      735F696E 
 5325      74657272 
 5325      75707473 
 5325      5F697063 
 5326              	.LASF24:
 5327 17a0 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5327      5F696E74 
 5327      65727275 
 5327      7074735F 
 5327      6770696F 
 5328              	.LASF55:
 5329 17bd 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 5329      345F696E 
 5329      74657272 
 5329      7570745F 
 5329      4952516E 
 5330              	.LASF204:
 5331 17d2 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 5331      494E5F47 
 5331      50494F35 
 5331      5600
 5332              	.LASF15:
 5333 17e0 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5333      5F696E74 
 5333      65727275 
 5333      7074735F 
 5333      6770696F 
 5334              	.LASF88:
 5335 17fc 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5335      735F696E 
 5335      74657272 
 5335      75707473 
 5335      5F647731 
 5336              	.LASF18:
 5337 1819 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5337      5F696E74 
 5337      65727275 
 5337      7074735F 
 5337      6770696F 
 5338              	.LASF194:
 5339 1835 4F55545F 		.ascii	"OUT_INV\000"
 5339      494E5600 
 5340              	.LASF294:
 5341 183d 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5341      73436D34 
 5341      50777243 
 5341      746C4F66 
 5341      66736574 
 5342              	.LASF161:
 5343 1852 5F5F7569 		.ascii	"__uint8_t\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 192


 5343      6E74385F 
 5343      7400
 5344              	.LASF53:
 5345 185c 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5345      325F696E 
 5345      74657272 
 5345      7570745F 
 5345      4952516E 
 5346              	.LASF191:
 5347 1871 4E564943 		.ascii	"NVIC_Type\000"
 5347      5F547970 
 5347      6500
 5348              	.LASF13:
 5349 187b 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5349      5F696E74 
 5349      65727275 
 5349      7074735F 
 5349      6770696F 
 5350              	.LASF74:
 5351 1897 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5351      735F696E 
 5351      74657272 
 5351      75707473 
 5351      5F647730 
 5352              	.LASF251:
 5353 18b4 70617373 		.ascii	"passSarChannels\000"
 5353      53617243 
 5353      68616E6E 
 5353      656C7300 
 5354              	.LASF409:
 5355 18c4 53797349 		.ascii	"SysInt_AnyMotionINT_cfg\000"
 5355      6E745F41 
 5355      6E794D6F 
 5355      74696F6E 
 5355      494E545F 
 5356              	.LASF298:
 5357 18dc 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 5357      73436D30 
 5357      4E6D6943 
 5357      746C4F66 
 5357      66736574 
 5358              	.LASF238:
 5359 18f1 70726F74 		.ascii	"protVersion\000"
 5359      56657273 
 5359      696F6E00 
 5360              	.LASF291:
 5361 18fd 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5361      73436D34 
 5361      436C6F63 
 5361      6B43746C 
 5361      4F666673 
 5362              	.LASF130:
 5363 1914 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5363      6D5F315F 
 5363      696E7465 
 5363      72727570 
 5363      74735F32 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 193


 5364              	.LASF197:
 5365 192f 494E5452 		.ascii	"INTR_MASKED\000"
 5365      5F4D4153 
 5365      4B454400 
 5366              	.LASF387:
 5367 193b 43595F45 		.ascii	"CY_EINK_FULL_4STAGE\000"
 5367      494E4B5F 
 5367      46554C4C 
 5367      5F345354 
 5367      41474500 
 5368              	.LASF60:
 5369 194f 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5369      735F696E 
 5369      74657272 
 5369      75707473 
 5369      5F647730 
 5370              	.LASF296:
 5371 196b 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5371      73547269 
 5371      6D526F6D 
 5371      43746C4F 
 5371      66667365 
 5372              	.LASF313:
 5373 1981 696E7472 		.ascii	"intrPriority\000"
 5373      5072696F 
 5373      72697479 
 5373      00
 5374              	.LASF144:
 5375 198e 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5375      696E7465 
 5375      72727570 
 5375      74735F31 
 5375      325F4952 
 5376              	.LASF9:
 5377 19a5 53797354 		.ascii	"SysTick_IRQn\000"
 5377      69636B5F 
 5377      4952516E 
 5377      00
 5378              	.LASF235:
 5379 19b2 6873696F 		.ascii	"hsiomVersion\000"
 5379      6D566572 
 5379      73696F6E 
 5379      00
 5380              	.LASF77:
 5381 19bf 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5381      735F696E 
 5381      74657272 
 5381      75707473 
 5381      5F647731 
 5382              	.LASF169:
 5383 19db 6C6F6E67 		.ascii	"long unsigned int\000"
 5383      20756E73 
 5383      69676E65 
 5383      6420696E 
 5383      7400
 5384              	.LASF439:
 5385 19ed 64726177 		.ascii	"drawAffichageCourbe\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 194


 5385      41666669 
 5385      63686167 
 5385      65436F75 
 5385      72626500 
 5386              	.LASF103:
 5387 1a01 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5387      6D5F305F 
 5387      696E7465 
 5387      72727570 
 5387      74735F33 
 5388              	.LASF206:
 5389 1a1b 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 5389      5F505254 
 5389      5F56315F 
 5389      54797065 
 5389      00
 5390              	.LASF300:
 5391 1a2c 63707573 		.ascii	"cpussRomCtl\000"
 5391      73526F6D 
 5391      43746C00 
 5392              	.LASF309:
 5393 1a38 666C6F61 		.ascii	"float\000"
 5393      7400
 5394              	.LASF57:
 5395 1a3e 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5395      365F696E 
 5395      74657272 
 5395      7570745F 
 5395      4952516E 
 5396              	.LASF176:
 5397 1a53 696E7433 		.ascii	"int32_t\000"
 5397      325F7400 
 5398              	.LASF263:
 5399 1a5b 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5399      6843746C 
 5399      4D61696E 
 5399      57733146 
 5399      72657100 
 5400              	.LASF419:
 5401 1a6f 464C4147 		.ascii	"FLAG_RED\000"
 5401      5F524544 
 5401      00
 5402              	.LASF454:
 5403 1a78 76546173 		.ascii	"vTaskStartScheduler\000"
 5403      6B537461 
 5403      72745363 
 5403      68656475 
 5403      6C657200 
 5404              	.LASF293:
 5405 1a8c 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5405      73436D30 
 5405      53746174 
 5405      75734F66 
 5405      66736574 
 5406              	.LASF399:
 5407 1aa1 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5407      49435F45 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 195


 5407      6E61626C 
 5407      65495251 
 5407      00
 5408              	.LASF126:
 5409 1ab2 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5409      6D5F315F 
 5409      696E7465 
 5409      72727570 
 5409      74735F31 
 5410              	.LASF7:
 5411 1acd 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5411      674D6F6E 
 5411      69746F72 
 5411      5F495251 
 5411      6E00
 5412              	.LASF17:
 5413 1adf 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 5413      5F696E74 
 5413      65727275 
 5413      7074735F 
 5413      6770696F 
 5414              	.LASF5:
 5415 1afb 55736167 		.ascii	"UsageFault_IRQn\000"
 5415      65466175 
 5415      6C745F49 
 5415      52516E00 
 5416              	.LASF108:
 5417 1b0b 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5417      6D5F315F 
 5417      696E7465 
 5417      72727570 
 5417      74735F30 
 5418              	.LASF135:
 5419 1b25 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5419      696E7465 
 5419      72727570 
 5419      74735F33 
 5419      5F495251 
 5420              	.LASF162:
 5421 1b3b 756E7369 		.ascii	"unsigned char\000"
 5421      676E6564 
 5421      20636861 
 5421      7200
 5422              	.LASF168:
 5423 1b49 5F5F7569 		.ascii	"__uint32_t\000"
 5423      6E743332 
 5423      5F7400
 5424              	.LASF218:
 5425 1b54 4750494F 		.ascii	"GPIO_Type\000"
 5425      5F547970 
 5425      6500
 5426              	.LASF305:
 5427 1b5e 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5427      6F636B53 
 5427      74617475 
 5427      734F6666 
 5427      73657400 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 196


 5428              	.LASF121:
 5429 1b72 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5429      6D5F315F 
 5429      696E7465 
 5429      72727570 
 5429      74735F31 
 5430              	.LASF6:
 5431 1b8d 53564361 		.ascii	"SVCall_IRQn\000"
 5431      6C6C5F49 
 5431      52516E00 
 5432              	.LASF11:
 5433 1b99 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 5433      5F696E74 
 5433      65727275 
 5433      7074735F 
 5433      6770696F 
 5434              	.LASF428:
 5435 1bb5 53504F32 		.ascii	"SPO2_min_alarm\000"
 5435      5F6D696E 
 5435      5F616C61 
 5435      726D00
 5436              	.LASF415:
 5437 1bc4 7853656D 		.ascii	"xSemaphoreI2C_MAX\000"
 5437      6170686F 
 5437      72654932 
 5437      435F4D41 
 5437      5800
 5438              	.LASF92:
 5439 1bd6 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5439      735F696E 
 5439      74657272 
 5439      75707473 
 5439      5F666175 
 5440              	.LASF318:
 5441 1bf4 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 5441      6E5F7363 
 5441      625F6932 
 5441      635F636F 
 5441      6D6D616E 
 5442              	.LASF261:
 5443 1c0c 666C6173 		.ascii	"flashEraseDelay\000"
 5443      68457261 
 5443      73654465 
 5443      6C617900 
 5444              	.LASF65:
 5445 1c1c 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5445      735F696E 
 5445      74657272 
 5445      75707473 
 5445      5F647730 
 5446              	.LASF400:
 5447 1c38 4952516E 		.ascii	"IRQn\000"
 5447      00
 5448              	.LASF180:
 5449 1c3d 49434552 		.ascii	"ICER\000"
 5449      00
 5450              	.LASF323:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 197


 5451 1c42 73746174 		.ascii	"state\000"
 5451      6500
 5452              	.LASF132:
 5453 1c48 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5453      696E7465 
 5453      72727570 
 5453      74735F30 
 5453      5F495251 
 5454              	.LASF453:
 5455 1c5e 78546173 		.ascii	"xTaskCreate\000"
 5455      6B437265 
 5455      61746500 
 5456              	.LASF186:
 5457 1c6a 49414252 		.ascii	"IABR\000"
 5457      00
 5458              	.LASF431:
 5459 1c6f 43617053 		.ascii	"CapSense_ScanAllWidgets\000"
 5459      656E7365 
 5459      5F536361 
 5459      6E416C6C 
 5459      57696467 
 5460              	.LASF26:
 5461 1c87 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5461      5F696E74 
 5461      65727275 
 5461      70745F76 
 5461      64645F49 
 5462              	.LASF49:
 5463 1c9f 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5463      735F696E 
 5463      74657272 
 5463      75707473 
 5463      5F697063 
 5464              	.LASF0:
 5465 1cbc 52657365 		.ascii	"Reset_IRQn\000"
 5465      745F4952 
 5465      516E00
 5466              	.LASF307:
 5467 1cc7 63686172 		.ascii	"char_t\000"
 5467      5F7400
 5468              	.LASF257:
 5469 1cce 666C6173 		.ascii	"flashRwwRequired\000"
 5469      68527777 
 5469      52657175 
 5469      69726564 
 5469      00
 5470              	.LASF457:
 5471 1cdf 433A5C55 		.ascii	"C:\\Users\\Mathieu\\OneDrive\\Desktop\\master\\Work"
 5471      73657273 
 5471      5C4D6174 
 5471      68696575 
 5471      5C4F6E65 
 5472 1d0c 73706163 		.ascii	"spaceProjet2Eq1\\Projet2Eq1.cydsn\000"
 5472      6550726F 
 5472      6A657432 
 5472      4571315C 
 5472      50726F6A 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 198


 5473              	.LASF286:
 5474 1d2d 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5474      50727443 
 5474      66674F66 
 5474      66736574 
 5474      00
 5475              	.LASF128:
 5476 1d3e 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5476      6D5F315F 
 5476      696E7465 
 5476      72727570 
 5476      74735F32 
 5477              	.LASF395:
 5478 1d59 70696E4E 		.ascii	"pinNum\000"
 5478      756D00
 5479              	.LASF81:
 5480 1d60 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5480      735F696E 
 5480      74657272 
 5480      75707473 
 5480      5F647731 
 5481              	.LASF412:
 5482 1d7c 55415254 		.ascii	"UART_context\000"
 5482      5F636F6E 
 5482      74657874 
 5482      00
 5483              	.LASF213:
 5484 1d89 5644445F 		.ascii	"VDD_INTR_MASK\000"
 5484      494E5452 
 5484      5F4D4153 
 5484      4B00
 5485              	.LASF2:
 5486 1d97 48617264 		.ascii	"HardFault_IRQn\000"
 5486      4661756C 
 5486      745F4952 
 5486      516E00
 5487              	.LASF430:
 5488 1da6 64726177 		.ascii	"draw_MenuPrincipal\000"
 5488      5F4D656E 
 5488      75507269 
 5488      6E636970 
 5488      616C00
 5489              	.LASF159:
 5490 1db9 7369676E 		.ascii	"signed char\000"
 5490      65642063 
 5490      68617200 
 5491              	.LASF366:
 5492 1dc5 70657269 		.ascii	"period\000"
 5492      6F6400
 5493              	.LASF148:
 5494 1dcc 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5494      5F696E74 
 5494      65727275 
 5494      70745F73 
 5494      61725F49 
 5495              	.LASF267:
 5496 1de4 64774368 		.ascii	"dwChOffset\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 199


 5496      4F666673 
 5496      657400
 5497              	.LASF240:
 5498 1def 63707573 		.ascii	"cpussIpcIrqNr\000"
 5498      73497063 
 5498      4972714E 
 5498      7200
 5499              	.LASF365:
 5500 1dfd 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 5500      74635F74 
 5500      6370776D 
 5500      5F636F75 
 5500      6E746572 
 5501              	.LASF270:
 5502 1e19 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5502      43746C50 
 5502      7265656D 
 5502      70746162 
 5502      6C65506F 
 5503              	.LASF401:
 5504 1e2f 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5504      49435F43 
 5504      6C656172 
 5504      50656E64 
 5504      696E6749 
 5505              	.LASF459:
 5506 1e46 6D61696E 		.ascii	"main\000"
 5506      00
 5507              	.LASF118:
 5508 1e4b 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5508      6D5F315F 
 5508      696E7465 
 5508      72727570 
 5508      74735F31 
 5509              	.LASF306:
 5510 1e66 63795F73 		.ascii	"cy_stc_device_t\000"
 5510      74635F64 
 5510      65766963 
 5510      655F7400 
 5511              	.LASF44:
 5512 1e76 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5512      735F696E 
 5512      74657272 
 5512      75707473 
 5512      5F697063 
 5513              	.LASF397:
 5514 1e92 5F5F656E 		.ascii	"__enable_irq\000"
 5514      61626C65 
 5514      5F697271 
 5514      00
 5515              	.LASF182:
 5516 1e9f 49535052 		.ascii	"ISPR\000"
 5516      00
 5517              	.LASF59:
 5518 1ea4 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5518      696E7465 
 5518      72727570 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 200


 5518      745F4952 
 5518      516E00
 5519              	.LASF353:
 5520 1eb7 696E6974 		.ascii	"initKey\000"
 5520      4B657900 
 5521              	.LASF93:
 5522 1ebf 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5522      735F696E 
 5522      74657272 
 5522      75707473 
 5522      5F666175 
 5523              	.LASF311:
 5524 1edd 75696E74 		.ascii	"uint8\000"
 5524      3800
 5525              	.LASF310:
 5526 1ee3 646F7562 		.ascii	"double\000"
 5526      6C6500
 5527              	.LASF227:
 5528 1eea 70617373 		.ascii	"passBase\000"
 5528      42617365 
 5528      00
 5529              	.LASF264:
 5530 1ef3 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5530      6843746C 
 5530      4D61696E 
 5530      57733246 
 5530      72657100 
 5531              	.LASF10:
 5532 1f07 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5532      5F696E74 
 5532      65727275 
 5532      7074735F 
 5532      6770696F 
 5533              	.LASF205:
 5534 1f23 52455345 		.ascii	"RESERVED1\000"
 5534      52564544 
 5534      3100
 5535              	.LASF71:
 5536 1f2d 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5536      735F696E 
 5536      74657272 
 5536      75707473 
 5536      5F647730 
 5537              	.LASF241:
 5538 1f4a 63707573 		.ascii	"cpussDwChNr\000"
 5538      73447743 
 5538      684E7200 
 5539              	.LASF342:
 5540 1f56 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 5540      74635F73 
 5540      63625F69 
 5540      32635F63 
 5540      6F6E7465 
 5541              	.LASF202:
 5542 1f6f 4346475F 		.ascii	"CFG_SIO\000"
 5542      53494F00 
 5543              	.LASF266:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 201


 5544 1f77 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5544      6843746C 
 5544      4D61696E 
 5544      57733446 
 5544      72657100 
 5545              	.LASF79:
 5546 1f8b 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5546      735F696E 
 5546      74657272 
 5546      75707473 
 5546      5F647731 
 5547              	.LASF105:
 5548 1fa7 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5548      6D5F305F 
 5548      696E7465 
 5548      72727570 
 5548      74735F35 
 5549              	.LASF31:
 5550 1fc1 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 5550      5F696E74 
 5550      65727275 
 5550      70745F62 
 5550      61636B75 
 5551              	.LASF408:
 5552 1fdc 5357325F 		.ascii	"SW2_isr_cfg\000"
 5552      6973725F 
 5552      63666700 
 5553              	.LASF94:
 5554 1fe8 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5554      735F696E 
 5554      74657272 
 5554      7570745F 
 5554      63727970 
 5555              	.LASF97:
 5556 2004 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 5556      735F696E 
 5556      74657272 
 5556      75707473 
 5556      5F636D30 
 5557              	.LASF100:
 5558 2024 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5558      6D5F305F 
 5558      696E7465 
 5558      72727570 
 5558      74735F30 
 5559              	.LASF82:
 5560 203e 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5560      735F696E 
 5560      74657272 
 5560      75707473 
 5560      5F647731 
 5561              	.LASF391:
 5562 205a 53656D61 		.ascii	"SemaphoreHandle_t\000"
 5562      70686F72 
 5562      6548616E 
 5562      646C655F 
 5562      7400
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccKcPadA.s 			page 202


 5563              	.LASF38:
 5564 206c 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5564      735F696E 
 5564      74657272 
 5564      75707473 
 5564      5F697063 
 5565              	.LASF332:
 5566 2088 736C6176 		.ascii	"slaveRdBufEmpty\000"
 5566      65526442 
 5566      7566456D 
 5566      70747900 
 5567              	.LASF273:
 5568 2098 70657269 		.ascii	"periTrCmdOffset\000"
 5568      5472436D 
 5568      644F6666 
 5568      73657400 
 5569              	.LASF58:
 5570 20a8 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5570      375F696E 
 5570      74657272 
 5570      7570745F 
 5570      4952516E 
 5571              	.LASF312:
 5572 20bd 696E7472 		.ascii	"intrSrc\000"
 5572      53726300 
 5573              	.LASF331:
 5574 20c5 736C6176 		.ascii	"slaveStatus\000"
 5574      65537461 
 5574      74757300 
 5575              	.LASF98:
 5576 20d1 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5576      735F696E 
 5576      74657272 
 5576      75707473 
 5576      5F636D34 
 5577              	.LASF452:
 5578 20f1 4755495F 		.ascii	"GUI_Clear\000"
 5578      436C6561 
 5578      7200
 5579              	.LASF110:
 5580 20fb 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5580      6D5F315F 
 5580      696E7465 
 5580      72727570 
 5580      74735F32 
 5581              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
