
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v
# synth_design -part xc7z020clg484-3 -top port_bus_2to1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top port_bus_2to1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 115652 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 31.895 ; free physical = 244987 ; free virtual = 313632
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'port_bus_2to1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:68]
INFO: [Synth 8-6155] done synthesizing module 'port_bus_2to1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:68]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 77.660 ; free physical = 246212 ; free virtual = 314852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 77.660 ; free physical = 246209 ; free virtual = 314850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 85.656 ; free physical = 246209 ; free virtual = 314850
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'counter_reg' in module 'port_bus_2to1'
INFO: [Synth 8-5544] ROM "bus_word_3_tmp0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.305 ; gain = 101.664 ; free physical = 246186 ; free virtual = 314827
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module port_bus_2to1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.945 ; gain = 248.305 ; free physical = 245873 ; free virtual = 314516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.945 ; gain = 248.305 ; free physical = 245859 ; free virtual = 314502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1724.945 ; gain = 256.305 ; free physical = 245857 ; free virtual = 314499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 256.309 ; free physical = 245714 ; free virtual = 314356
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 256.309 ; free physical = 245713 ; free virtual = 314356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 256.309 ; free physical = 245712 ; free virtual = 314355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 256.309 ; free physical = 245712 ; free virtual = 314355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 256.309 ; free physical = 245794 ; free virtual = 314437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 256.309 ; free physical = 245794 ; free virtual = 314437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     3|
|3     |LUT4 |     3|
|4     |LUT6 |   128|
|5     |FDRE |   541|
|6     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   677|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 256.309 ; free physical = 245794 ; free virtual = 314436
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.949 ; gain = 256.309 ; free physical = 245795 ; free virtual = 314437
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.953 ; gain = 256.309 ; free physical = 245796 ; free virtual = 314439
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.117 ; gain = 0.000 ; free physical = 245564 ; free virtual = 314207
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.117 ; gain = 383.574 ; free physical = 245602 ; free virtual = 314244
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2403.766 ; gain = 551.648 ; free physical = 244454 ; free virtual = 313138
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.766 ; gain = 0.000 ; free physical = 244454 ; free virtual = 313138
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.773 ; gain = 0.000 ; free physical = 244468 ; free virtual = 313153
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244348 ; free virtual = 313034

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1024188fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244347 ; free virtual = 313033

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1024188fd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244293 ; free virtual = 312977
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1024188fd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244291 ; free virtual = 312976
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1024188fd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244288 ; free virtual = 312974
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1024188fd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244287 ; free virtual = 312972
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1024188fd

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244285 ; free virtual = 312973
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1024188fd

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244284 ; free virtual = 312973
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244285 ; free virtual = 312974
Ending Logic Optimization Task | Checksum: 1024188fd

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244284 ; free virtual = 312973

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1024188fd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244280 ; free virtual = 312973

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1024188fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244281 ; free virtual = 312973

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244280 ; free virtual = 312973
Ending Netlist Obfuscation Task | Checksum: 1024188fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244280 ; free virtual = 312973
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2497.840 ; gain = 0.000 ; free physical = 244280 ; free virtual = 312973
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1024188fd
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module port_bus_2to1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2513.820 ; gain = 0.000 ; free physical = 244246 ; free virtual = 312933
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2513.820 ; gain = 0.000 ; free physical = 244260 ; free virtual = 312949
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.719 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2513.820 ; gain = 0.000 ; free physical = 244192 ; free virtual = 312868
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2697.988 ; gain = 184.168 ; free physical = 244223 ; free virtual = 312877
Power optimization passes: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2697.988 ; gain = 184.168 ; free physical = 244223 ; free virtual = 312877

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244237 ; free virtual = 312891


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design port_bus_2to1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 542
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1024188fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244236 ; free virtual = 312890
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1024188fd
Power optimization: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2697.988 ; gain = 200.148 ; free physical = 244240 ; free virtual = 312893
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27689656 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1024188fd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244272 ; free virtual = 312926
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1024188fd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244272 ; free virtual = 312926
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1024188fd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244272 ; free virtual = 312926
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1024188fd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244272 ; free virtual = 312926
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1024188fd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244272 ; free virtual = 312925

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244272 ; free virtual = 312925
Ending Netlist Obfuscation Task | Checksum: 1024188fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244272 ; free virtual = 312925
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244145 ; free virtual = 312799
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5e2f5c08

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244145 ; free virtual = 312799
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244144 ; free virtual = 312798

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 673f46ce

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244081 ; free virtual = 312735

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d8c5a5d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244071 ; free virtual = 312725

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d8c5a5d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312724
Phase 1 Placer Initialization | Checksum: d8c5a5d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312723

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1601f9d5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 244054 ; free virtual = 312708

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243792 ; free virtual = 312446

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 7a0a17e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243792 ; free virtual = 312446
Phase 2 Global Placement | Checksum: 135772f61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243785 ; free virtual = 312439

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 135772f61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243785 ; free virtual = 312439

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bd0db532

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312435

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fa4e222a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243780 ; free virtual = 312434

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11d1a8951

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243779 ; free virtual = 312433

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fc1df904

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243775 ; free virtual = 312430

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 251ef1c5e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243773 ; free virtual = 312428

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22cbba435

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243773 ; free virtual = 312427
Phase 3 Detail Placement | Checksum: 22cbba435

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243772 ; free virtual = 312427

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2252baed5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2252baed5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312435
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.736. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2b7ebe504

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312435
Phase 4.1 Post Commit Optimization | Checksum: 2b7ebe504

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312435

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2b7ebe504

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312435

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2b7ebe504

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312435

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312435
Phase 4.4 Final Placement Cleanup | Checksum: 21e4c9940

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312435
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21e4c9940

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312435
Ending Placer Task | Checksum: 11fff2ca2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243797 ; free virtual = 312452
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243797 ; free virtual = 312452
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243711 ; free virtual = 312365
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243713 ; free virtual = 312367
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243782 ; free virtual = 312438
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f381088c ConstDB: 0 ShapeSum: 2c7e2416 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "vidin_new_data_scld_1_2to3_left" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_new_data_scld_1_2to3_left". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_ip[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_ip[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_ip[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_ip[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_ip[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_ip[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_ip[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_ip[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_ip[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_ip[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_ip[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_ip[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_ip[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_ip[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_ip[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_ip[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_ip[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_ip[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_ip[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_ip[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_ip[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_ip[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_ip[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_ip[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "svid_comp_switch" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "svid_comp_switch". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_addr_reg[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_addr_reg[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_rp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_rp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_rp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_rp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_rp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_rp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_rp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_rp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_rp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_rp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_addr_reg[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_addr_reg[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_addr_reg[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_addr_reg[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_rp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_rp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_rp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_rp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_rn[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_rn[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_rn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_rn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_rn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_rn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_rn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_rn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_rn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_rn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_rn[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_rn[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_rn[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_rn[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_rn[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_rn[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_rn[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_rn[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_rn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_rn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_rn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_rn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_rn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_rn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_rn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_rn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_rp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_rp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_rp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_rp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_rp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_rp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_rp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_rp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_rn[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_rn[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_rn[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_rn[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_rn[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_rn[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_rn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_rn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_rn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_rn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_rn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_rn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_rn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_rn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_rn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_rn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_rn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_rn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_rn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_rn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_rn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_rn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_rn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_rn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_left_rn[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_left_rn[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_rn[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_rn[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_rn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_rn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_rn[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_rn[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_rn[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_rn[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_rn[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_rn[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_rn[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_rn[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_rp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_rp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_rp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_rp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_1_2to3_right_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_1_2to3_right_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_left_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_left_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_ip[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_ip[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_ip[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_ip[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_ip[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_ip[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_right_ip[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_right_ip[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_ip[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_ip[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_2_2to3_right_ip[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_2_2to3_right_ip[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_ip[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_ip[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_data_reg_scld_4_2to3_left_ip[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_data_reg_scld_4_2to3_left_ip[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 12e3f923a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243972 ; free virtual = 312629
Post Restoration Checksum: NetGraph: 6dd0a92f NumContArr: c06ee90b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12e3f923a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243971 ; free virtual = 312628

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12e3f923a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243951 ; free virtual = 312609

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12e3f923a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243951 ; free virtual = 312609
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20e34f545

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243957 ; free virtual = 312614
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.899  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2094340d7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243955 ; free virtual = 312612

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 188a8613e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243881 ; free virtual = 312538

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.850  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 111ca35b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243877 ; free virtual = 312534
Phase 4 Rip-up And Reroute | Checksum: 111ca35b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243876 ; free virtual = 312533

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 111ca35b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243875 ; free virtual = 312532

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 111ca35b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243875 ; free virtual = 312532
Phase 5 Delay and Skew Optimization | Checksum: 111ca35b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243874 ; free virtual = 312532

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15ddfab12

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243874 ; free virtual = 312531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.850  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ddfab12

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243874 ; free virtual = 312532
Phase 6 Post Hold Fix | Checksum: 15ddfab12

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243874 ; free virtual = 312532

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0208139 %
  Global Horizontal Routing Utilization  = 0.0234111 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15c090be9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243867 ; free virtual = 312524

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15c090be9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243861 ; free virtual = 312518

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 188fc591f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243859 ; free virtual = 312516

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.850  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 188fc591f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243858 ; free virtual = 312515
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243888 ; free virtual = 312545

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243887 ; free virtual = 312545
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243887 ; free virtual = 312544
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243873 ; free virtual = 312533
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.988 ; gain = 0.000 ; free physical = 243870 ; free virtual = 312530
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2731.078 ; gain = 0.000 ; free physical = 244569 ; free virtual = 313226
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:41:22 2022...
