#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1147-g7ee7a483)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55b45a4946a0 .scope module, "mipspipeline_tb" "mipspipeline_tb" 2 8;
 .timescale 0 0;
v0x55b45a5c1b50_0 .var "clk", 0 0;
v0x55b45a5c1bf0_0 .net "fin", 0 0, L_0x55b45a5d5420;  1 drivers
v0x55b45a5c1cb0_0 .var/i "outfile", 31 0;
v0x55b45a5c1d50_0 .var "pcclr", 0 0;
E_0x55b45a46bed0 .event posedge, v0x55b45a5b57a0_0;
S_0x55b45a5602e0 .scope module, "dut" "mipspipeline" 2 42, 3 35 0, S_0x55b45a4946a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pcclr";
    .port_info 2 /OUTPUT 1 "fin";
P_0x55b45a465920 .param/l "DMDEPTH" 0 3 445, +C4<00000000000000000010100000000000>;
P_0x55b45a465960 .param/l "EXINWIDTH" 0 3 128, +C4<00000000000000000000000000010000>;
P_0x55b45a4659a0 .param/l "EXOUTWIDTH" 0 3 129, +C4<00000000000000000000000000100000>;
P_0x55b45a4659e0 .param/l "IDEXAWIDTH" 0 3 141, +C4<00000000000000000000000000100000>;
P_0x55b45a465a20 .param/l "IDEXDWIDTH" 0 3 140, +C4<00000000000000000000000000100000>;
P_0x55b45a465a60 .param/l "IFIDAWIDTH" 0 3 88, +C4<00000000000000000000000000100000>;
P_0x55b45a465aa0 .param/l "IFIDINSWIDTH" 0 3 89, +C4<00000000000000000000000000100000>;
P_0x55b45a465ae0 .param/l "INSMEMAWIDTH" 0 3 70, +C4<00000000000000000000000000100000>;
P_0x55b45a465b20 .param/l "INSMEMDEPTH" 0 3 72, +C4<00000000000000000000010000000000>;
P_0x55b45a465b60 .param/l "INSMEMDWIDTH" 0 3 71, +C4<00000000000000000000000000100000>;
P_0x55b45a465ba0 .param/l "PCDATAWIDTH" 0 3 39, +C4<00000000000000000000000000100000>;
P_0x55b45a465be0 .param/l "PCUPPERLIMIT" 0 3 41, +C4<00000000000000000001000000000000>;
P_0x55b45a465c20 .param/l "REGDWIDTH" 0 3 106, +C4<00000000000000000000000000100000>;
v0x55b45a5bab90_0 .net *"_ivl_14", 31 0, L_0x55b45a5d3250;  1 drivers
v0x55b45a5bac70_0 .net *"_ivl_16", 29 0, L_0x55b45a5d31b0;  1 drivers
L_0x7fb5ea8733c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b45a5bad50_0 .net *"_ivl_18", 1 0, L_0x7fb5ea8733c0;  1 drivers
v0x55b45a5bae40_0 .net *"_ivl_23", 3 0, L_0x55b45a5d3530;  1 drivers
v0x55b45a5baf20_0 .net *"_ivl_25", 25 0, L_0x55b45a5d3660;  1 drivers
L_0x7fb5ea873408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b45a5bb050_0 .net/2u *"_ivl_26", 1 0, L_0x7fb5ea873408;  1 drivers
v0x55b45a5bb130_0 .net "alualtsrcout", 31 0, v0x55b45a59b600_0;  1 drivers
v0x55b45a5bb240_0 .net "aluctrlout", 3 0, v0x55b45a59bae0_0;  1 drivers
v0x55b45a5bb350_0 .net "aluforwardout1", 31 0, v0x55b45a59c010_0;  1 drivers
v0x55b45a5bb4a0_0 .net "aluforwardout2", 31 0, v0x55b45a59c770_0;  1 drivers
v0x55b45a5bb5b0_0 .net "alunegative", 0 0, v0x55b45a59cd50_0;  1 drivers
v0x55b45a5bb6a0_0 .net "aluoverflow", 0 0, v0x55b45a59d000_0;  1 drivers
v0x55b45a5bb790_0 .net "aluresult", 31 0, v0x55b45a59cef0_0;  1 drivers
v0x55b45a5bb8a0_0 .net "alusrcout", 31 0, v0x55b45a59d850_0;  1 drivers
v0x55b45a5bb9b0_0 .net "aluzero", 0 0, v0x55b45a59d440_0;  1 drivers
v0x55b45a5bbaa0_0 .net "branchctrlout", 1 0, v0x55b45a59e330_0;  1 drivers
v0x55b45a5bbbb0_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  1 drivers
v0x55b45a5bbd60_0 .net "ctrlalualtsrc", 0 0, v0x55b45a5a0dd0_0;  1 drivers
v0x55b45a5bbe50_0 .net "ctrlaluop", 2 0, v0x55b45a5a0e90_0;  1 drivers
v0x55b45a5bbf60_0 .net "ctrlalusrc", 1 0, v0x55b45a5a0f60_0;  1 drivers
v0x55b45a5bc070_0 .net "ctrlbbeq", 0 0, v0x55b45a5a1060_0;  1 drivers
v0x55b45a5bc160_0 .net "ctrlbbgtz", 0 0, v0x55b45a5a1130_0;  1 drivers
v0x55b45a5bc250_0 .net "ctrlbblez", 0 0, v0x55b45a5a1220_0;  1 drivers
v0x55b45a5bc340_0 .net "ctrlbbne", 0 0, v0x55b45a5a12f0_0;  1 drivers
v0x55b45a5bc430_0 .net "ctrlfin", 0 0, v0x55b45a5a13c0_0;  1 drivers
v0x55b45a5bc520_0 .net "ctrljump", 0 0, v0x55b45a5a1490_0;  1 drivers
v0x55b45a5bc610_0 .net "ctrlmemrd", 0 0, v0x55b45a5a1560_0;  1 drivers
v0x55b45a5bc700_0 .net "ctrlmemtoreg", 1 0, v0x55b45a5a1700_0;  1 drivers
v0x55b45a5bc810_0 .net "ctrlmemwr", 0 0, v0x55b45a5a1630_0;  1 drivers
v0x55b45a5bc900_0 .net "ctrlpcen", 0 0, v0x55b45a5a17d0_0;  1 drivers
v0x55b45a5bc9f0_0 .net "ctrlregdst", 1 0, v0x55b45a5a1870_0;  1 drivers
v0x55b45a5bcb00_0 .net "ctrlregwr", 0 0, v0x55b45a5a1940_0;  1 drivers
v0x55b45a5bcbf0_0 .net "dmdataout", 31 0, v0x55b45a5a2910_0;  1 drivers
v0x55b45a5bcf10_0 .net "exdout", 31 0, v0x55b45a5a8cc0_0;  1 drivers
v0x55b45a5bd020_0 .net "exmemaluresultout", 31 0, v0x55b45a5a5b50_0;  1 drivers
v0x55b45a5bd0e0_0 .net "exmembbeqout", 0 0, L_0x55b45a5d49f0;  1 drivers
v0x55b45a5bd180_0 .net "exmembbgtzout", 0 0, L_0x55b45a5d4c80;  1 drivers
v0x55b45a5bd220_0 .net "exmembblezout", 0 0, L_0x55b45a5d4b50;  1 drivers
v0x55b45a5bd2c0_0 .net "exmembbneout", 0 0, L_0x55b45a5d48c0;  1 drivers
v0x55b45a5bd360_0 .net "exmembranaddrout", 31 0, v0x55b45a5a6410_0;  1 drivers
v0x55b45a5bd470_0 .net "exmemfinout", 0 0, L_0x55b45a5d46e0;  1 drivers
v0x55b45a5bd510_0 .net "exmemjmpaddrout", 31 0, v0x55b45a5a69d0_0;  1 drivers
v0x55b45a5bd5d0_0 .net "exmemjumpout", 0 0, L_0x55b45a5d4df0;  1 drivers
v0x55b45a5bd670_0 .net "exmemmemrdout", 0 0, v0x55b45a5a4740_0;  1 drivers
v0x55b45a5bd710_0 .net "exmemmemtoregout", 1 0, L_0x55b45a5d4640;  1 drivers
v0x55b45a5bd860_0 .net "exmemmemwrout", 0 0, L_0x55b45a5d4780;  1 drivers
v0x55b45a5bd990_0 .net "exmemnegativeout", 0 0, v0x55b45a5a7220_0;  1 drivers
v0x55b45a5bda30_0 .net "exmemoverflowout", 0 0, v0x55b45a5a7460_0;  1 drivers
v0x55b45a5bdad0_0 .net "exmempcnextout", 31 0, v0x55b45a5a7670_0;  1 drivers
v0x55b45a5bdb90_0 .net "exmemregdata2out", 31 0, v0x55b45a5a78f0_0;  1 drivers
v0x55b45a5bdca0_0 .net "exmemregdstmuxout", 4 0, v0x55b45a5a7b90_0;  1 drivers
v0x55b45a5bdd60_0 .net "exmemregwrout", 0 0, L_0x55b45a5d45a0;  1 drivers
v0x55b45a5bde00_0 .net "exmemrtout", 4 0, v0x55b45a5a7f90_0;  1 drivers
v0x55b45a5bdf10_0 .net "exmemzeroout", 0 0, v0x55b45a5a8200_0;  1 drivers
v0x55b45a5be000_0 .net "fin", 0 0, L_0x55b45a5d5420;  alias, 1 drivers
v0x55b45a5be0f0_0 .net "foraluforward1", 1 0, v0x55b45a5a91b0_0;  1 drivers
v0x55b45a5be200_0 .net "foraluforward2", 1 0, v0x55b45a5a92c0_0;  1 drivers
v0x55b45a5be310_0 .net "formemdata", 0 0, v0x55b45a5a9960_0;  1 drivers
v0x55b45a5be400_0 .net "formemdata2", 0 0, v0x55b45a5a9a00_0;  1 drivers
v0x55b45a5be4f0_0 .net "hazctrlsig", 0 0, v0x55b45a5aa160_0;  1 drivers
v0x55b45a5be5e0_0 .net "hazpcen", 0 0, v0x55b45a5aa6e0_0;  1 drivers
v0x55b45a5be6d0_0 .net "idexalualtsrcin", 0 0, v0x55b45a59ebe0_0;  1 drivers
v0x55b45a5be770_0 .net "idexalualtsrcout", 0 0, L_0x55b45a5d3d10;  1 drivers
v0x55b45a5be810_0 .net "idexaluopin", 2 0, v0x55b45a59ecc0_0;  1 drivers
v0x55b45a5be8d0_0 .net "idexaluopout", 2 0, L_0x55b45a5d4010;  1 drivers
v0x55b45a5bed80_0 .net "idexalusrcin", 1 0, v0x55b45a59eda0_0;  1 drivers
v0x55b45a5bee20_0 .net "idexalusrcout", 1 0, L_0x55b45a5d3e10;  1 drivers
v0x55b45a5beec0_0 .net "idexbbeqin", 0 0, v0x55b45a59ee60_0;  1 drivers
v0x55b45a5bef60_0 .net "idexbbeqout", 0 0, L_0x55b45a5d3b10;  1 drivers
v0x55b45a5bf000_0 .net "idexbbgtzin", 0 0, v0x55b45a59ef20_0;  1 drivers
v0x55b45a5bf0a0_0 .net "idexbbgtzout", 0 0, L_0x55b45a5d3bf0;  1 drivers
v0x55b45a5bf1d0_0 .net "idexbblezin", 0 0, v0x55b45a59efe0_0;  1 drivers
v0x55b45a5bf270_0 .net "idexbblezout", 0 0, L_0x55b45a5d3b80;  1 drivers
v0x55b45a5bf3a0_0 .net "idexbbnein", 0 0, v0x55b45a59f0a0_0;  1 drivers
v0x55b45a5bf440_0 .net "idexbbneout", 0 0, L_0x55b45a5d3aa0;  1 drivers
v0x55b45a5bf570_0 .net "idexbranaddrin", 31 0, L_0x55b45a5d3340;  1 drivers
v0x55b45a5bf610_0 .net "idexbranaddrout", 31 0, v0x55b45a5af560_0;  1 drivers
v0x55b45a5bf6b0_0 .net "idexfinin", 0 0, v0x55b45a59fd20_0;  1 drivers
v0x55b45a5bf750_0 .net "idexfinout", 0 0, L_0x55b45a5d3950;  1 drivers
v0x55b45a5bf880_0 .net "idexfunctout", 5 0, v0x55b45a5afc10_0;  1 drivers
v0x55b45a5bf920_0 .net "idexjmpaddrin", 31 0, L_0x55b45a5d3750;  1 drivers
v0x55b45a5bf9c0_0 .net "idexjmpaddrout", 31 0, v0x55b45a5afe70_0;  1 drivers
v0x55b45a5bfa60_0 .net "idexjumpin", 0 0, v0x55b45a59fde0_0;  1 drivers
v0x55b45a5bfb00_0 .net "idexjumpout", 0 0, L_0x55b45a5d3ca0;  1 drivers
v0x55b45a5bfc30_0 .net "idexmemrdin", 0 0, v0x55b45a59fea0_0;  1 drivers
v0x55b45a5bfcd0_0 .net "idexmemrdout", 0 0, L_0x55b45a5d3a30;  1 drivers
v0x55b45a5bfd70_0 .net "idexmemtoregin", 1 0, v0x55b45a59ff60_0;  1 drivers
v0x55b45a5bfe10_0 .net "idexmemtoregout", 1 0, L_0x55b45a5d38e0;  1 drivers
v0x55b45a5bff40_0 .net "idexmemwrin", 0 0, v0x55b45a5a0040_0;  1 drivers
v0x55b45a5bffe0_0 .net "idexmemwrout", 0 0, L_0x55b45a5d39c0;  1 drivers
v0x55b45a5c0080_0 .net "idexpcnextout", 31 0, v0x55b45a5b0910_0;  1 drivers
v0x55b45a5c0120_0 .net "idexrdout", 4 0, v0x55b45a5b0b70_0;  1 drivers
v0x55b45a5c01c0_0 .net "idexregdata1out", 31 0, v0x55b45a5b0e10_0;  1 drivers
v0x55b45a5c0260_0 .net "idexregdata2out", 31 0, v0x55b45a5b1030_0;  1 drivers
v0x55b45a5c0300_0 .net "idexregdstin", 1 0, v0x55b45a5a0100_0;  1 drivers
v0x55b45a5c03a0_0 .net "idexregdstout", 1 0, L_0x55b45a5d3f10;  1 drivers
v0x55b45a5c0440_0 .net "idexregwrin", 0 0, v0x55b45a5a01e0_0;  1 drivers
v0x55b45a5c04e0_0 .net "idexregwrout", 0 0, L_0x55b45a5d33e0;  1 drivers
v0x55b45a5c0610_0 .net "idexrsout", 4 0, v0x55b45a5b1500_0;  1 drivers
v0x55b45a5c06b0_0 .net "idexrtout", 4 0, v0x55b45a5b1760_0;  1 drivers
v0x55b45a5c0750_0 .net "idexsignexout", 31 0, v0x55b45a5b19c0_0;  1 drivers
v0x55b45a5c07f0_0 .net "ifidinsout", 31 0, v0x55b45a5b26e0_0;  1 drivers
v0x55b45a5c0890_0 .net "ifidpcnextout", 31 0, v0x55b45a5b29b0_0;  1 drivers
v0x55b45a5c0980_0 .net "insmemins", 31 0, v0x55b45a5b3770_0;  1 drivers
v0x55b45a5c0a70_0 .net "memdatamuxins2out", 31 0, v0x55b45a5b48f0_0;  1 drivers
v0x55b45a5c0b60_0 .net "memdatamuxout", 31 0, v0x55b45a5b41d0_0;  1 drivers
v0x55b45a5c0c50_0 .net "memwbaluoutout", 31 0, v0x55b45a5b6140_0;  1 drivers
v0x55b45a5c0d40_0 .net "memwbdmdataout", 31 0, v0x55b45a5b6440_0;  1 drivers
v0x55b45a5c0e30_0 .net "memwbmemtoregout", 1 0, L_0x55b45a5d53b0;  1 drivers
v0x55b45a5c0ed0_0 .net "memwbnegativeout", 0 0, v0x55b45a5b69a0_0;  1 drivers
v0x55b45a5c0fc0_0 .net "memwbpcnextout", 31 0, v0x55b45a5b6c00_0;  1 drivers
v0x55b45a5c10b0_0 .net "memwbregwrout", 0 0, L_0x55b45a5d5340;  1 drivers
v0x55b45a5c11e0_0 .net "pcaddress", 31 0, v0x55b45a5b7900_0;  1 drivers
v0x55b45a5c1280_0 .net "pcclr", 0 0, v0x55b45a5c1d50_0;  1 drivers
v0x55b45a5c1320_0 .net "pcdata_out", 31 0, v0x55b45a57a760_0;  1 drivers
v0x55b45a5c1410_0 .net "pcdata_out_next", 31 0, v0x55b45a57ce10_0;  1 drivers
v0x55b45a5c1500_0 .net "pcload", 0 0, v0x55b45a5b79d0_0;  1 drivers
v0x55b45a5c15f0_0 .net "regdinins", 31 0, v0x55b45a5ba5b0_0;  1 drivers
v0x55b45a5c1690_0 .net "regdout1ins", 31 0, v0x55b45a5b9650_0;  1 drivers
v0x55b45a5c1780_0 .net "regdout2ins", 31 0, v0x55b45a5b9710_0;  1 drivers
v0x55b45a5c1870_0 .net "regdstout", 4 0, v0x55b45a5b7d90_0;  1 drivers
v0x55b45a5c1960_0 .net "regwraddrins", 4 0, v0x55b45a5b6f70_0;  1 drivers
v0x55b45a5c1a00_0 .net "unstallingout", 0 0, v0x55b45a5ba9b0_0;  1 drivers
L_0x55b45a5d2ef0 .part v0x55b45a5b26e0_0, 21, 5;
L_0x55b45a5d2fe0 .part v0x55b45a5b26e0_0, 16, 5;
L_0x55b45a5d3080 .part v0x55b45a5b26e0_0, 0, 16;
L_0x55b45a5d31b0 .part v0x55b45a5a8cc0_0, 0, 30;
L_0x55b45a5d3250 .concat [ 2 30 0 0], L_0x7fb5ea8733c0, L_0x55b45a5d31b0;
L_0x55b45a5d3340 .arith/sum 32, L_0x55b45a5d3250, v0x55b45a5b29b0_0;
L_0x55b45a5d3530 .part v0x55b45a5b29b0_0, 28, 4;
L_0x55b45a5d3660 .part v0x55b45a5b26e0_0, 0, 26;
L_0x55b45a5d3750 .concat [ 2 26 4 0], L_0x7fb5ea873408, L_0x55b45a5d3660, L_0x55b45a5d3530;
L_0x55b45a5d4110 .part v0x55b45a5b26e0_0, 0, 6;
L_0x55b45a5d4210 .part v0x55b45a5b26e0_0, 16, 5;
L_0x55b45a5d42b0 .part v0x55b45a5b26e0_0, 21, 5;
L_0x55b45a5d43c0 .part v0x55b45a5b26e0_0, 11, 5;
L_0x55b45a5d5520 .part v0x55b45a5b26e0_0, 26, 6;
L_0x55b45a5d5670 .part v0x55b45a5b26e0_0, 21, 5;
L_0x55b45a5d5740 .part v0x55b45a5b26e0_0, 16, 5;
S_0x55b45a5620c0 .scope module, "PC" "counterpip" 3 55, 4 18 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_in";
    .port_info 1 /INPUT 1 "en0";
    .port_info 2 /INPUT 1 "en1";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "load";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 32 "data_out_next";
P_0x55b45a582e50 .param/l "DATAWIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x55b45a582e90 .param/l "UPPERLIMIT" 0 4 20, +C4<00000000000000000001000000000000>;
v0x55b45a562f50_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a564900_0 .net "clr", 0 0, v0x55b45a5c1d50_0;  alias, 1 drivers
v0x55b45a5807b0_0 .net "data_in", 31 0, v0x55b45a5b7900_0;  alias, 1 drivers
v0x55b45a57a760_0 .var "data_out", 31 0;
v0x55b45a57ce10_0 .var "data_out_next", 31 0;
v0x55b45a582db0_0 .net "en0", 0 0, v0x55b45a5ba9b0_0;  alias, 1 drivers
v0x55b45a554650_0 .net "en1", 0 0, v0x55b45a5aa6e0_0;  alias, 1 drivers
v0x55b45a59b1f0_0 .net "load", 0 0, v0x55b45a5b79d0_0;  alias, 1 drivers
E_0x55b45a46c460 .event anyedge, v0x55b45a57a760_0;
E_0x55b45a438da0/0 .event negedge, v0x55b45a564900_0;
E_0x55b45a438da0/1 .event posedge, v0x55b45a562f50_0;
E_0x55b45a438da0 .event/or E_0x55b45a438da0/0, E_0x55b45a438da0/1;
S_0x55b45a5624a0 .scope module, "alualtsrcmuxins" "alualtsrcmux" 3 285, 5 12 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "regsrc";
    .port_info 1 /INPUT 32 "immsrc";
    .port_info 2 /INPUT 1 "alualtsrc";
    .port_info 3 /OUTPUT 32 "operand";
v0x55b45a59b440_0 .net "alualtsrc", 0 0, L_0x55b45a5d3d10;  alias, 1 drivers
v0x55b45a59b520_0 .net "immsrc", 31 0, v0x55b45a5b19c0_0;  alias, 1 drivers
v0x55b45a59b600_0 .var "operand", 31 0;
v0x55b45a59b6c0_0 .net "regsrc", 31 0, v0x55b45a5b0e10_0;  alias, 1 drivers
E_0x55b45a595c50 .event anyedge, v0x55b45a59b440_0, v0x55b45a59b520_0, v0x55b45a59b6c0_0;
S_0x55b45a561180 .scope module, "aluctrlins" "aluctrl" 3 338, 6 21 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "opcodeforalu";
v0x55b45a59b900_0 .net "aluop", 2 0, L_0x55b45a5d4010;  alias, 1 drivers
v0x55b45a59ba00_0 .net "funct", 5 0, v0x55b45a5afc10_0;  alias, 1 drivers
v0x55b45a59bae0_0 .var "opcodeforalu", 3 0;
E_0x55b45a595d10 .event anyedge, v0x55b45a59ba00_0, v0x55b45a59b900_0;
S_0x55b45a561900 .scope module, "aluforwardingmuxins1" "aluforwardingmux" 3 320, 7 12 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluforward";
    .port_info 1 /INPUT 32 "regdata";
    .port_info 2 /INPUT 32 "aluresult";
    .port_info 3 /INPUT 32 "dmresult";
    .port_info 4 /OUTPUT 32 "out";
P_0x55b45a59bc70 .param/l "DWIDTH" 0 7 13, +C4<00000000000000000000000000100000>;
v0x55b45a59bd40_0 .net "aluforward", 1 0, v0x55b45a5a91b0_0;  alias, 1 drivers
v0x55b45a59be40_0 .net "aluresult", 31 0, v0x55b45a5a5b50_0;  alias, 1 drivers
v0x55b45a59bf20_0 .net "dmresult", 31 0, v0x55b45a5ba5b0_0;  alias, 1 drivers
v0x55b45a59c010_0 .var "out", 31 0;
v0x55b45a59c0f0_0 .net "regdata", 31 0, v0x55b45a59b600_0;  alias, 1 drivers
E_0x55b45a596930 .event anyedge, v0x55b45a59bf20_0, v0x55b45a59be40_0, v0x55b45a59b600_0, v0x55b45a59bd40_0;
S_0x55b45a561ce0 .scope module, "aluforwardingmuxins2" "aluforwardingmux" 3 327, 7 12 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluforward";
    .port_info 1 /INPUT 32 "regdata";
    .port_info 2 /INPUT 32 "aluresult";
    .port_info 3 /INPUT 32 "dmresult";
    .port_info 4 /OUTPUT 32 "out";
P_0x55b45a59c350 .param/l "DWIDTH" 0 7 13, +C4<00000000000000000000000000100000>;
v0x55b45a59c480_0 .net "aluforward", 1 0, v0x55b45a5a92c0_0;  alias, 1 drivers
v0x55b45a59c580_0 .net "aluresult", 31 0, v0x55b45a5a5b50_0;  alias, 1 drivers
v0x55b45a59c670_0 .net "dmresult", 31 0, v0x55b45a5ba5b0_0;  alias, 1 drivers
v0x55b45a59c770_0 .var "out", 31 0;
v0x55b45a59c810_0 .net "regdata", 31 0, v0x55b45a59d850_0;  alias, 1 drivers
E_0x55b45a59c3f0 .event anyedge, v0x55b45a59bf20_0, v0x55b45a59be40_0, v0x55b45a59c810_0, v0x55b45a59c480_0;
S_0x55b45a55fb20 .scope module, "aluins" "alu" 3 347, 8 12 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "negative";
L_0x55b45a5d4460 .functor BUFZ 32, v0x55b45a59c010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b45a5d4500 .functor BUFZ 32, v0x55b45a59c770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b45a59cba0_0 .net "A", 31 0, v0x55b45a59c010_0;  alias, 1 drivers
v0x55b45a59cc80_0 .net "B", 31 0, v0x55b45a59c770_0;  alias, 1 drivers
v0x55b45a59cd50_0 .var "negative", 0 0;
v0x55b45a59ce20_0 .net "op", 3 0, v0x55b45a59bae0_0;  alias, 1 drivers
v0x55b45a59cef0_0 .var "out", 31 0;
v0x55b45a59d000_0 .var "overflow", 0 0;
v0x55b45a59d0c0_0 .net/s "signedA", 31 0, L_0x55b45a5d4460;  1 drivers
v0x55b45a59d1a0_0 .net/s "signedB", 31 0, L_0x55b45a5d4500;  1 drivers
v0x55b45a59d280_0 .var/s "signedout", 31 0;
v0x55b45a59d360_0 .var "tempout", 31 0;
v0x55b45a59d440_0 .var "zero", 0 0;
E_0x55b45a59cb20 .event anyedge, v0x55b45a59bae0_0, v0x55b45a59c770_0, v0x55b45a59c010_0;
S_0x55b45a55ff00 .scope module, "alusrcmuxins" "alusrcmux" 3 294, 9 16 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "regsrc";
    .port_info 1 /INPUT 32 "immsrc";
    .port_info 2 /INPUT 2 "alusrc";
    .port_info 3 /OUTPUT 32 "operand";
v0x55b45a59d660_0 .net "alusrc", 1 0, L_0x55b45a5d3e10;  alias, 1 drivers
v0x55b45a59d760_0 .net "immsrc", 31 0, v0x55b45a5b19c0_0;  alias, 1 drivers
v0x55b45a59d850_0 .var "operand", 31 0;
v0x55b45a59d950_0 .net "regsrc", 31 0, v0x55b45a5b1030_0;  alias, 1 drivers
E_0x55b45a59ca30 .event anyedge, v0x55b45a59d660_0, v0x55b45a59d950_0, v0x55b45a59b520_0;
S_0x55b45a59daa0 .scope module, "branctrlins" "branchctrl" 3 464, 10 13 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero";
    .port_info 1 /INPUT 1 "negative";
    .port_info 2 /INPUT 1 "overflow";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 1 "branchbeq";
    .port_info 5 /INPUT 1 "branchbne";
    .port_info 6 /INPUT 1 "branchblez";
    .port_info 7 /INPUT 1 "branchbgtz";
    .port_info 8 /OUTPUT 2 "out";
v0x55b45a59de60_0 .net "branchbeq", 0 0, L_0x55b45a5d49f0;  alias, 1 drivers
v0x55b45a59df40_0 .net "branchbgtz", 0 0, L_0x55b45a5d4c80;  alias, 1 drivers
v0x55b45a59e000_0 .net "branchblez", 0 0, L_0x55b45a5d4b50;  alias, 1 drivers
v0x55b45a59e0a0_0 .net "branchbne", 0 0, L_0x55b45a5d48c0;  alias, 1 drivers
v0x55b45a59e160_0 .net "jump", 0 0, L_0x55b45a5d4df0;  alias, 1 drivers
v0x55b45a59e270_0 .net "negative", 0 0, v0x55b45a5a7220_0;  alias, 1 drivers
v0x55b45a59e330_0 .var "out", 1 0;
v0x55b45a59e410_0 .net "overflow", 0 0, v0x55b45a5a7460_0;  alias, 1 drivers
v0x55b45a59e4d0_0 .net "zero", 0 0, v0x55b45a5a8200_0;  alias, 1 drivers
E_0x55b45a59ddb0/0 .event anyedge, v0x55b45a59e160_0, v0x55b45a59de60_0, v0x55b45a59e0a0_0, v0x55b45a59e000_0;
E_0x55b45a59ddb0/1 .event anyedge, v0x55b45a59df40_0, v0x55b45a59e4d0_0, v0x55b45a59e270_0, v0x55b45a59e410_0;
E_0x55b45a59ddb0 .event/or E_0x55b45a59ddb0/0, E_0x55b45a59ddb0/1;
S_0x55b45a59e6b0 .scope module, "ctrlsigmuxins" "ctrlsigmux" 3 251, 11 16 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrlsig";
    .port_info 1 /INPUT 1 "ctrlalualtsrc";
    .port_info 2 /INPUT 2 "ctrlalusrc";
    .port_info 3 /INPUT 2 "ctrlregdst";
    .port_info 4 /INPUT 3 "ctrlaluop";
    .port_info 5 /INPUT 1 "ctrlmemwr";
    .port_info 6 /INPUT 1 "ctrlmemrd";
    .port_info 7 /INPUT 1 "ctrlbbne";
    .port_info 8 /INPUT 1 "ctrlbbeq";
    .port_info 9 /INPUT 1 "ctrlbblez";
    .port_info 10 /INPUT 1 "ctrlbbgtz";
    .port_info 11 /INPUT 1 "ctrljump";
    .port_info 12 /INPUT 2 "ctrlmemtoreg";
    .port_info 13 /INPUT 1 "ctrlregwr";
    .port_info 14 /INPUT 1 "ctrlfin";
    .port_info 15 /OUTPUT 1 "alualtsrc";
    .port_info 16 /OUTPUT 2 "alusrc";
    .port_info 17 /OUTPUT 2 "regdst";
    .port_info 18 /OUTPUT 3 "aluop";
    .port_info 19 /OUTPUT 1 "memwr";
    .port_info 20 /OUTPUT 1 "memrd";
    .port_info 21 /OUTPUT 1 "bbne";
    .port_info 22 /OUTPUT 1 "bbeq";
    .port_info 23 /OUTPUT 1 "bblez";
    .port_info 24 /OUTPUT 1 "bbgtz";
    .port_info 25 /OUTPUT 1 "jump";
    .port_info 26 /OUTPUT 2 "memtoreg";
    .port_info 27 /OUTPUT 1 "regwr";
    .port_info 28 /OUTPUT 1 "fin";
v0x55b45a59ebe0_0 .var "alualtsrc", 0 0;
v0x55b45a59ecc0_0 .var "aluop", 2 0;
v0x55b45a59eda0_0 .var "alusrc", 1 0;
v0x55b45a59ee60_0 .var "bbeq", 0 0;
v0x55b45a59ef20_0 .var "bbgtz", 0 0;
v0x55b45a59efe0_0 .var "bblez", 0 0;
v0x55b45a59f0a0_0 .var "bbne", 0 0;
v0x55b45a59f160_0 .net "ctrlalualtsrc", 0 0, v0x55b45a5a0dd0_0;  alias, 1 drivers
v0x55b45a59f220_0 .net "ctrlaluop", 2 0, v0x55b45a5a0e90_0;  alias, 1 drivers
v0x55b45a59f300_0 .net "ctrlalusrc", 1 0, v0x55b45a5a0f60_0;  alias, 1 drivers
v0x55b45a59f3e0_0 .net "ctrlbbeq", 0 0, v0x55b45a5a1060_0;  alias, 1 drivers
v0x55b45a59f4a0_0 .net "ctrlbbgtz", 0 0, v0x55b45a5a1130_0;  alias, 1 drivers
v0x55b45a59f560_0 .net "ctrlbblez", 0 0, v0x55b45a5a1220_0;  alias, 1 drivers
v0x55b45a59f620_0 .net "ctrlbbne", 0 0, v0x55b45a5a12f0_0;  alias, 1 drivers
v0x55b45a59f6e0_0 .net "ctrlfin", 0 0, v0x55b45a5a13c0_0;  alias, 1 drivers
v0x55b45a59f7a0_0 .net "ctrljump", 0 0, v0x55b45a5a1490_0;  alias, 1 drivers
v0x55b45a59f860_0 .net "ctrlmemrd", 0 0, v0x55b45a5a1560_0;  alias, 1 drivers
v0x55b45a59f920_0 .net "ctrlmemtoreg", 1 0, v0x55b45a5a1700_0;  alias, 1 drivers
v0x55b45a59fa00_0 .net "ctrlmemwr", 0 0, v0x55b45a5a1630_0;  alias, 1 drivers
v0x55b45a59fac0_0 .net "ctrlregdst", 1 0, v0x55b45a5a1870_0;  alias, 1 drivers
v0x55b45a59fba0_0 .net "ctrlregwr", 0 0, v0x55b45a5a1940_0;  alias, 1 drivers
v0x55b45a59fc60_0 .net "ctrlsig", 0 0, v0x55b45a5aa160_0;  alias, 1 drivers
v0x55b45a59fd20_0 .var "fin", 0 0;
v0x55b45a59fde0_0 .var "jump", 0 0;
v0x55b45a59fea0_0 .var "memrd", 0 0;
v0x55b45a59ff60_0 .var "memtoreg", 1 0;
v0x55b45a5a0040_0 .var "memwr", 0 0;
v0x55b45a5a0100_0 .var "regdst", 1 0;
v0x55b45a5a01e0_0 .var "regwr", 0 0;
E_0x55b45a59eb00/0 .event anyedge, v0x55b45a59fc60_0, v0x55b45a59f160_0, v0x55b45a59f300_0, v0x55b45a59fac0_0;
E_0x55b45a59eb00/1 .event anyedge, v0x55b45a59f220_0, v0x55b45a59fa00_0, v0x55b45a59f860_0, v0x55b45a59f620_0;
E_0x55b45a59eb00/2 .event anyedge, v0x55b45a59f3e0_0, v0x55b45a59f560_0, v0x55b45a59f4a0_0, v0x55b45a59f7a0_0;
E_0x55b45a59eb00/3 .event anyedge, v0x55b45a59f920_0, v0x55b45a59fba0_0, v0x55b45a59f6e0_0;
E_0x55b45a59eb00 .event/or E_0x55b45a59eb00/0, E_0x55b45a59eb00/1, E_0x55b45a59eb00/2, E_0x55b45a59eb00/3;
S_0x55b45a5a0730 .scope module, "ctrlunitins" "ctrlunit" 3 523, 12 96 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 2 "RegDst";
    .port_info 2 /OUTPUT 1 "RegWr";
    .port_info 3 /OUTPUT 2 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWr";
    .port_info 5 /OUTPUT 1 "MemRd";
    .port_info 6 /OUTPUT 2 "MemtoReg";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "BBeq";
    .port_info 9 /OUTPUT 1 "BBne";
    .port_info 10 /OUTPUT 1 "BBlez";
    .port_info 11 /OUTPUT 1 "BBgtz";
    .port_info 12 /OUTPUT 1 "PCEn";
    .port_info 13 /OUTPUT 3 "ALUOp";
    .port_info 14 /OUTPUT 1 "ALUAltSrc";
    .port_info 15 /OUTPUT 1 "Fin";
v0x55b45a5a0dd0_0 .var "ALUAltSrc", 0 0;
v0x55b45a5a0e90_0 .var "ALUOp", 2 0;
v0x55b45a5a0f60_0 .var "ALUSrc", 1 0;
v0x55b45a5a1060_0 .var "BBeq", 0 0;
v0x55b45a5a1130_0 .var "BBgtz", 0 0;
v0x55b45a5a1220_0 .var "BBlez", 0 0;
v0x55b45a5a12f0_0 .var "BBne", 0 0;
v0x55b45a5a13c0_0 .var "Fin", 0 0;
v0x55b45a5a1490_0 .var "Jump", 0 0;
v0x55b45a5a1560_0 .var "MemRd", 0 0;
v0x55b45a5a1630_0 .var "MemWr", 0 0;
v0x55b45a5a1700_0 .var "MemtoReg", 1 0;
v0x55b45a5a17d0_0 .var "PCEn", 0 0;
v0x55b45a5a1870_0 .var "RegDst", 1 0;
v0x55b45a5a1940_0 .var "RegWr", 0 0;
v0x55b45a5a1a10_0 .net "opcode", 5 0, L_0x55b45a5d5520;  1 drivers
E_0x55b45a5a0a50 .event anyedge, v0x55b45a5a1a10_0;
S_0x55b45a5a0ad0 .scope task, "assctrlsig" "assctrlsig" 12 115, 12 115 0, S_0x55b45a5a0730;
 .timescale 0 0;
v0x55b45a5a0cd0_0 .var "ctrlsig", 19 0;
TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig ;
    %load/vec4 v0x55b45a5a0cd0_0;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a13c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a0dd0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v0x55b45a5a0e90_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a17d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a1130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a1220_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a12f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a1060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a1490_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x55b45a5a1700_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a1560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a1630_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x55b45a5a0f60_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x55b45a5a1940_0, 0, 1;
    %store/vec4 v0x55b45a5a1870_0, 0, 2;
    %end;
S_0x55b45a5a1c40 .scope module, "datamem" "sram" 3 450, 13 11 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /OUTPUT 32 "dout";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 1 "wr";
    .port_info 6 /INPUT 1 "cs";
P_0x55b45a560920 .param/l "AWIDTH" 0 13 12, +C4<00000000000000000000000000100000>;
P_0x55b45a560960 .param/l "DEPTH" 0 13 14, +C4<00000000000000000010100000000000>;
P_0x55b45a5609a0 .param/l "DWIDTH" 0 13 13, +C4<00000000000000000000000000100000>;
L_0x7fb5ea873498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d4ef0 .functor AND 1, L_0x7fb5ea873498, v0x55b45a5a4740_0, C4<1>, C4<1>;
v0x55b45a5a2120_0 .net *"_ivl_1", 0 0, L_0x55b45a5d4ef0;  1 drivers
v0x55b45a5a2200_0 .net *"_ivl_2", 31 0, L_0x55b45a5d4fc0;  1 drivers
L_0x7fb5ea873450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b45a5a22e0_0 .net/2u *"_ivl_4", 31 0, L_0x7fb5ea873450;  1 drivers
v0x55b45a5a23d0_0 .net *"_ivl_6", 31 0, L_0x55b45a5d50f0;  1 drivers
o0x7fb5ea8bdf68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b45a5a24b0_0 name=_ivl_8
v0x55b45a5a25e0_0 .net "address", 31 0, v0x55b45a5a5b50_0;  alias, 1 drivers
v0x55b45a5a26f0_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5a2790_0 .net "cs", 0 0, L_0x7fb5ea873498;  1 drivers
v0x55b45a5a2830_0 .net "din", 31 0, v0x55b45a5b41d0_0;  alias, 1 drivers
v0x55b45a5a2910_0 .var "dout", 31 0;
v0x55b45a5a29f0_0 .net "dtempout", 31 0, L_0x55b45a5d5190;  1 drivers
v0x55b45a5a2ad0 .array "mem", 10239 0, 31 0;
v0x55b45a5a2b90_0 .net "rd", 0 0, v0x55b45a5a4740_0;  alias, 1 drivers
v0x55b45a5a2c50_0 .net "wr", 0 0, L_0x55b45a5d4780;  alias, 1 drivers
E_0x55b45a5a2040 .event posedge, v0x55b45a562f50_0;
E_0x55b45a5a20c0 .event anyedge, v0x55b45a5a29f0_0;
L_0x55b45a5d4fc0 .array/port v0x55b45a5a2ad0, L_0x55b45a5d50f0;
L_0x55b45a5d50f0 .arith/div 32, v0x55b45a5a5b50_0, L_0x7fb5ea873450;
L_0x55b45a5d5190 .functor MUXZ 32, o0x7fb5ea8bdf68, L_0x55b45a5d4fc0, L_0x55b45a5d4ef0, C4<>;
S_0x55b45a5a2e30 .scope module, "exmemregins" "exmemreg" 3 387, 14 12 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memwrin";
    .port_info 2 /INPUT 1 "memrdin";
    .port_info 3 /INPUT 1 "bbnein";
    .port_info 4 /INPUT 1 "bbeqin";
    .port_info 5 /INPUT 1 "bblezin";
    .port_info 6 /INPUT 1 "bbgtzin";
    .port_info 7 /INPUT 1 "jumpin";
    .port_info 8 /OUTPUT 1 "memwrout";
    .port_info 9 /OUTPUT 1 "memrdout";
    .port_info 10 /OUTPUT 1 "bbneout";
    .port_info 11 /OUTPUT 1 "bbeqout";
    .port_info 12 /OUTPUT 1 "bblezout";
    .port_info 13 /OUTPUT 1 "bbgtzout";
    .port_info 14 /OUTPUT 1 "jumpout";
    .port_info 15 /INPUT 2 "memtoregin";
    .port_info 16 /INPUT 1 "regwrin";
    .port_info 17 /INPUT 1 "finin";
    .port_info 18 /OUTPUT 2 "memtoregout";
    .port_info 19 /OUTPUT 1 "regwrout";
    .port_info 20 /OUTPUT 1 "finout";
    .port_info 21 /INPUT 32 "aluoutin";
    .port_info 22 /INPUT 1 "zeroin";
    .port_info 23 /INPUT 1 "negativein";
    .port_info 24 /INPUT 1 "overflowin";
    .port_info 25 /INPUT 5 "regdstmuxin";
    .port_info 26 /INPUT 32 "regdata2in";
    .port_info 27 /INPUT 32 "branaddrin";
    .port_info 28 /INPUT 32 "jmpaddrin";
    .port_info 29 /INPUT 32 "pcnextin";
    .port_info 30 /OUTPUT 32 "aluoutout";
    .port_info 31 /OUTPUT 1 "zeroout";
    .port_info 32 /OUTPUT 1 "negativeout";
    .port_info 33 /OUTPUT 1 "overflowout";
    .port_info 34 /OUTPUT 5 "regdstmuxout";
    .port_info 35 /OUTPUT 32 "regdata2out";
    .port_info 36 /OUTPUT 32 "branaddrout";
    .port_info 37 /OUTPUT 32 "jmpaddrout";
    .port_info 38 /INPUT 5 "rtin";
    .port_info 39 /OUTPUT 5 "rtout";
    .port_info 40 /OUTPUT 32 "pcnextout";
P_0x55b45a5a2fc0 .param/l "AWIDTH" 0 14 23, +C4<00000000000000000000000000100000>;
P_0x55b45a5a3000 .param/l "DWIDTH" 0 14 24, +C4<00000000000000000000000000100000>;
v0x55b45a5a5990_0 .var "aluout", 31 0;
v0x55b45a5a5a90_0 .net "aluoutin", 31 0, v0x55b45a59cef0_0;  alias, 1 drivers
v0x55b45a5a5b50_0 .var "aluoutout", 31 0;
o0x7fb5ea8be238 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b45a5a5c20_0 .net "bbeqin", 0 0, o0x7fb5ea8be238;  0 drivers
v0x55b45a5a5cf0_0 .net "bbeqout", 0 0, L_0x55b45a5d49f0;  alias, 1 drivers
v0x55b45a5a5de0_0 .net "bbgtzin", 0 0, L_0x55b45a5d3bf0;  alias, 1 drivers
v0x55b45a5a5e80_0 .net "bbgtzout", 0 0, L_0x55b45a5d4c80;  alias, 1 drivers
v0x55b45a5a5f70_0 .net "bblezin", 0 0, L_0x55b45a5d3b80;  alias, 1 drivers
v0x55b45a5a6010_0 .net "bblezout", 0 0, L_0x55b45a5d4b50;  alias, 1 drivers
v0x55b45a5a6140_0 .net "bbnein", 0 0, L_0x55b45a5d3aa0;  alias, 1 drivers
v0x55b45a5a61e0_0 .net "bbneout", 0 0, L_0x55b45a5d48c0;  alias, 1 drivers
v0x55b45a5a62d0_0 .var "branaddr", 31 0;
v0x55b45a5a6370_0 .net "branaddrin", 31 0, v0x55b45a5af560_0;  alias, 1 drivers
v0x55b45a5a6410_0 .var "branaddrout", 31 0;
v0x55b45a5a64d0_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5a6600_0 .net "finin", 0 0, L_0x55b45a5d3950;  alias, 1 drivers
v0x55b45a5a66a0_0 .net "finout", 0 0, L_0x55b45a5d46e0;  alias, 1 drivers
v0x55b45a5a6850_0 .var "jmpaddr", 31 0;
v0x55b45a5a68f0_0 .net "jmpaddrin", 31 0, v0x55b45a5afe70_0;  alias, 1 drivers
v0x55b45a5a69d0_0 .var "jmpaddrout", 31 0;
v0x55b45a5a6ab0_0 .net "jumpin", 0 0, L_0x55b45a5d3ca0;  alias, 1 drivers
v0x55b45a5a6b80_0 .net "jumpout", 0 0, L_0x55b45a5d4df0;  alias, 1 drivers
v0x55b45a5a6c20_0 .net "memrdin", 0 0, L_0x55b45a5d3a30;  alias, 1 drivers
v0x55b45a5a6cc0_0 .net "memrdout", 0 0, v0x55b45a5a4740_0;  alias, 1 drivers
v0x55b45a5a6db0_0 .net "memtoregin", 1 0, L_0x55b45a5d38e0;  alias, 1 drivers
v0x55b45a5a6e50_0 .net "memtoregout", 1 0, L_0x55b45a5d4640;  alias, 1 drivers
v0x55b45a5a6f20_0 .net "memwrin", 0 0, L_0x55b45a5d39c0;  alias, 1 drivers
v0x55b45a5a6ff0_0 .net "memwrout", 0 0, L_0x55b45a5d4780;  alias, 1 drivers
v0x55b45a5a70e0_0 .var "negative", 0 0;
v0x55b45a5a7180_0 .net "negativein", 0 0, v0x55b45a59cd50_0;  alias, 1 drivers
v0x55b45a5a7220_0 .var "negativeout", 0 0;
v0x55b45a5a72f0_0 .var "overflow", 0 0;
v0x55b45a5a7390_0 .net "overflowin", 0 0, v0x55b45a59d000_0;  alias, 1 drivers
v0x55b45a5a7460_0 .var "overflowout", 0 0;
v0x55b45a5a7530_0 .var "pcnext", 31 0;
v0x55b45a5a75d0_0 .net "pcnextin", 31 0, v0x55b45a5b0910_0;  alias, 1 drivers
v0x55b45a5a7670_0 .var "pcnextout", 31 0;
v0x55b45a5a7730_0 .var "regdata2", 31 0;
v0x55b45a5a7810_0 .net "regdata2in", 31 0, v0x55b45a5b48f0_0;  alias, 1 drivers
v0x55b45a5a78f0_0 .var "regdata2out", 31 0;
v0x55b45a5a79d0_0 .var "regdstmux", 4 0;
v0x55b45a5a7ab0_0 .net "regdstmuxin", 4 0, v0x55b45a5b7d90_0;  alias, 1 drivers
v0x55b45a5a7b90_0 .var "regdstmuxout", 4 0;
v0x55b45a5a7c70_0 .net "regwrin", 0 0, L_0x55b45a5d33e0;  alias, 1 drivers
v0x55b45a5a7d40_0 .net "regwrout", 0 0, L_0x55b45a5d45a0;  alias, 1 drivers
v0x55b45a5a7e10_0 .var "rt", 4 0;
v0x55b45a5a7eb0_0 .net "rtin", 4 0, v0x55b45a5b1760_0;  alias, 1 drivers
v0x55b45a5a7f90_0 .var "rtout", 4 0;
v0x55b45a5a8070_0 .var "zero", 0 0;
v0x55b45a5a8130_0 .net "zeroin", 0 0, v0x55b45a59d440_0;  alias, 1 drivers
v0x55b45a5a8200_0 .var "zeroout", 0 0;
E_0x55b45a5a1f50 .event anyedge, v0x55b45a5a7530_0;
E_0x55b45a5a35d0 .event anyedge, v0x55b45a5a7e10_0;
E_0x55b45a5a3630 .event anyedge, v0x55b45a5a6850_0;
E_0x55b45a5a3690 .event anyedge, v0x55b45a5a62d0_0;
E_0x55b45a5a3720 .event anyedge, v0x55b45a5a7730_0;
E_0x55b45a5a3780 .event anyedge, v0x55b45a5a79d0_0;
E_0x55b45a5a3820 .event anyedge, v0x55b45a5a72f0_0;
E_0x55b45a5a3880 .event anyedge, v0x55b45a5a70e0_0;
E_0x55b45a5a37c0 .event anyedge, v0x55b45a5a8070_0;
E_0x55b45a5a3950 .event anyedge, v0x55b45a5a5990_0;
S_0x55b45a5a3a10 .scope module, "memregins" "memreg" 14 54, 15 7 0, S_0x55b45a5a2e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memwrin";
    .port_info 2 /INPUT 1 "memrdin";
    .port_info 3 /INPUT 1 "bbnein";
    .port_info 4 /INPUT 1 "bbeqin";
    .port_info 5 /INPUT 1 "bblezin";
    .port_info 6 /INPUT 1 "bbgtzin";
    .port_info 7 /INPUT 1 "jumpin";
    .port_info 8 /OUTPUT 1 "memwrout";
    .port_info 9 /OUTPUT 1 "memrdout";
    .port_info 10 /OUTPUT 1 "bbneout";
    .port_info 11 /OUTPUT 1 "bbeqout";
    .port_info 12 /OUTPUT 1 "bblezout";
    .port_info 13 /OUTPUT 1 "bbgtzout";
    .port_info 14 /OUTPUT 1 "jumpout";
L_0x55b45a5d4780 .functor BUFZ 1, v0x55b45a5a4970_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d48c0 .functor BUFZ 1, v0x55b45a5a4270_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d49f0 .functor BUFZ 1, v0x55b45a5a3ba0_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d4b50 .functor BUFZ 1, v0x55b45a5a4040_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d4c80 .functor BUFZ 1, v0x55b45a5a3e10_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d4df0 .functor BUFZ 1, v0x55b45a5a4540_0, C4<0>, C4<0>, C4<0>;
v0x55b45a5a3ba0_0 .var "bbeq", 0 0;
v0x55b45a5a3c80_0 .net "bbeqin", 0 0, o0x7fb5ea8be238;  alias, 0 drivers
v0x55b45a5a3d40_0 .net "bbeqout", 0 0, L_0x55b45a5d49f0;  alias, 1 drivers
v0x55b45a5a3e10_0 .var "bbgtz", 0 0;
v0x55b45a5a3eb0_0 .net "bbgtzin", 0 0, L_0x55b45a5d3bf0;  alias, 1 drivers
v0x55b45a5a3fa0_0 .net "bbgtzout", 0 0, L_0x55b45a5d4c80;  alias, 1 drivers
v0x55b45a5a4040_0 .var "bblez", 0 0;
v0x55b45a5a40e0_0 .net "bblezin", 0 0, L_0x55b45a5d3b80;  alias, 1 drivers
v0x55b45a5a41a0_0 .net "bblezout", 0 0, L_0x55b45a5d4b50;  alias, 1 drivers
v0x55b45a5a4270_0 .var "bbne", 0 0;
v0x55b45a5a4310_0 .net "bbnein", 0 0, L_0x55b45a5d3aa0;  alias, 1 drivers
v0x55b45a5a43d0_0 .net "bbneout", 0 0, L_0x55b45a5d48c0;  alias, 1 drivers
v0x55b45a5a44a0_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5a4540_0 .var "jump", 0 0;
v0x55b45a5a45e0_0 .net "jumpin", 0 0, L_0x55b45a5d3ca0;  alias, 1 drivers
v0x55b45a5a46a0_0 .net "jumpout", 0 0, L_0x55b45a5d4df0;  alias, 1 drivers
v0x55b45a5a4740_0 .var "memrd", 0 0;
v0x55b45a5a47e0_0 .net "memrdin", 0 0, L_0x55b45a5d3a30;  alias, 1 drivers
v0x55b45a5a48a0_0 .net "memrdout", 0 0, v0x55b45a5a4740_0;  alias, 1 drivers
v0x55b45a5a4970_0 .var "memwr", 0 0;
v0x55b45a5a4a10_0 .net "memwrin", 0 0, L_0x55b45a5d39c0;  alias, 1 drivers
v0x55b45a5a4ad0_0 .net "memwrout", 0 0, L_0x55b45a5d4780;  alias, 1 drivers
S_0x55b45a5a4d60 .scope module, "wbregins" "wbreg" 14 52, 16 7 0, S_0x55b45a5a2e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "memtoregin";
    .port_info 2 /INPUT 1 "regwrin";
    .port_info 3 /INPUT 1 "finin";
    .port_info 4 /OUTPUT 2 "memtoregout";
    .port_info 5 /OUTPUT 1 "regwrout";
    .port_info 6 /OUTPUT 1 "finout";
L_0x55b45a5d45a0 .functor BUFZ 1, v0x55b45a5a5630_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d4640 .functor BUFZ 2, v0x55b45a5a5340_0, C4<00>, C4<00>, C4<00>;
L_0x55b45a5d46e0 .functor BUFZ 1, v0x55b45a5a50f0_0, C4<0>, C4<0>, C4<0>;
v0x55b45a5a5050_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5a50f0_0 .var "fin", 0 0;
v0x55b45a5a51b0_0 .net "finin", 0 0, L_0x55b45a5d3950;  alias, 1 drivers
v0x55b45a5a5280_0 .net "finout", 0 0, L_0x55b45a5d46e0;  alias, 1 drivers
v0x55b45a5a5340_0 .var "memtoreg", 1 0;
v0x55b45a5a5470_0 .net "memtoregin", 1 0, L_0x55b45a5d38e0;  alias, 1 drivers
v0x55b45a5a5550_0 .net "memtoregout", 1 0, L_0x55b45a5d4640;  alias, 1 drivers
v0x55b45a5a5630_0 .var "regwr", 0 0;
v0x55b45a5a56f0_0 .net "regwrin", 0 0, L_0x55b45a5d33e0;  alias, 1 drivers
v0x55b45a5a57b0_0 .net "regwrout", 0 0, L_0x55b45a5d45a0;  alias, 1 drivers
S_0x55b45a5a87b0 .scope module, "extendins" "signedextend" 3 134, 17 7 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /OUTPUT 32 "dout";
P_0x55b45a5a60b0 .param/l "INWIDTH" 0 17 7, +C4<00000000000000000000000000010000>;
P_0x55b45a5a60f0 .param/l "OUTWIDTH" 0 17 7, +C4<00000000000000000000000000100000>;
v0x55b45a5a8bc0_0 .net "din", 15 0, L_0x55b45a5d3080;  1 drivers
v0x55b45a5a8cc0_0 .var "dout", 31 0;
E_0x55b45a5a8b40 .event anyedge, v0x55b45a5a8bc0_0;
S_0x55b45a5a8e00 .scope module, "forwardingunitins" "forwardingunit" 3 542, 18 8 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "exmemregwr";
    .port_info 1 /INPUT 5 "exmemregmuxout";
    .port_info 2 /INPUT 5 "idexrs";
    .port_info 3 /INPUT 5 "idexrt";
    .port_info 4 /INPUT 1 "memwbregwr";
    .port_info 5 /INPUT 1 "idexmemwr";
    .port_info 6 /INPUT 5 "memwbregmuxout";
    .port_info 7 /INPUT 5 "exmemrt";
    .port_info 8 /INPUT 1 "exmemmemwr";
    .port_info 9 /OUTPUT 2 "aluforward1";
    .port_info 10 /OUTPUT 2 "aluforward2";
    .port_info 11 /OUTPUT 1 "memdata";
    .port_info 12 /OUTPUT 1 "memdata2";
v0x55b45a5a91b0_0 .var "aluforward1", 1 0;
v0x55b45a5a92c0_0 .var "aluforward2", 1 0;
v0x55b45a5a9390_0 .net "exmemmemwr", 0 0, L_0x55b45a5d4780;  alias, 1 drivers
v0x55b45a5a9460_0 .net "exmemregmuxout", 4 0, v0x55b45a5a7b90_0;  alias, 1 drivers
v0x55b45a5a9530_0 .net "exmemregwr", 0 0, L_0x55b45a5d45a0;  alias, 1 drivers
v0x55b45a5a9670_0 .net "exmemrt", 4 0, v0x55b45a5a7f90_0;  alias, 1 drivers
v0x55b45a5a9710_0 .net "idexmemwr", 0 0, L_0x55b45a5d39c0;  alias, 1 drivers
v0x55b45a5a9800_0 .net "idexrs", 4 0, v0x55b45a5b1500_0;  alias, 1 drivers
v0x55b45a5a98a0_0 .net "idexrt", 4 0, v0x55b45a5b1760_0;  alias, 1 drivers
v0x55b45a5a9960_0 .var "memdata", 0 0;
v0x55b45a5a9a00_0 .var "memdata2", 0 0;
v0x55b45a5a9ac0_0 .net "memwbregmuxout", 4 0, v0x55b45a5b6f70_0;  alias, 1 drivers
v0x55b45a5a9ba0_0 .net "memwbregwr", 0 0, L_0x55b45a5d5340;  alias, 1 drivers
E_0x55b45a5a9120/0 .event anyedge, v0x55b45a5a57b0_0, v0x55b45a5a7b90_0, v0x55b45a5a9800_0, v0x55b45a5a7eb0_0;
E_0x55b45a5a9120/1 .event anyedge, v0x55b45a5a4a10_0, v0x55b45a5a9ba0_0, v0x55b45a5a9ac0_0, v0x55b45a5a7f90_0;
E_0x55b45a5a9120/2 .event anyedge, v0x55b45a5a2c50_0;
E_0x55b45a5a9120 .event/or E_0x55b45a5a9120/0, E_0x55b45a5a9120/1, E_0x55b45a5a9120/2;
S_0x55b45a5a9e00 .scope module, "hazarddetectionunitins" "hazarddetectionunit" 3 559, 19 9 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "idexrt";
    .port_info 1 /INPUT 5 "ifidrs";
    .port_info 2 /INPUT 5 "ifidrt";
    .port_info 3 /INPUT 1 "idexmemrd";
    .port_info 4 /OUTPUT 1 "pcen";
    .port_info 5 /OUTPUT 1 "ctrlsig";
v0x55b45a5aa160_0 .var "ctrlsig", 0 0;
v0x55b45a5aa220_0 .var "ctrlsigtmp", 0 0;
v0x55b45a5aa2c0_0 .net "idexmemrd", 0 0, L_0x55b45a5d3a30;  alias, 1 drivers
v0x55b45a5aa3e0_0 .net "idexrt", 4 0, v0x55b45a5b1760_0;  alias, 1 drivers
v0x55b45a5aa4d0_0 .net "ifidrs", 4 0, L_0x55b45a5d5670;  1 drivers
v0x55b45a5aa600_0 .net "ifidrt", 4 0, L_0x55b45a5d5740;  1 drivers
v0x55b45a5aa6e0_0 .var "pcen", 0 0;
v0x55b45a5aa780_0 .var "pcentmp", 0 0;
E_0x55b45a5aa070 .event anyedge, v0x55b45a5a47e0_0, v0x55b45a5a7eb0_0, v0x55b45a5aa600_0, v0x55b45a5aa4d0_0;
E_0x55b45a5aa100 .event anyedge, v0x55b45a5aa220_0, v0x55b45a5aa780_0;
S_0x55b45a5aa920 .scope module, "idexregins" "idexreg" 3 181, 20 13 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "alualtsrcin";
    .port_info 2 /INPUT 2 "alusrcin";
    .port_info 3 /INPUT 2 "regdstin";
    .port_info 4 /INPUT 3 "aluopin";
    .port_info 5 /OUTPUT 1 "alualtsrcout";
    .port_info 6 /OUTPUT 2 "alusrcout";
    .port_info 7 /OUTPUT 2 "regdstout";
    .port_info 8 /OUTPUT 3 "aluopout";
    .port_info 9 /INPUT 1 "memwrin";
    .port_info 10 /INPUT 1 "memrdin";
    .port_info 11 /INPUT 1 "bbnein";
    .port_info 12 /INPUT 1 "bbeqin";
    .port_info 13 /INPUT 1 "bblezin";
    .port_info 14 /INPUT 1 "bbgtzin";
    .port_info 15 /INPUT 1 "jumpin";
    .port_info 16 /OUTPUT 1 "memwrout";
    .port_info 17 /OUTPUT 1 "memrdout";
    .port_info 18 /OUTPUT 1 "bbneout";
    .port_info 19 /OUTPUT 1 "bbeqout";
    .port_info 20 /OUTPUT 1 "bblezout";
    .port_info 21 /OUTPUT 1 "bbgtzout";
    .port_info 22 /OUTPUT 1 "jumpout";
    .port_info 23 /INPUT 2 "memtoregin";
    .port_info 24 /INPUT 1 "regwrin";
    .port_info 25 /INPUT 1 "finin";
    .port_info 26 /OUTPUT 2 "memtoregout";
    .port_info 27 /OUTPUT 1 "regwrout";
    .port_info 28 /OUTPUT 1 "finout";
    .port_info 29 /INPUT 32 "regdata1in";
    .port_info 30 /INPUT 32 "regdata2in";
    .port_info 31 /INPUT 32 "signexin";
    .port_info 32 /INPUT 6 "functin";
    .port_info 33 /INPUT 5 "rtin";
    .port_info 34 /INPUT 5 "rsin";
    .port_info 35 /INPUT 5 "rdin";
    .port_info 36 /INPUT 32 "pcnextin";
    .port_info 37 /INPUT 32 "branaddrin";
    .port_info 38 /INPUT 32 "jmpaddrin";
    .port_info 39 /OUTPUT 32 "regdata1out";
    .port_info 40 /OUTPUT 32 "regdata2out";
    .port_info 41 /OUTPUT 32 "signexout";
    .port_info 42 /OUTPUT 6 "functout";
    .port_info 43 /OUTPUT 5 "rtout";
    .port_info 44 /OUTPUT 5 "rsout";
    .port_info 45 /OUTPUT 5 "rdout";
    .port_info 46 /OUTPUT 32 "pcnextout";
    .port_info 47 /OUTPUT 32 "branaddrout";
    .port_info 48 /OUTPUT 32 "jmpaddrout";
P_0x55b45a5aab00 .param/l "AWIDTH" 0 20 26, +C4<00000000000000000000000000100000>;
P_0x55b45a5aab40 .param/l "DWIDTH" 0 20 25, +C4<00000000000000000000000000100000>;
v0x55b45a5ae6d0_0 .net "alualtsrcin", 0 0, v0x55b45a59ebe0_0;  alias, 1 drivers
v0x55b45a5ae7e0_0 .net "alualtsrcout", 0 0, L_0x55b45a5d3d10;  alias, 1 drivers
v0x55b45a5ae8f0_0 .net "aluopin", 2 0, v0x55b45a59ecc0_0;  alias, 1 drivers
v0x55b45a5ae9e0_0 .net "aluopout", 2 0, L_0x55b45a5d4010;  alias, 1 drivers
v0x55b45a5aead0_0 .net "alusrcin", 1 0, v0x55b45a59eda0_0;  alias, 1 drivers
v0x55b45a5aec30_0 .net "alusrcout", 1 0, L_0x55b45a5d3e10;  alias, 1 drivers
v0x55b45a5aed40_0 .net "bbeqin", 0 0, v0x55b45a59ee60_0;  alias, 1 drivers
v0x55b45a5aee30_0 .net "bbeqout", 0 0, L_0x55b45a5d3b10;  alias, 1 drivers
v0x55b45a5aeed0_0 .net "bbgtzin", 0 0, v0x55b45a59ef20_0;  alias, 1 drivers
v0x55b45a5af000_0 .net "bbgtzout", 0 0, L_0x55b45a5d3bf0;  alias, 1 drivers
v0x55b45a5af0a0_0 .net "bblezin", 0 0, v0x55b45a59efe0_0;  alias, 1 drivers
v0x55b45a5af190_0 .net "bblezout", 0 0, L_0x55b45a5d3b80;  alias, 1 drivers
v0x55b45a5af230_0 .net "bbnein", 0 0, v0x55b45a59f0a0_0;  alias, 1 drivers
v0x55b45a5af320_0 .net "bbneout", 0 0, L_0x55b45a5d3aa0;  alias, 1 drivers
v0x55b45a5af3c0_0 .var "branaddr", 31 0;
v0x55b45a5af480_0 .net "branaddrin", 31 0, L_0x55b45a5d3340;  alias, 1 drivers
v0x55b45a5af560_0 .var "branaddrout", 31 0;
v0x55b45a5af730_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5af8e0_0 .net "finin", 0 0, v0x55b45a59fd20_0;  alias, 1 drivers
v0x55b45a5af9d0_0 .net "finout", 0 0, L_0x55b45a5d3950;  alias, 1 drivers
v0x55b45a5afa70_0 .var "funct", 5 0;
v0x55b45a5afb30_0 .net "functin", 5 0, L_0x55b45a5d4110;  1 drivers
v0x55b45a5afc10_0 .var "functout", 5 0;
v0x55b45a5afcd0_0 .var "jmpaddr", 31 0;
v0x55b45a5afd90_0 .net "jmpaddrin", 31 0, L_0x55b45a5d3750;  alias, 1 drivers
v0x55b45a5afe70_0 .var "jmpaddrout", 31 0;
v0x55b45a5aff30_0 .net "jumpin", 0 0, v0x55b45a59fde0_0;  alias, 1 drivers
v0x55b45a5b0020_0 .net "jumpout", 0 0, L_0x55b45a5d3ca0;  alias, 1 drivers
v0x55b45a5b00c0_0 .net "memrdin", 0 0, v0x55b45a59fea0_0;  alias, 1 drivers
v0x55b45a5b01b0_0 .net "memrdout", 0 0, L_0x55b45a5d3a30;  alias, 1 drivers
v0x55b45a5b0250_0 .net "memtoregin", 1 0, v0x55b45a59ff60_0;  alias, 1 drivers
v0x55b45a5b02f0_0 .net "memtoregout", 1 0, L_0x55b45a5d38e0;  alias, 1 drivers
v0x55b45a5b03b0_0 .net "memwrin", 0 0, v0x55b45a5a0040_0;  alias, 1 drivers
v0x55b45a5b06b0_0 .net "memwrout", 0 0, L_0x55b45a5d39c0;  alias, 1 drivers
v0x55b45a5b0750_0 .var "pcnext", 31 0;
v0x55b45a5b0830_0 .net "pcnextin", 31 0, v0x55b45a5b29b0_0;  alias, 1 drivers
v0x55b45a5b0910_0 .var "pcnextout", 31 0;
v0x55b45a5b09d0_0 .var "rd", 4 0;
v0x55b45a5b0a90_0 .net "rdin", 4 0, L_0x55b45a5d43c0;  1 drivers
v0x55b45a5b0b70_0 .var "rdout", 4 0;
v0x55b45a5b0c50_0 .var "regdata1", 31 0;
v0x55b45a5b0d30_0 .net "regdata1in", 31 0, v0x55b45a5b9650_0;  alias, 1 drivers
v0x55b45a5b0e10_0 .var "regdata1out", 31 0;
v0x55b45a5b0ed0_0 .var "regdata2", 31 0;
v0x55b45a5b0f90_0 .net "regdata2in", 31 0, v0x55b45a5b9710_0;  alias, 1 drivers
v0x55b45a5b1030_0 .var "regdata2out", 31 0;
v0x55b45a5b10d0_0 .net "regdstin", 1 0, v0x55b45a5a0100_0;  alias, 1 drivers
v0x55b45a5b1170_0 .net "regdstout", 1 0, L_0x55b45a5d3f10;  alias, 1 drivers
v0x55b45a5b1210_0 .net "regwrin", 0 0, v0x55b45a5a01e0_0;  alias, 1 drivers
v0x55b45a5b1300_0 .net "regwrout", 0 0, L_0x55b45a5d33e0;  alias, 1 drivers
v0x55b45a5b13a0_0 .var "rs", 4 0;
v0x55b45a5b1440_0 .net "rsin", 4 0, L_0x55b45a5d42b0;  1 drivers
v0x55b45a5b1500_0 .var "rsout", 4 0;
v0x55b45a5b15c0_0 .var "rt", 4 0;
v0x55b45a5b1680_0 .net "rtin", 4 0, L_0x55b45a5d4210;  1 drivers
v0x55b45a5b1760_0 .var "rtout", 4 0;
v0x55b45a5b1820_0 .var "signex", 31 0;
v0x55b45a5b1900_0 .net "signexin", 31 0, v0x55b45a5a8cc0_0;  alias, 1 drivers
v0x55b45a5b19c0_0 .var "signexout", 31 0;
E_0x55b45a5a9f90 .event anyedge, v0x55b45a5afcd0_0;
E_0x55b45a5ab330 .event anyedge, v0x55b45a5af3c0_0;
E_0x55b45a5ab390 .event anyedge, v0x55b45a5b0750_0;
E_0x55b45a5ab3f0 .event anyedge, v0x55b45a5b09d0_0;
E_0x55b45a5ab480 .event anyedge, v0x55b45a5b13a0_0;
E_0x55b45a5ab4e0 .event anyedge, v0x55b45a5b15c0_0;
E_0x55b45a5ab580 .event anyedge, v0x55b45a5afa70_0;
E_0x55b45a5ab5e0 .event anyedge, v0x55b45a5b1820_0;
E_0x55b45a5ab520 .event anyedge, v0x55b45a5b0ed0_0;
E_0x55b45a5ab6b0 .event anyedge, v0x55b45a5b0c50_0;
S_0x55b45a5ab770 .scope module, "exregins" "exreg" 20 72, 21 7 0, S_0x55b45a5aa920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "alualtsrcin";
    .port_info 2 /INPUT 2 "alusrcin";
    .port_info 3 /INPUT 2 "regdstin";
    .port_info 4 /INPUT 3 "aluopin";
    .port_info 5 /OUTPUT 1 "alualtsrcout";
    .port_info 6 /OUTPUT 2 "alusrcout";
    .port_info 7 /OUTPUT 2 "regdstout";
    .port_info 8 /OUTPUT 3 "aluopout";
L_0x55b45a5d3d10 .functor BUFZ 1, v0x55b45a5aba30_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d3e10 .functor BUFZ 2, v0x55b45a5abf30_0, C4<00>, C4<00>, C4<00>;
L_0x55b45a5d3f10 .functor BUFZ 2, v0x55b45a5ac230_0, C4<00>, C4<00>, C4<00>;
L_0x55b45a5d4010 .functor BUFZ 3, v0x55b45a5abcd0_0, C4<000>, C4<000>, C4<000>;
v0x55b45a5aba30_0 .var "alualtsrc", 0 0;
v0x55b45a5abb10_0 .net "alualtsrcin", 0 0, v0x55b45a59ebe0_0;  alias, 1 drivers
v0x55b45a5abbd0_0 .net "alualtsrcout", 0 0, L_0x55b45a5d3d10;  alias, 1 drivers
v0x55b45a5abcd0_0 .var "aluop", 2 0;
v0x55b45a5abd70_0 .net "aluopin", 2 0, v0x55b45a59ecc0_0;  alias, 1 drivers
v0x55b45a5abe60_0 .net "aluopout", 2 0, L_0x55b45a5d4010;  alias, 1 drivers
v0x55b45a5abf30_0 .var "alusrc", 1 0;
v0x55b45a5abfd0_0 .net "alusrcin", 1 0, v0x55b45a59eda0_0;  alias, 1 drivers
v0x55b45a5ac0c0_0 .net "alusrcout", 1 0, L_0x55b45a5d3e10;  alias, 1 drivers
v0x55b45a5ac190_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5ac230_0 .var "regdst", 1 0;
v0x55b45a5ac2f0_0 .net "regdstin", 1 0, v0x55b45a5a0100_0;  alias, 1 drivers
v0x55b45a5ac3e0_0 .net "regdstout", 1 0, L_0x55b45a5d3f10;  alias, 1 drivers
S_0x55b45a5ac5c0 .scope module, "memregins" "memreg" 20 69, 15 7 0, S_0x55b45a5aa920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memwrin";
    .port_info 2 /INPUT 1 "memrdin";
    .port_info 3 /INPUT 1 "bbnein";
    .port_info 4 /INPUT 1 "bbeqin";
    .port_info 5 /INPUT 1 "bblezin";
    .port_info 6 /INPUT 1 "bbgtzin";
    .port_info 7 /INPUT 1 "jumpin";
    .port_info 8 /OUTPUT 1 "memwrout";
    .port_info 9 /OUTPUT 1 "memrdout";
    .port_info 10 /OUTPUT 1 "bbneout";
    .port_info 11 /OUTPUT 1 "bbeqout";
    .port_info 12 /OUTPUT 1 "bblezout";
    .port_info 13 /OUTPUT 1 "bbgtzout";
    .port_info 14 /OUTPUT 1 "jumpout";
L_0x55b45a5d39c0 .functor BUFZ 1, v0x55b45a5ad730_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d3a30 .functor BUFZ 1, v0x55b45a5ad550_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d3aa0 .functor BUFZ 1, v0x55b45a5ad050_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d3b10 .functor BUFZ 1, v0x55b45a5ac8e0_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d3b80 .functor BUFZ 1, v0x55b45a5acde0_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d3bf0 .functor BUFZ 1, v0x55b45a5acb60_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d3ca0 .functor BUFZ 1, v0x55b45a5ad320_0, C4<0>, C4<0>, C4<0>;
v0x55b45a5ac8e0_0 .var "bbeq", 0 0;
v0x55b45a5ac9a0_0 .net "bbeqin", 0 0, v0x55b45a59ee60_0;  alias, 1 drivers
v0x55b45a5aca90_0 .net "bbeqout", 0 0, L_0x55b45a5d3b10;  alias, 1 drivers
v0x55b45a5acb60_0 .var "bbgtz", 0 0;
v0x55b45a5acc00_0 .net "bbgtzin", 0 0, v0x55b45a59ef20_0;  alias, 1 drivers
v0x55b45a5accf0_0 .net "bbgtzout", 0 0, L_0x55b45a5d3bf0;  alias, 1 drivers
v0x55b45a5acde0_0 .var "bblez", 0 0;
v0x55b45a5ace80_0 .net "bblezin", 0 0, v0x55b45a59efe0_0;  alias, 1 drivers
v0x55b45a5acf20_0 .net "bblezout", 0 0, L_0x55b45a5d3b80;  alias, 1 drivers
v0x55b45a5ad050_0 .var "bbne", 0 0;
v0x55b45a5ad0f0_0 .net "bbnein", 0 0, v0x55b45a59f0a0_0;  alias, 1 drivers
v0x55b45a5ad190_0 .net "bbneout", 0 0, L_0x55b45a5d3aa0;  alias, 1 drivers
v0x55b45a5ad280_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5ad320_0 .var "jump", 0 0;
v0x55b45a5ad3c0_0 .net "jumpin", 0 0, v0x55b45a59fde0_0;  alias, 1 drivers
v0x55b45a5ad460_0 .net "jumpout", 0 0, L_0x55b45a5d3ca0;  alias, 1 drivers
v0x55b45a5ad550_0 .var "memrd", 0 0;
v0x55b45a5ad5f0_0 .net "memrdin", 0 0, v0x55b45a59fea0_0;  alias, 1 drivers
v0x55b45a5ad690_0 .net "memrdout", 0 0, L_0x55b45a5d3a30;  alias, 1 drivers
v0x55b45a5ad730_0 .var "memwr", 0 0;
v0x55b45a5ad7d0_0 .net "memwrin", 0 0, v0x55b45a5a0040_0;  alias, 1 drivers
v0x55b45a5ad8a0_0 .net "memwrout", 0 0, L_0x55b45a5d39c0;  alias, 1 drivers
S_0x55b45a5adae0 .scope module, "wbregins" "wbreg" 20 67, 16 7 0, S_0x55b45a5aa920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "memtoregin";
    .port_info 2 /INPUT 1 "regwrin";
    .port_info 3 /INPUT 1 "finin";
    .port_info 4 /OUTPUT 2 "memtoregout";
    .port_info 5 /OUTPUT 1 "regwrout";
    .port_info 6 /OUTPUT 1 "finout";
L_0x55b45a5d33e0 .functor BUFZ 1, v0x55b45a5ae3d0_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d38e0 .functor BUFZ 2, v0x55b45a5ae130_0, C4<00>, C4<00>, C4<00>;
L_0x55b45a5d3950 .functor BUFZ 1, v0x55b45a5ade80_0, C4<0>, C4<0>, C4<0>;
v0x55b45a5adde0_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5ade80_0 .var "fin", 0 0;
v0x55b45a5adf40_0 .net "finin", 0 0, v0x55b45a59fd20_0;  alias, 1 drivers
v0x55b45a5ae040_0 .net "finout", 0 0, L_0x55b45a5d3950;  alias, 1 drivers
v0x55b45a5ae130_0 .var "memtoreg", 1 0;
v0x55b45a5ae220_0 .net "memtoregin", 1 0, v0x55b45a59ff60_0;  alias, 1 drivers
v0x55b45a5ae2e0_0 .net "memtoregout", 1 0, L_0x55b45a5d38e0;  alias, 1 drivers
v0x55b45a5ae3d0_0 .var "regwr", 0 0;
v0x55b45a5ae490_0 .net "regwrin", 0 0, v0x55b45a5a01e0_0;  alias, 1 drivers
v0x55b45a5ae530_0 .net "regwrout", 0 0, L_0x55b45a5d33e0;  alias, 1 drivers
S_0x55b45a5aacc0 .scope module, "ifidregins" "ifidreg" 3 98, 22 7 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "insin";
    .port_info 2 /OUTPUT 32 "insout";
    .port_info 3 /INPUT 32 "pcnextin";
    .port_info 4 /OUTPUT 32 "pcnextout";
P_0x55b45a486930 .param/l "AWIDTH" 0 22 9, +C4<00000000000000000000000000100000>;
P_0x55b45a486970 .param/l "INSWIDTH" 0 22 8, +C4<00000000000000000000000000100000>;
v0x55b45a5b2480_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5b2540_0 .var "ins", 31 0;
v0x55b45a5b2620_0 .net "insin", 31 0, v0x55b45a5b3770_0;  alias, 1 drivers
v0x55b45a5b26e0_0 .var "insout", 31 0;
v0x55b45a5b27c0_0 .var "pcnext", 31 0;
v0x55b45a5b28f0_0 .net "pcnextin", 31 0, v0x55b45a57ce10_0;  alias, 1 drivers
v0x55b45a5b29b0_0 .var "pcnextout", 31 0;
E_0x55b45a5adcf0 .event anyedge, v0x55b45a5b27c0_0;
E_0x55b45a5b2420 .event anyedge, v0x55b45a5b2540_0;
S_0x55b45a5b2b30 .scope module, "insmem" "sram" 3 79, 13 11 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /OUTPUT 32 "dout";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 1 "wr";
    .port_info 6 /INPUT 1 "cs";
P_0x55b45a568130 .param/l "AWIDTH" 0 13 12, +C4<00000000000000000000000000100000>;
P_0x55b45a568170 .param/l "DEPTH" 0 13 14, +C4<00000000000000000000010000000000>;
P_0x55b45a5681b0 .param/l "DWIDTH" 0 13 13, +C4<00000000000000000000000000100000>;
L_0x7fb5ea873138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb5ea8730a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b45a4daad0 .functor AND 1, L_0x7fb5ea873138, L_0x7fb5ea8730a8, C4<1>, C4<1>;
v0x55b45a5b2fd0_0 .net *"_ivl_1", 0 0, L_0x55b45a4daad0;  1 drivers
v0x55b45a5b30b0_0 .net *"_ivl_2", 31 0, L_0x55b45a5c1e60;  1 drivers
L_0x7fb5ea873018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b3190_0 .net/2u *"_ivl_4", 31 0, L_0x7fb5ea873018;  1 drivers
v0x55b45a5b3280_0 .net *"_ivl_6", 31 0, L_0x55b45a5d1f10;  1 drivers
o0x7fb5ea8c1478 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b45a5b3360_0 name=_ivl_8
v0x55b45a5b3490_0 .net "address", 31 0, v0x55b45a57a760_0;  alias, 1 drivers
v0x55b45a5b3550_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5b35f0_0 .net "cs", 0 0, L_0x7fb5ea873138;  1 drivers
L_0x7fb5ea873060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b3690_0 .net "din", 31 0, L_0x7fb5ea873060;  1 drivers
v0x55b45a5b3770_0 .var "dout", 31 0;
v0x55b45a5b3860_0 .net "dtempout", 31 0, L_0x55b45a5d2000;  1 drivers
v0x55b45a5b3920 .array "mem", 1023 0, 31 0;
v0x55b45a5b39e0_0 .net "rd", 0 0, L_0x7fb5ea8730a8;  1 drivers
L_0x7fb5ea8730f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b3aa0_0 .net "wr", 0 0, L_0x7fb5ea8730f0;  1 drivers
E_0x55b45a5b2f50 .event anyedge, v0x55b45a5b3860_0;
L_0x55b45a5c1e60 .array/port v0x55b45a5b3920, L_0x55b45a5d1f10;
L_0x55b45a5d1f10 .arith/div 32, v0x55b45a57a760_0, L_0x7fb5ea873018;
L_0x55b45a5d2000 .functor MUXZ 32, o0x7fb5ea8c1478, L_0x55b45a5c1e60, L_0x55b45a4daad0, C4<>;
S_0x55b45a5b3c80 .scope module, "memdatamuxins" "memdatamux" 3 438, 23 14 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memdata";
    .port_info 1 /INPUT 32 "regdata";
    .port_info 2 /INPUT 32 "dmdata";
    .port_info 3 /OUTPUT 32 "out";
P_0x55b45a5b3e10 .param/l "DWIDTH" 0 23 15, +C4<00000000000000000000000000100000>;
v0x55b45a5b3fe0_0 .net "dmdata", 31 0, v0x55b45a5ba5b0_0;  alias, 1 drivers
v0x55b45a5b4110_0 .net "memdata", 0 0, v0x55b45a5a9960_0;  alias, 1 drivers
v0x55b45a5b41d0_0 .var "out", 31 0;
v0x55b45a5b42d0_0 .net "regdata", 31 0, v0x55b45a5a78f0_0;  alias, 1 drivers
E_0x55b45a5b2e60 .event anyedge, v0x55b45a59bf20_0, v0x55b45a5a78f0_0, v0x55b45a5a9960_0;
S_0x55b45a5b43f0 .scope module, "memdatamuxins2" "memdatamux" 3 362, 23 14 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memdata";
    .port_info 1 /INPUT 32 "regdata";
    .port_info 2 /INPUT 32 "dmdata";
    .port_info 3 /OUTPUT 32 "out";
P_0x55b45a5b45d0 .param/l "DWIDTH" 0 23 15, +C4<00000000000000000000000000100000>;
v0x55b45a5b4720_0 .net "dmdata", 31 0, v0x55b45a5ba5b0_0;  alias, 1 drivers
v0x55b45a5b4800_0 .net "memdata", 0 0, v0x55b45a5a9a00_0;  alias, 1 drivers
v0x55b45a5b48f0_0 .var "out", 31 0;
v0x55b45a5b49f0_0 .net "regdata", 31 0, v0x55b45a5b1030_0;  alias, 1 drivers
E_0x55b45a5b46a0 .event anyedge, v0x55b45a59bf20_0, v0x55b45a59d950_0, v0x55b45a5a9a00_0;
S_0x55b45a5b4b20 .scope module, "memwbregins" "memwbreg" 3 492, 24 10 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "memtoregin";
    .port_info 2 /INPUT 1 "regwrin";
    .port_info 3 /INPUT 1 "finin";
    .port_info 4 /OUTPUT 2 "memtoregout";
    .port_info 5 /OUTPUT 1 "regwrout";
    .port_info 6 /OUTPUT 1 "finout";
    .port_info 7 /INPUT 5 "regdstmuxin";
    .port_info 8 /INPUT 32 "aluoutin";
    .port_info 9 /INPUT 32 "dmdatain";
    .port_info 10 /INPUT 32 "pcnextin";
    .port_info 11 /INPUT 1 "negativein";
    .port_info 12 /OUTPUT 5 "regdstmuxout";
    .port_info 13 /OUTPUT 32 "aluoutout";
    .port_info 14 /OUTPUT 32 "dmdataout";
    .port_info 15 /OUTPUT 32 "pcnextout";
    .port_info 16 /OUTPUT 1 "negativeout";
P_0x55b45a5b3eb0 .param/l "AWIDTH" 0 24 16, +C4<00000000000000000000000000100000>;
P_0x55b45a5b3ef0 .param/l "DWIDTH" 0 24 15, +C4<00000000000000000000000000100000>;
v0x55b45a5b5ef0_0 .var "aluout", 31 0;
v0x55b45a5b5ff0_0 .net "aluoutin", 31 0, v0x55b45a5a5b50_0;  alias, 1 drivers
v0x55b45a5b6140_0 .var "aluoutout", 31 0;
v0x55b45a5b6200_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5b62a0_0 .var "dmdata", 31 0;
v0x55b45a5b6380_0 .net "dmdatain", 31 0, v0x55b45a5a2910_0;  alias, 1 drivers
v0x55b45a5b6440_0 .var "dmdataout", 31 0;
v0x55b45a5b6500_0 .net "finin", 0 0, L_0x55b45a5d46e0;  alias, 1 drivers
v0x55b45a5b65a0_0 .net "finout", 0 0, L_0x55b45a5d5420;  alias, 1 drivers
v0x55b45a5b66d0_0 .net "memtoregin", 1 0, L_0x55b45a5d4640;  alias, 1 drivers
v0x55b45a5b6770_0 .net "memtoregout", 1 0, L_0x55b45a5d53b0;  alias, 1 drivers
v0x55b45a5b6860_0 .var "negative", 0 0;
v0x55b45a5b6900_0 .net "negativein", 0 0, v0x55b45a5a7220_0;  alias, 1 drivers
v0x55b45a5b69a0_0 .var "negativeout", 0 0;
v0x55b45a5b6a60_0 .var "pcnext", 31 0;
v0x55b45a5b6b40_0 .net "pcnextin", 31 0, v0x55b45a5a7670_0;  alias, 1 drivers
v0x55b45a5b6c00_0 .var "pcnextout", 31 0;
v0x55b45a5b6dd0_0 .var "regdstmux", 4 0;
v0x55b45a5b6eb0_0 .net "regdstmuxin", 4 0, v0x55b45a5a7b90_0;  alias, 1 drivers
v0x55b45a5b6f70_0 .var "regdstmuxout", 4 0;
v0x55b45a5b7030_0 .net "regwrin", 0 0, L_0x55b45a5d45a0;  alias, 1 drivers
v0x55b45a5b70d0_0 .net "regwrout", 0 0, L_0x55b45a5d5340;  alias, 1 drivers
E_0x55b45a5b5000 .event anyedge, v0x55b45a5b6860_0;
E_0x55b45a5b5080 .event anyedge, v0x55b45a5b6a60_0;
E_0x55b45a5b50e0 .event anyedge, v0x55b45a5b62a0_0;
E_0x55b45a5b5140 .event anyedge, v0x55b45a5b5ef0_0;
E_0x55b45a5b51d0 .event anyedge, v0x55b45a5b6dd0_0;
S_0x55b45a5b5230 .scope module, "wbregins" "wbreg" 24 36, 16 7 0, S_0x55b45a5b4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "memtoregin";
    .port_info 2 /INPUT 1 "regwrin";
    .port_info 3 /INPUT 1 "finin";
    .port_info 4 /OUTPUT 2 "memtoregout";
    .port_info 5 /OUTPUT 1 "regwrout";
    .port_info 6 /OUTPUT 1 "finout";
L_0x55b45a5d5340 .functor BUFZ 1, v0x55b45a5b5b60_0, C4<0>, C4<0>, C4<0>;
L_0x55b45a5d53b0 .functor BUFZ 2, v0x55b45a5b5840_0, C4<00>, C4<00>, C4<00>;
L_0x55b45a5d5420 .functor BUFZ 1, v0x55b45a5b55c0_0, C4<0>, C4<0>, C4<0>;
v0x55b45a5b5500_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5b55c0_0 .var "fin", 0 0;
v0x55b45a5b5680_0 .net "finin", 0 0, L_0x55b45a5d46e0;  alias, 1 drivers
v0x55b45a5b57a0_0 .net "finout", 0 0, L_0x55b45a5d5420;  alias, 1 drivers
v0x55b45a5b5840_0 .var "memtoreg", 1 0;
v0x55b45a5b5970_0 .net "memtoregin", 1 0, L_0x55b45a5d4640;  alias, 1 drivers
v0x55b45a5b5a80_0 .net "memtoregout", 1 0, L_0x55b45a5d53b0;  alias, 1 drivers
v0x55b45a5b5b60_0 .var "regwr", 0 0;
v0x55b45a5b5c20_0 .net "regwrin", 0 0, L_0x55b45a5d45a0;  alias, 1 drivers
v0x55b45a5b5d50_0 .net "regwrout", 0 0, L_0x55b45a5d5340;  alias, 1 drivers
S_0x55b45a5b7400 .scope module, "pcaddrmuxins" "pcaddrmux" 3 477, 25 11 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "jumpaddr";
    .port_info 1 /INPUT 32 "branchaddr";
    .port_info 2 /INPUT 2 "branchcode";
    .port_info 3 /OUTPUT 1 "pcload";
    .port_info 4 /OUTPUT 32 "pcaddr";
v0x55b45a5b7620_0 .net "branchaddr", 31 0, v0x55b45a5a6410_0;  alias, 1 drivers
v0x55b45a5b7730_0 .net "branchcode", 1 0, v0x55b45a59e330_0;  alias, 1 drivers
v0x55b45a5b7800_0 .net "jumpaddr", 31 0, v0x55b45a5a69d0_0;  alias, 1 drivers
v0x55b45a5b7900_0 .var "pcaddr", 31 0;
v0x55b45a5b79d0_0 .var "pcload", 0 0;
E_0x55b45a5b5410 .event anyedge, v0x55b45a59e330_0, v0x55b45a5a69d0_0, v0x55b45a5a6410_0;
S_0x55b45a5b7b30 .scope module, "regdstmuxins" "regdstmux" 3 304, 26 19 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rdstaddr";
    .port_info 1 /INPUT 5 "idstaddr";
    .port_info 2 /INPUT 2 "regdst";
    .port_info 3 /OUTPUT 5 "dstaddr";
v0x55b45a5b7d90_0 .var "dstaddr", 4 0;
v0x55b45a5b7ea0_0 .net "idstaddr", 4 0, v0x55b45a5b1760_0;  alias, 1 drivers
v0x55b45a5b7f40_0 .net "rdstaddr", 4 0, v0x55b45a5b0b70_0;  alias, 1 drivers
v0x55b45a5b8040_0 .net "regdst", 1 0, L_0x55b45a5d3f10;  alias, 1 drivers
E_0x55b45a5b7d10 .event anyedge, v0x55b45a5ac3e0_0, v0x55b45a5b0b70_0, v0x55b45a5a7eb0_0;
S_0x55b45a5b8160 .scope module, "regfileins" "regfile" 3 117, 27 8 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rdaddr1";
    .port_info 1 /INPUT 5 "rdaddr2";
    .port_info 2 /INPUT 5 "wraddr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "dout1";
    .port_info 7 /OUTPUT 32 "dout2";
P_0x55b45a5b8340 .param/l "DWIDTH" 0 27 8, +C4<00000000000000000000000000100000>;
v0x55b45a5b85a0_0 .net *"_ivl_0", 31 0, L_0x55b45a5d2230;  1 drivers
v0x55b45a5b86a0_0 .net *"_ivl_10", 31 0, L_0x55b45a5d2460;  1 drivers
v0x55b45a5b8780_0 .net *"_ivl_12", 6 0, L_0x55b45a5d2500;  1 drivers
L_0x7fb5ea873258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b8870_0 .net *"_ivl_15", 1 0, L_0x7fb5ea873258;  1 drivers
v0x55b45a5b8950_0 .net *"_ivl_18", 31 0, L_0x55b45a5d2860;  1 drivers
L_0x7fb5ea8732a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b8a80_0 .net *"_ivl_21", 26 0, L_0x7fb5ea8732a0;  1 drivers
L_0x7fb5ea8732e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b8b60_0 .net/2u *"_ivl_22", 31 0, L_0x7fb5ea8732e8;  1 drivers
v0x55b45a5b8c40_0 .net *"_ivl_24", 0 0, L_0x55b45a5d2990;  1 drivers
L_0x7fb5ea873330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b8d00_0 .net/2u *"_ivl_26", 31 0, L_0x7fb5ea873330;  1 drivers
v0x55b45a5b8de0_0 .net *"_ivl_28", 31 0, L_0x55b45a5d2ad0;  1 drivers
L_0x7fb5ea873180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b8ec0_0 .net *"_ivl_3", 26 0, L_0x7fb5ea873180;  1 drivers
v0x55b45a5b8fa0_0 .net *"_ivl_30", 6 0, L_0x55b45a5d2bc0;  1 drivers
L_0x7fb5ea873378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b9080_0 .net *"_ivl_33", 1 0, L_0x7fb5ea873378;  1 drivers
L_0x7fb5ea8731c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b9160_0 .net/2u *"_ivl_4", 31 0, L_0x7fb5ea8731c8;  1 drivers
v0x55b45a5b9240_0 .net *"_ivl_6", 0 0, L_0x55b45a5d2320;  1 drivers
L_0x7fb5ea873210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b45a5b9300_0 .net/2u *"_ivl_8", 31 0, L_0x7fb5ea873210;  1 drivers
v0x55b45a5b93e0_0 .net "clk", 0 0, v0x55b45a5c1b50_0;  alias, 1 drivers
v0x55b45a5b9590_0 .net "din", 31 0, v0x55b45a5ba5b0_0;  alias, 1 drivers
v0x55b45a5b9650_0 .var "dout1", 31 0;
v0x55b45a5b9710_0 .var "dout2", 31 0;
v0x55b45a5b97e0_0 .net "dtempout1", 31 0, L_0x55b45a5d2720;  1 drivers
v0x55b45a5b98c0_0 .net "dtempout2", 31 0, L_0x55b45a5d2d50;  1 drivers
v0x55b45a5b99a0_0 .net "rdaddr1", 4 0, L_0x55b45a5d2ef0;  1 drivers
v0x55b45a5b9a80_0 .net "rdaddr2", 4 0, L_0x55b45a5d2fe0;  1 drivers
v0x55b45a5b9b60 .array "register", 31 0, 31 0;
v0x55b45a5b9c20_0 .net "wr", 0 0, L_0x55b45a5d5340;  alias, 1 drivers
v0x55b45a5b9cc0_0 .net "wraddr", 4 0, v0x55b45a5b6f70_0;  alias, 1 drivers
E_0x55b45a5b84c0 .event anyedge, v0x55b45a5b98c0_0;
E_0x55b45a5b8540 .event anyedge, v0x55b45a5b97e0_0;
L_0x55b45a5d2230 .concat [ 5 27 0 0], L_0x55b45a5d2ef0, L_0x7fb5ea873180;
L_0x55b45a5d2320 .cmp/eq 32, L_0x55b45a5d2230, L_0x7fb5ea8731c8;
L_0x55b45a5d2460 .array/port v0x55b45a5b9b60, L_0x55b45a5d2500;
L_0x55b45a5d2500 .concat [ 5 2 0 0], L_0x55b45a5d2ef0, L_0x7fb5ea873258;
L_0x55b45a5d2720 .functor MUXZ 32, L_0x55b45a5d2460, L_0x7fb5ea873210, L_0x55b45a5d2320, C4<>;
L_0x55b45a5d2860 .concat [ 5 27 0 0], L_0x55b45a5d2fe0, L_0x7fb5ea8732a0;
L_0x55b45a5d2990 .cmp/eq 32, L_0x55b45a5d2860, L_0x7fb5ea8732e8;
L_0x55b45a5d2ad0 .array/port v0x55b45a5b9b60, L_0x55b45a5d2bc0;
L_0x55b45a5d2bc0 .concat [ 5 2 0 0], L_0x55b45a5d2fe0, L_0x7fb5ea873378;
L_0x55b45a5d2d50 .functor MUXZ 32, L_0x55b45a5d2ad0, L_0x7fb5ea873330, L_0x55b45a5d2990, C4<>;
S_0x55b45a5b9e80 .scope module, "regsrcmuxins" "regsrcmux" 3 513, 28 14 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "memdata";
    .port_info 1 /INPUT 32 "aludata";
    .port_info 2 /INPUT 32 "pcdata";
    .port_info 3 /INPUT 1 "negative";
    .port_info 4 /INPUT 2 "memtoreg";
    .port_info 5 /OUTPUT 32 "regdata";
v0x55b45a5ba180_0 .net "aludata", 31 0, v0x55b45a5b6140_0;  alias, 1 drivers
v0x55b45a5ba260_0 .net "memdata", 31 0, v0x55b45a5b6440_0;  alias, 1 drivers
v0x55b45a5ba300_0 .net "memtoreg", 1 0, L_0x55b45a5d53b0;  alias, 1 drivers
v0x55b45a5ba420_0 .net "negative", 0 0, v0x55b45a5b69a0_0;  alias, 1 drivers
v0x55b45a5ba4c0_0 .net "pcdata", 31 0, v0x55b45a5b6c00_0;  alias, 1 drivers
v0x55b45a5ba5b0_0 .var "regdata", 31 0;
E_0x55b45a5ba0f0/0 .event anyedge, v0x55b45a5b5a80_0, v0x55b45a5b6140_0, v0x55b45a5b6440_0, v0x55b45a5b6c00_0;
E_0x55b45a5ba0f0/1 .event anyedge, v0x55b45a5b69a0_0;
E_0x55b45a5ba0f0 .event/or E_0x55b45a5ba0f0/0, E_0x55b45a5ba0f0/1;
S_0x55b45a5ba730 .scope module, "unstallingunitins" "unstallingunit" 3 68, 29 15 0, S_0x55b45a5602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCEn";
    .port_info 1 /OUTPUT 1 "En0";
v0x55b45a5ba9b0_0 .var "En0", 0 0;
v0x55b45a5baaa0_0 .net "PCEn", 0 0, v0x55b45a5a17d0_0;  alias, 1 drivers
E_0x55b45a5ba930 .event anyedge, v0x55b45a5a17d0_0;
    .scope S_0x55b45a5620c0;
T_1 ;
    %wait E_0x55b45a438da0;
    %load/vec4 v0x55b45a564900_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b45a57a760_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b45a582db0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b45a554650_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55b45a59b1f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x55b45a5807b0_0;
    %assign/vec4 v0x55b45a57a760_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55b45a57a760_0;
    %cmpi/u 4096, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b45a57a760_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x55b45a57a760_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55b45a57a760_0, 0;
T_1.7 ;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b45a5620c0;
T_2 ;
    %wait E_0x55b45a46c460;
    %load/vec4 v0x55b45a57a760_0;
    %cmpi/u 4096, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b45a57ce10_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55b45a57a760_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55b45a57ce10_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b45a5ba730;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5ba9b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55b45a5ba730;
T_4 ;
    %wait E_0x55b45a5ba930;
    %load/vec4 v0x55b45a5baaa0_0;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_4.0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5ba9b0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55b45a5baaa0_0;
    %store/vec4 v0x55b45a5ba9b0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b45a5b2b30;
T_5 ;
    %wait E_0x55b45a5b2f50;
    %load/vec4 v0x55b45a5b3860_0;
    %store/vec4 v0x55b45a5b3770_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b45a5b2b30;
T_6 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5b35f0_0;
    %load/vec4 v0x55b45a5b3aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55b45a5b3690_0;
    %load/vec4 v0x55b45a5b3490_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b45a5b3920, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b45a5aacc0;
T_7 ;
    %wait E_0x55b45a5b2420;
    %load/vec4 v0x55b45a5b2540_0;
    %store/vec4 v0x55b45a5b26e0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55b45a5aacc0;
T_8 ;
    %wait E_0x55b45a5adcf0;
    %load/vec4 v0x55b45a5b27c0_0;
    %store/vec4 v0x55b45a5b29b0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55b45a5aacc0;
T_9 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5b2620_0;
    %assign/vec4 v0x55b45a5b2540_0, 0;
    %load/vec4 v0x55b45a5b28f0_0;
    %assign/vec4 v0x55b45a5b27c0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b45a5b8160;
T_10 ;
    %wait E_0x55b45a5b8540;
    %load/vec4 v0x55b45a5b97e0_0;
    %store/vec4 v0x55b45a5b9650_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55b45a5b8160;
T_11 ;
    %wait E_0x55b45a5b84c0;
    %load/vec4 v0x55b45a5b98c0_0;
    %store/vec4 v0x55b45a5b9710_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55b45a5b8160;
T_12 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5b9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55b45a5b9590_0;
    %load/vec4 v0x55b45a5b9cc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55b45a5b9b60, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55b45a5a87b0;
T_13 ;
    %wait E_0x55b45a5a8b40;
    %load/vec4 v0x55b45a5a8bc0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55b45a5a8bc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b45a5a8cc0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55b45a5adae0;
T_14 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5ae220_0;
    %assign/vec4 v0x55b45a5ae130_0, 0;
    %load/vec4 v0x55b45a5ae490_0;
    %assign/vec4 v0x55b45a5ae3d0_0, 0;
    %load/vec4 v0x55b45a5adf40_0;
    %assign/vec4 v0x55b45a5ade80_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55b45a5ac5c0;
T_15 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5ad7d0_0;
    %assign/vec4 v0x55b45a5ad730_0, 0;
    %load/vec4 v0x55b45a5ad5f0_0;
    %assign/vec4 v0x55b45a5ad550_0, 0;
    %load/vec4 v0x55b45a5ad0f0_0;
    %assign/vec4 v0x55b45a5ad050_0, 0;
    %load/vec4 v0x55b45a5ac9a0_0;
    %assign/vec4 v0x55b45a5ac8e0_0, 0;
    %load/vec4 v0x55b45a5ac9a0_0;
    %assign/vec4 v0x55b45a5acde0_0, 0;
    %load/vec4 v0x55b45a5acc00_0;
    %assign/vec4 v0x55b45a5acb60_0, 0;
    %load/vec4 v0x55b45a5ad3c0_0;
    %assign/vec4 v0x55b45a5ad320_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55b45a5ab770;
T_16 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5abb10_0;
    %assign/vec4 v0x55b45a5aba30_0, 0;
    %load/vec4 v0x55b45a5abfd0_0;
    %assign/vec4 v0x55b45a5abf30_0, 0;
    %load/vec4 v0x55b45a5ac2f0_0;
    %assign/vec4 v0x55b45a5ac230_0, 0;
    %load/vec4 v0x55b45a5abd70_0;
    %assign/vec4 v0x55b45a5abcd0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55b45a5aa920;
T_17 ;
    %wait E_0x55b45a5ab6b0;
    %load/vec4 v0x55b45a5b0c50_0;
    %store/vec4 v0x55b45a5b0e10_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55b45a5aa920;
T_18 ;
    %wait E_0x55b45a5ab520;
    %load/vec4 v0x55b45a5b0ed0_0;
    %store/vec4 v0x55b45a5b1030_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55b45a5aa920;
T_19 ;
    %wait E_0x55b45a5ab5e0;
    %load/vec4 v0x55b45a5b1820_0;
    %store/vec4 v0x55b45a5b19c0_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55b45a5aa920;
T_20 ;
    %wait E_0x55b45a5ab580;
    %load/vec4 v0x55b45a5afa70_0;
    %store/vec4 v0x55b45a5afc10_0, 0, 6;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55b45a5aa920;
T_21 ;
    %wait E_0x55b45a5ab4e0;
    %load/vec4 v0x55b45a5b15c0_0;
    %store/vec4 v0x55b45a5b1760_0, 0, 5;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55b45a5aa920;
T_22 ;
    %wait E_0x55b45a5ab480;
    %load/vec4 v0x55b45a5b13a0_0;
    %store/vec4 v0x55b45a5b1500_0, 0, 5;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55b45a5aa920;
T_23 ;
    %wait E_0x55b45a5ab3f0;
    %load/vec4 v0x55b45a5b09d0_0;
    %store/vec4 v0x55b45a5b0b70_0, 0, 5;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55b45a5aa920;
T_24 ;
    %wait E_0x55b45a5ab390;
    %load/vec4 v0x55b45a5b0750_0;
    %store/vec4 v0x55b45a5b0910_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55b45a5aa920;
T_25 ;
    %wait E_0x55b45a5ab330;
    %load/vec4 v0x55b45a5af3c0_0;
    %store/vec4 v0x55b45a5af560_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55b45a5aa920;
T_26 ;
    %wait E_0x55b45a5a9f90;
    %load/vec4 v0x55b45a5afcd0_0;
    %store/vec4 v0x55b45a5afe70_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55b45a5aa920;
T_27 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5b0d30_0;
    %assign/vec4 v0x55b45a5b0c50_0, 0;
    %load/vec4 v0x55b45a5b0f90_0;
    %assign/vec4 v0x55b45a5b0ed0_0, 0;
    %load/vec4 v0x55b45a5b1900_0;
    %assign/vec4 v0x55b45a5b1820_0, 0;
    %load/vec4 v0x55b45a5afb30_0;
    %assign/vec4 v0x55b45a5afa70_0, 0;
    %load/vec4 v0x55b45a5b1680_0;
    %assign/vec4 v0x55b45a5b15c0_0, 0;
    %load/vec4 v0x55b45a5b1440_0;
    %assign/vec4 v0x55b45a5b13a0_0, 0;
    %load/vec4 v0x55b45a5b0a90_0;
    %assign/vec4 v0x55b45a5b09d0_0, 0;
    %load/vec4 v0x55b45a5b0830_0;
    %assign/vec4 v0x55b45a5b0750_0, 0;
    %load/vec4 v0x55b45a5af480_0;
    %assign/vec4 v0x55b45a5af3c0_0, 0;
    %load/vec4 v0x55b45a5afd90_0;
    %assign/vec4 v0x55b45a5afcd0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55b45a59e6b0;
T_28 ;
    %wait E_0x55b45a59eb00;
    %load/vec4 v0x55b45a59fc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %jmp T_28.2;
T_28.0 ;
    %load/vec4 v0x55b45a59f160_0;
    %store/vec4 v0x55b45a59ebe0_0, 0, 1;
    %load/vec4 v0x55b45a59f300_0;
    %store/vec4 v0x55b45a59eda0_0, 0, 2;
    %load/vec4 v0x55b45a59fac0_0;
    %store/vec4 v0x55b45a5a0100_0, 0, 2;
    %load/vec4 v0x55b45a59f220_0;
    %store/vec4 v0x55b45a59ecc0_0, 0, 3;
    %load/vec4 v0x55b45a59fa00_0;
    %store/vec4 v0x55b45a5a0040_0, 0, 1;
    %load/vec4 v0x55b45a59f860_0;
    %store/vec4 v0x55b45a59fea0_0, 0, 1;
    %load/vec4 v0x55b45a59f620_0;
    %store/vec4 v0x55b45a59f0a0_0, 0, 1;
    %load/vec4 v0x55b45a59f3e0_0;
    %store/vec4 v0x55b45a59ee60_0, 0, 1;
    %load/vec4 v0x55b45a59f560_0;
    %store/vec4 v0x55b45a59efe0_0, 0, 1;
    %load/vec4 v0x55b45a59f4a0_0;
    %store/vec4 v0x55b45a59ef20_0, 0, 1;
    %load/vec4 v0x55b45a59f7a0_0;
    %store/vec4 v0x55b45a59fde0_0, 0, 1;
    %load/vec4 v0x55b45a59f920_0;
    %store/vec4 v0x55b45a59ff60_0, 0, 2;
    %load/vec4 v0x55b45a59fba0_0;
    %store/vec4 v0x55b45a5a01e0_0, 0, 1;
    %load/vec4 v0x55b45a59f6e0_0;
    %store/vec4 v0x55b45a59fd20_0, 0, 1;
    %jmp T_28.2;
T_28.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59ebe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b45a59eda0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b45a5a0100_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b45a59ecc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5a0040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59f0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59efe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59fde0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b45a59ff60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5a01e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59fd20_0, 0, 1;
    %jmp T_28.2;
T_28.2 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55b45a5624a0;
T_29 ;
    %wait E_0x55b45a595c50;
    %load/vec4 v0x55b45a59b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x55b45a59b520_0;
    %store/vec4 v0x55b45a59b600_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55b45a59b6c0_0;
    %store/vec4 v0x55b45a59b600_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55b45a55ff00;
T_30 ;
    %wait E_0x55b45a59ca30;
    %load/vec4 v0x55b45a59d660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55b45a59d850_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x55b45a59d950_0;
    %store/vec4 v0x55b45a59d850_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x55b45a59d760_0;
    %store/vec4 v0x55b45a59d850_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55b45a59d850_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55b45a5b7b30;
T_31 ;
    %wait E_0x55b45a5b7d10;
    %load/vec4 v0x55b45a5b8040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %pushi/vec4 0, 31, 5;
    %store/vec4 v0x55b45a5b7d90_0, 0, 5;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x55b45a5b7f40_0;
    %store/vec4 v0x55b45a5b7d90_0, 0, 5;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x55b45a5b7ea0_0;
    %store/vec4 v0x55b45a5b7d90_0, 0, 5;
    %jmp T_31.4;
T_31.2 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55b45a5b7d90_0, 0, 5;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55b45a561900;
T_32 ;
    %wait E_0x55b45a596930;
    %load/vec4 v0x55b45a59bd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %load/vec4 v0x55b45a59c0f0_0;
    %store/vec4 v0x55b45a59c010_0, 0, 32;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x55b45a59c0f0_0;
    %store/vec4 v0x55b45a59c010_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x55b45a59be40_0;
    %store/vec4 v0x55b45a59c010_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x55b45a59bf20_0;
    %store/vec4 v0x55b45a59c010_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55b45a561ce0;
T_33 ;
    %wait E_0x55b45a59c3f0;
    %load/vec4 v0x55b45a59c480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %load/vec4 v0x55b45a59c810_0;
    %store/vec4 v0x55b45a59c770_0, 0, 32;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0x55b45a59c810_0;
    %store/vec4 v0x55b45a59c770_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0x55b45a59c580_0;
    %store/vec4 v0x55b45a59c770_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0x55b45a59c670_0;
    %store/vec4 v0x55b45a59c770_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55b45a561180;
T_34 ;
    %wait E_0x55b45a595d10;
    %load/vec4 v0x55b45a59b900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.8;
T_34.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.8;
T_34.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.8;
T_34.2 ;
    %load/vec4 v0x55b45a59ba00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_34.15, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_34.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_34.17, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_34.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_34.19, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_34.20, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.9 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.10 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.11 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.18 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.22;
T_34.22 ;
    %pop/vec4 1;
    %jmp T_34.8;
T_34.3 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.8;
T_34.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.8;
T_34.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.8;
T_34.6 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55b45a59bae0_0, 0, 4;
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55b45a55fb20;
T_35 ;
    %wait E_0x55b45a59cb20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59d000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59cd50_0, 0, 1;
    %load/vec4 v0x55b45a59ce20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_35.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_35.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %jmp T_35.14;
T_35.0 ;
    %load/vec4 v0x55b45a59d0c0_0;
    %load/vec4 v0x55b45a59d1a0_0;
    %add;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %load/vec4 v0x55b45a59d0c0_0;
    %load/vec4 v0x55b45a59d1a0_0;
    %add;
    %store/vec4 v0x55b45a59d280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d0c0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d1a0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55b45a59d280_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b45a59d0c0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55b45a59d1a0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d280_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_35.15, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a59d000_0, 0, 1;
T_35.15 ;
    %load/vec4 v0x55b45a59d0c0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55b45a59d1a0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b45a59cef0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d0c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d1a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_35.17, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a59cd50_0, 0, 1;
T_35.17 ;
    %jmp T_35.14;
T_35.1 ;
    %load/vec4 v0x55b45a59d0c0_0;
    %load/vec4 v0x55b45a59d1a0_0;
    %sub;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %load/vec4 v0x55b45a59d0c0_0;
    %load/vec4 v0x55b45a59d1a0_0;
    %sub;
    %store/vec4 v0x55b45a59d280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d0c0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55b45a59d1a0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55b45a59d280_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b45a59d0c0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d1a0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d280_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_35.19, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a59d000_0, 0, 1;
T_35.19 ;
    %load/vec4 v0x55b45a59d0c0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d1a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b45a59cef0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d0c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x55b45a59d1a0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_35.21, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a59cd50_0, 0, 1;
T_35.21 ;
    %jmp T_35.14;
T_35.2 ;
    %load/vec4 v0x55b45a59cba0_0;
    %pad/u 33;
    %load/vec4 v0x55b45a59cc80_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %store/vec4 v0x55b45a59d000_0, 0, 1;
    %jmp T_35.14;
T_35.3 ;
    %load/vec4 v0x55b45a59cba0_0;
    %pad/u 33;
    %load/vec4 v0x55b45a59cc80_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %store/vec4 v0x55b45a59d000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55b45a59cba0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55b45a59cc80_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %split/vec4 32;
    %store/vec4 v0x55b45a59d360_0, 0, 32;
    %store/vec4 v0x55b45a59cd50_0, 0, 1;
    %jmp T_35.14;
T_35.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b45a59d0c0_0;
    %sub;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %load/vec4 v0x55b45a59cef0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x55b45a59cd50_0, 0, 1;
    %load/vec4 v0x55b45a59d0c0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55b45a59cef0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a59d000_0, 0, 1;
T_35.23 ;
    %jmp T_35.14;
T_35.5 ;
    %load/vec4 v0x55b45a59cba0_0;
    %load/vec4 v0x55b45a59cc80_0;
    %and;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %jmp T_35.14;
T_35.6 ;
    %load/vec4 v0x55b45a59cba0_0;
    %load/vec4 v0x55b45a59cc80_0;
    %or;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %jmp T_35.14;
T_35.7 ;
    %load/vec4 v0x55b45a59cba0_0;
    %load/vec4 v0x55b45a59cc80_0;
    %xor;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %jmp T_35.14;
T_35.8 ;
    %load/vec4 v0x55b45a59cba0_0;
    %inv;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %jmp T_35.14;
T_35.9 ;
    %load/vec4 v0x55b45a59cba0_0;
    %ix/getv 4, v0x55b45a59cc80_0;
    %shiftl 4;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %jmp T_35.14;
T_35.10 ;
    %load/vec4 v0x55b45a59cba0_0;
    %ix/getv 4, v0x55b45a59cc80_0;
    %shiftr 4;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %jmp T_35.14;
T_35.11 ;
    %load/vec4 v0x55b45a59cba0_0;
    %ix/getv 4, v0x55b45a59cc80_0;
    %shiftl 4;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %jmp T_35.14;
T_35.12 ;
    %load/vec4 v0x55b45a59cba0_0;
    %ix/getv 4, v0x55b45a59cc80_0;
    %shiftr 4;
    %store/vec4 v0x55b45a59cef0_0, 0, 32;
    %jmp T_35.14;
T_35.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59d440_0, 0, 1;
    %load/vec4 v0x55b45a59ce20_0;
    %pushi/vec4 13, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55b45a59ce20_0;
    %pushi/vec4 14, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b45a59ce20_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b45a59cef0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a59d440_0, 0, 1;
    %jmp T_35.26;
T_35.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a59d440_0, 0, 1;
T_35.26 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55b45a5b43f0;
T_36 ;
    %wait E_0x55b45a5b46a0;
    %load/vec4 v0x55b45a5b4800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %jmp T_36.2;
T_36.0 ;
    %load/vec4 v0x55b45a5b49f0_0;
    %store/vec4 v0x55b45a5b48f0_0, 0, 32;
    %jmp T_36.2;
T_36.1 ;
    %load/vec4 v0x55b45a5b4720_0;
    %store/vec4 v0x55b45a5b48f0_0, 0, 32;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55b45a5a4d60;
T_37 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5a5470_0;
    %assign/vec4 v0x55b45a5a5340_0, 0;
    %load/vec4 v0x55b45a5a56f0_0;
    %assign/vec4 v0x55b45a5a5630_0, 0;
    %load/vec4 v0x55b45a5a51b0_0;
    %assign/vec4 v0x55b45a5a50f0_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55b45a5a3a10;
T_38 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5a4a10_0;
    %assign/vec4 v0x55b45a5a4970_0, 0;
    %load/vec4 v0x55b45a5a47e0_0;
    %assign/vec4 v0x55b45a5a4740_0, 0;
    %load/vec4 v0x55b45a5a4310_0;
    %assign/vec4 v0x55b45a5a4270_0, 0;
    %load/vec4 v0x55b45a5a3c80_0;
    %assign/vec4 v0x55b45a5a3ba0_0, 0;
    %load/vec4 v0x55b45a5a3c80_0;
    %assign/vec4 v0x55b45a5a4040_0, 0;
    %load/vec4 v0x55b45a5a3eb0_0;
    %assign/vec4 v0x55b45a5a3e10_0, 0;
    %load/vec4 v0x55b45a5a45e0_0;
    %assign/vec4 v0x55b45a5a4540_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55b45a5a2e30;
T_39 ;
    %wait E_0x55b45a5a3950;
    %load/vec4 v0x55b45a5a5990_0;
    %store/vec4 v0x55b45a5a5b50_0, 0, 32;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55b45a5a2e30;
T_40 ;
    %wait E_0x55b45a5a37c0;
    %load/vec4 v0x55b45a5a8070_0;
    %store/vec4 v0x55b45a5a8200_0, 0, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55b45a5a2e30;
T_41 ;
    %wait E_0x55b45a5a3880;
    %load/vec4 v0x55b45a5a70e0_0;
    %store/vec4 v0x55b45a5a7220_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55b45a5a2e30;
T_42 ;
    %wait E_0x55b45a5a3820;
    %load/vec4 v0x55b45a5a72f0_0;
    %store/vec4 v0x55b45a5a7460_0, 0, 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x55b45a5a2e30;
T_43 ;
    %wait E_0x55b45a5a3780;
    %load/vec4 v0x55b45a5a79d0_0;
    %store/vec4 v0x55b45a5a7b90_0, 0, 5;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55b45a5a2e30;
T_44 ;
    %wait E_0x55b45a5a3720;
    %load/vec4 v0x55b45a5a7730_0;
    %store/vec4 v0x55b45a5a78f0_0, 0, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x55b45a5a2e30;
T_45 ;
    %wait E_0x55b45a5a3690;
    %load/vec4 v0x55b45a5a62d0_0;
    %store/vec4 v0x55b45a5a6410_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x55b45a5a2e30;
T_46 ;
    %wait E_0x55b45a5a3630;
    %load/vec4 v0x55b45a5a6850_0;
    %store/vec4 v0x55b45a5a69d0_0, 0, 32;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x55b45a5a2e30;
T_47 ;
    %wait E_0x55b45a5a35d0;
    %load/vec4 v0x55b45a5a7e10_0;
    %store/vec4 v0x55b45a5a7f90_0, 0, 5;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x55b45a5a2e30;
T_48 ;
    %wait E_0x55b45a5a1f50;
    %load/vec4 v0x55b45a5a7530_0;
    %store/vec4 v0x55b45a5a7670_0, 0, 32;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x55b45a5a2e30;
T_49 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5a5a90_0;
    %assign/vec4 v0x55b45a5a5990_0, 0;
    %load/vec4 v0x55b45a5a8130_0;
    %assign/vec4 v0x55b45a5a8070_0, 0;
    %load/vec4 v0x55b45a5a7180_0;
    %assign/vec4 v0x55b45a5a70e0_0, 0;
    %load/vec4 v0x55b45a5a7390_0;
    %assign/vec4 v0x55b45a5a72f0_0, 0;
    %load/vec4 v0x55b45a5a7ab0_0;
    %assign/vec4 v0x55b45a5a79d0_0, 0;
    %load/vec4 v0x55b45a5a7810_0;
    %assign/vec4 v0x55b45a5a7730_0, 0;
    %load/vec4 v0x55b45a5a6370_0;
    %assign/vec4 v0x55b45a5a62d0_0, 0;
    %load/vec4 v0x55b45a5a68f0_0;
    %assign/vec4 v0x55b45a5a6850_0, 0;
    %load/vec4 v0x55b45a5a7eb0_0;
    %assign/vec4 v0x55b45a5a7e10_0, 0;
    %load/vec4 v0x55b45a5a75d0_0;
    %assign/vec4 v0x55b45a5a7530_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55b45a5b3c80;
T_50 ;
    %wait E_0x55b45a5b2e60;
    %load/vec4 v0x55b45a5b4110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0x55b45a5b42d0_0;
    %store/vec4 v0x55b45a5b41d0_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0x55b45a5b3fe0_0;
    %store/vec4 v0x55b45a5b41d0_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55b45a5a1c40;
T_51 ;
    %wait E_0x55b45a5a20c0;
    %load/vec4 v0x55b45a5a29f0_0;
    %store/vec4 v0x55b45a5a2910_0, 0, 32;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x55b45a5a1c40;
T_52 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5a2790_0;
    %load/vec4 v0x55b45a5a2c50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x55b45a5a2830_0;
    %load/vec4 v0x55b45a5a25e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b45a5a2ad0, 0, 4;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x55b45a59daa0;
T_53 ;
    %wait E_0x55b45a59ddb0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b45a59e330_0, 0, 2;
    %load/vec4 v0x55b45a59e160_0;
    %load/vec4 v0x55b45a59de60_0;
    %or;
    %load/vec4 v0x55b45a59e0a0_0;
    %or;
    %load/vec4 v0x55b45a59e000_0;
    %or;
    %load/vec4 v0x55b45a59df40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x55b45a59e160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b45a59e330_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x55b45a59de60_0;
    %load/vec4 v0x55b45a59e4d0_0;
    %and;
    %load/vec4 v0x55b45a59e270_0;
    %inv;
    %and;
    %load/vec4 v0x55b45a59e410_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b45a59e330_0, 0, 2;
T_53.4 ;
    %load/vec4 v0x55b45a59e0a0_0;
    %load/vec4 v0x55b45a59e4d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b45a59e330_0, 0, 2;
T_53.6 ;
    %load/vec4 v0x55b45a59e000_0;
    %load/vec4 v0x55b45a59e4d0_0;
    %load/vec4 v0x55b45a59e270_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b45a59e330_0, 0, 2;
T_53.8 ;
    %load/vec4 v0x55b45a59df40_0;
    %load/vec4 v0x55b45a59e4d0_0;
    %inv;
    %and;
    %load/vec4 v0x55b45a59e270_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b45a59e330_0, 0, 2;
T_53.10 ;
T_53.3 ;
T_53.0 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55b45a5b7400;
T_54 ;
    %wait E_0x55b45a5b5410;
    %load/vec4 v0x55b45a5b7730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5b79d0_0, 0, 1;
    %jmp T_54.4;
T_54.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5b79d0_0, 0, 1;
    %jmp T_54.4;
T_54.1 ;
    %load/vec4 v0x55b45a5b7800_0;
    %store/vec4 v0x55b45a5b7900_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5b79d0_0, 0, 1;
    %jmp T_54.4;
T_54.2 ;
    %load/vec4 v0x55b45a5b7620_0;
    %store/vec4 v0x55b45a5b7900_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5b79d0_0, 0, 1;
    %jmp T_54.4;
T_54.4 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x55b45a5b5230;
T_55 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5b5970_0;
    %assign/vec4 v0x55b45a5b5840_0, 0;
    %load/vec4 v0x55b45a5b5c20_0;
    %assign/vec4 v0x55b45a5b5b60_0, 0;
    %load/vec4 v0x55b45a5b5680_0;
    %assign/vec4 v0x55b45a5b55c0_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55b45a5b4b20;
T_56 ;
    %wait E_0x55b45a5b51d0;
    %load/vec4 v0x55b45a5b6dd0_0;
    %store/vec4 v0x55b45a5b6f70_0, 0, 5;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x55b45a5b4b20;
T_57 ;
    %wait E_0x55b45a5b5140;
    %load/vec4 v0x55b45a5b5ef0_0;
    %store/vec4 v0x55b45a5b6140_0, 0, 32;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x55b45a5b4b20;
T_58 ;
    %wait E_0x55b45a5b50e0;
    %load/vec4 v0x55b45a5b62a0_0;
    %store/vec4 v0x55b45a5b6440_0, 0, 32;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x55b45a5b4b20;
T_59 ;
    %wait E_0x55b45a5b5080;
    %load/vec4 v0x55b45a5b6a60_0;
    %store/vec4 v0x55b45a5b6c00_0, 0, 32;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x55b45a5b4b20;
T_60 ;
    %wait E_0x55b45a5b5000;
    %load/vec4 v0x55b45a5b6860_0;
    %store/vec4 v0x55b45a5b69a0_0, 0, 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x55b45a5b4b20;
T_61 ;
    %wait E_0x55b45a5a2040;
    %load/vec4 v0x55b45a5b6eb0_0;
    %assign/vec4 v0x55b45a5b6dd0_0, 0;
    %load/vec4 v0x55b45a5b5ff0_0;
    %assign/vec4 v0x55b45a5b5ef0_0, 0;
    %load/vec4 v0x55b45a5b6380_0;
    %assign/vec4 v0x55b45a5b62a0_0, 0;
    %load/vec4 v0x55b45a5b6b40_0;
    %assign/vec4 v0x55b45a5b6a60_0, 0;
    %load/vec4 v0x55b45a5b6900_0;
    %assign/vec4 v0x55b45a5b6860_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55b45a5b9e80;
T_62 ;
    %wait E_0x55b45a5ba0f0;
    %load/vec4 v0x55b45a5ba300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %jmp T_62.4;
T_62.0 ;
    %load/vec4 v0x55b45a5ba180_0;
    %store/vec4 v0x55b45a5ba5b0_0, 0, 32;
    %jmp T_62.4;
T_62.1 ;
    %load/vec4 v0x55b45a5ba260_0;
    %store/vec4 v0x55b45a5ba5b0_0, 0, 32;
    %jmp T_62.4;
T_62.2 ;
    %load/vec4 v0x55b45a5ba4c0_0;
    %store/vec4 v0x55b45a5ba5b0_0, 0, 32;
    %jmp T_62.4;
T_62.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55b45a5ba420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b45a5ba5b0_0, 0, 32;
    %jmp T_62.4;
T_62.4 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x55b45a5a0730;
T_63 ;
    %wait E_0x55b45a5a0a50;
    %load/vec4 v0x55b45a5a1a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.0 ;
    %pushi/vec4 139304, 8192, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.1 ;
    %pushi/vec4 900158, 899102, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.2 ;
    %pushi/vec4 767038, 106526, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.3 ;
    %pushi/vec4 801316, 800768, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.4 ;
    %pushi/vec4 801060, 800768, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.5 ;
    %pushi/vec4 800932, 800768, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.6 ;
    %pushi/vec4 800868, 800768, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.7 ;
    %pushi/vec4 434208, 8192, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 434228, 8192, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.9 ;
    %pushi/vec4 440356, 8192, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.10 ;
    %pushi/vec4 434220, 8192, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.11 ;
    %pushi/vec4 434224, 8192, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.12 ;
    %pushi/vec4 467002, 8192, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.13 ;
    %pushi/vec4 436256, 0, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.14 ;
    %pushi/vec4 849952, 800768, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 899103, 899102, 20;
    %store/vec4 v0x55b45a5a0cd0_0, 0, 20;
    %fork TD_mipspipeline_tb.dut.ctrlunitins.assctrlsig, S_0x55b45a5a0ad0;
    %join;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x55b45a5a8e00;
T_64 ;
    %wait E_0x55b45a5a9120;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b45a5a91b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b45a5a92c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5a9960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5a9a00_0, 0, 1;
    %load/vec4 v0x55b45a5a9530_0;
    %load/vec4 v0x55b45a5a9460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b45a5a9460_0;
    %load/vec4 v0x55b45a5a9800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b45a5a91b0_0, 0, 2;
T_64.0 ;
    %load/vec4 v0x55b45a5a9530_0;
    %load/vec4 v0x55b45a5a9460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b45a5a9460_0;
    %load/vec4 v0x55b45a5a98a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b45a5a9710_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b45a5a92c0_0, 0, 2;
T_64.2 ;
    %load/vec4 v0x55b45a5a9ba0_0;
    %load/vec4 v0x55b45a5a9ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b45a5a9530_0;
    %load/vec4 v0x55b45a5a9460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b45a5a9460_0;
    %load/vec4 v0x55b45a5a9800_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x55b45a5a9ac0_0;
    %load/vec4 v0x55b45a5a9800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b45a5a91b0_0, 0, 2;
T_64.4 ;
    %load/vec4 v0x55b45a5a9ba0_0;
    %load/vec4 v0x55b45a5a9ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b45a5a9530_0;
    %load/vec4 v0x55b45a5a9460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b45a5a9460_0;
    %load/vec4 v0x55b45a5a98a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x55b45a5a9ac0_0;
    %load/vec4 v0x55b45a5a98a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b45a5a92c0_0, 0, 2;
T_64.6 ;
    %load/vec4 v0x55b45a5a9ac0_0;
    %load/vec4 v0x55b45a5a9670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b45a5a9390_0;
    %and;
    %load/vec4 v0x55b45a5a9670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5a9960_0, 0, 1;
T_64.8 ;
    %load/vec4 v0x55b45a5a9710_0;
    %load/vec4 v0x55b45a5a98a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b45a5a9ac0_0;
    %load/vec4 v0x55b45a5a98a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5a9a00_0, 0, 1;
T_64.10 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x55b45a5a9e00;
T_65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5aa6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5aa160_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x55b45a5a9e00;
T_66 ;
    %wait E_0x55b45a5aa100;
    %load/vec4 v0x55b45a5aa780_0;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_66.0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5aa6e0_0, 0, 1;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x55b45a5aa780_0;
    %store/vec4 v0x55b45a5aa6e0_0, 0, 1;
T_66.1 ;
    %load/vec4 v0x55b45a5aa220_0;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_66.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5aa160_0, 0, 1;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v0x55b45a5aa220_0;
    %store/vec4 v0x55b45a5aa160_0, 0, 1;
T_66.3 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x55b45a5a9e00;
T_67 ;
    %wait E_0x55b45a5aa070;
    %load/vec4 v0x55b45a5aa2c0_0;
    %load/vec4 v0x55b45a5aa3e0_0;
    %load/vec4 v0x55b45a5aa600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b45a5aa3e0_0;
    %load/vec4 v0x55b45a5aa4d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5aa780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5aa220_0, 0, 1;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5aa780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5aa220_0, 0, 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55b45a4946a0;
T_68 ;
    %delay 2, 0;
    %load/vec4 v0x55b45a5c1b50_0;
    %inv;
    %store/vec4 v0x55b45a5c1b50_0, 0, 1;
    %jmp T_68;
    .thread T_68;
    .scope S_0x55b45a4946a0;
T_69 ;
    %vpi_call 2 19 "$dumpfile", "testpipeline.vcp" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5c1b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b45a5c1d50_0, 0, 1;
    %vpi_call 2 23 "$display", "time\011 current PC address\011 Instruction\012" {0 0 0};
    %vpi_call 2 24 "$monitor", "%g\011 %b\011 %b\011", $time, v0x55b45a5c1320_0, v0x55b45a5c0980_0 {0 0 0};
    %vpi_call 2 25 "$display", "reading memory file..." {0 0 0};
    %vpi_call 2 26 "$readmemb", "./TestMemoryFiles/pip2regs.lst", v0x55b45a5b3920 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b45a5c1d50_0, 0, 1;
    %vpi_call 2 28 "$display", "running program..." {0 0 0};
    %wait E_0x55b45a46bed0;
    %delay 1, 0;
    %vpi_func 2 31 "$fopen" 32, "datamem.lst" {0 0 0};
    %store/vec4 v0x55b45a5c1cb0_0, 0, 32;
    %vpi_call 2 32 "$fdisplay", v0x55b45a5c1cb0_0, "%b", &A<v0x55b45a5a2ad0, 1> {0 0 0};
    %vpi_call 2 33 "$fdisplay", v0x55b45a5c1cb0_0, "%b", &A<v0x55b45a5a2ad0, 4> {0 0 0};
    %vpi_call 2 34 "$fdisplay", v0x55b45a5c1cb0_0, "%b", &A<v0x55b45a5a2ad0, 16> {0 0 0};
    %vpi_call 2 35 "$fclose", v0x55b45a5c1cb0_0 {0 0 0};
    %vpi_call 2 36 "$display", "%g\011 program finished\012", $time {0 0 0};
    %delay 8, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "./mipspipeline_tb.v";
    "././mipspipeline.v";
    "././COUNTER/counterpip.v";
    "././MUX/ALUAltSrcMUX/alualtsrcmux.v";
    "././ALUCtrl/aluctrl.v";
    "././MUX/ALUForwardingMUX/aluforwardingmux.v";
    "././ALU/alu.v";
    "././MUX/ALUSrcMUX/alusrcmux.v";
    "././BranchCtrl/branchctrl.v";
    "././MUX/CtrlSigMUX/ctrlsigmux.v";
    "././CtrlUnit/ctrlunit.v";
    "././SRAM/sram.v";
    "././PipRegs/exmemreg.v";
    "./PipRegs/memreg.v";
    "./PipRegs/wbreg.v";
    "././SignedExtend/signedextend.v";
    "././ForwardingUnit/forwardingunit.v";
    "././HazardDetectionUnit/hazarddetectionunit.v";
    "././PipRegs/idexreg.v";
    "./PipRegs/exreg.v";
    "././PipRegs/ifidreg.v";
    "././MUX/MemDataMUX/memdatamux.v";
    "././PipRegs/memwbreg.v";
    "././MUX/PCAddrMUX/pcaddrmux.v";
    "././MUX/RegDstMUX/regdstmux.v";
    "././RegFile/regfile.v";
    "././MUX/RegSrcMUX/regsrcmux.v";
    "././Unstalling/unstallingunit.v";
