verilog work "netgen/par/MEMORIA_timesim.v"
vhdl work "Simulacion.vhd"
