// Seed: 1465572920
module module_0 (
    id_1
);
  output wire id_1;
  wand id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    input tri id_6,
    output wand id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    output wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    output wor id_16,
    output tri1 id_17,
    input wire id_18,
    output wor id_19,
    output supply0 id_20,
    input supply1 id_21,
    input wand id_22,
    input supply1 id_23,
    output supply0 id_24,
    output supply1 id_25,
    output tri id_26,
    input wor id_27
    , id_36,
    output tri1 id_28,
    input tri id_29,
    output wand id_30,
    output supply1 id_31,
    input wand id_32,
    input wire id_33,
    input wand id_34
);
  assign id_13 = 1 ? 1 == 1 : 1;
  module_0(
      id_36
  );
endmodule
