\doxysection{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___bank1___type_def}{}\label{struct_f_s_m_c___bank1___type_def}\index{FSMC\_Bank1\_TypeDef@{FSMC\_Bank1\_TypeDef}}


Flexible Static Memory Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank1___type_def_a6d3aefd66a99e71ae4a22444a507a720}{BTCR}} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_f_s_m_c___bank1___type_def_a6d3aefd66a99e71ae4a22444a507a720}\label{struct_f_s_m_c___bank1___type_def_a6d3aefd66a99e71ae4a22444a507a720} 
\index{FSMC\_Bank1\_TypeDef@{FSMC\_Bank1\_TypeDef}!BTCR@{BTCR}}
\index{BTCR@{BTCR}!FSMC\_Bank1\_TypeDef@{FSMC\_Bank1\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BTCR}{BTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def\+::\+BTCR\mbox{[}8\mbox{]}}

NOR/\+PSRAM chip-\/select control register(\+BCR) and chip-\/select timing register(\+BTR), Address offset\+: 0x00-\/1C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
