11:23:12 DEBUG : Logs will be stored at 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/IDE.log'.
11:23:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\temp_xsdb_launch_script.tcl
11:23:35 INFO  : Registering command handlers for Vitis TCF services
11:23:39 INFO  : Platform repository initialization has completed.
11:23:43 INFO  : XSCT server has started successfully.
11:23:48 INFO  : Successfully done setting XSCT server connection channel  
11:23:48 INFO  : plnx-install-location is set to ''
11:23:48 INFO  : Successfully done query RDI_DATADIR 
11:23:48 INFO  : Successfully done setting workspace for the tool. 
11:26:29 INFO  : Result from executing command 'getProjects': zynq_ejemplo_wrapper
11:26:29 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:26:31 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:26:32 INFO  : Platform 'zynq_ejemplo_wrapper' is added to custom repositories.
11:26:49 INFO  : Platform 'zynq_ejemplo_wrapper' is added to custom repositories.
11:27:54 INFO  : Result from executing command 'getProjects': zynq_ejemplo_wrapper
11:27:54 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/programas/vivado/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm;zynq_ejemplo_wrapper|D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/zynq_ejemplo_wrapper.xpfm
11:27:55 INFO  : Checking for BSP changes to sync application flags for project 'processor_pherificals'...
11:28:17 INFO  : Checking for BSP changes to sync application flags for project 'processor_pherificals'...
11:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
11:28:37 INFO  : 'jtag frequency' command is executed.
11:28:39 INFO  : Context for 'APU' is selected.
11:28:39 INFO  : System reset is completed.
11:28:42 INFO  : 'after 3000' command is executed.
11:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
11:28:46 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/bitstream/zynq_ejemplo_wrapper.bit"
11:28:46 INFO  : Context for 'APU' is selected.
11:28:46 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
11:28:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:46 INFO  : Context for 'APU' is selected.
11:28:46 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/psinit/ps7_init.tcl' is done.
11:28:47 INFO  : 'ps7_init' command is executed.
11:28:47 INFO  : 'ps7_post_config' command is executed.
11:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:47 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/Debug/processor_pherificals.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/Debug/processor_pherificals.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:47 INFO  : 'con' command is executed.
11:28:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:47 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\processor_pherificals_system\_ide\scripts\systemdebugger_processor_pherificals_system_standalone.tcl'
11:29:00 ERROR : (XRT Server)D:/programas/vivado/Vitis/2023.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:29:10 INFO  : Disconnected from the channel tcfchan#2.
11:29:59 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
11:30:02 INFO  : 'jtag frequency' command is executed.
11:30:02 INFO  : Context for 'APU' is selected.
11:30:03 INFO  : System reset is completed.
11:30:06 INFO  : 'after 3000' command is executed.
11:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
11:30:07 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/bitstream/zynq_ejemplo_wrapper.bit"
11:30:07 INFO  : Context for 'APU' is selected.
11:30:07 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
11:30:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:07 INFO  : Context for 'APU' is selected.
11:30:07 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/psinit/ps7_init.tcl' is done.
11:30:07 INFO  : 'ps7_init' command is executed.
11:30:07 INFO  : 'ps7_post_config' command is executed.
11:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:08 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/Debug/processor_pherificals.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/Debug/processor_pherificals.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:08 INFO  : 'con' command is executed.
11:30:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:08 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\processor_pherificals_system\_ide\scripts\systemdebugger_processor_pherificals_system_1_standalone.tcl'
11:30:11 INFO  : Disconnected from the channel tcfchan#3.
11:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
11:30:18 INFO  : 'jtag frequency' command is executed.
11:30:18 INFO  : Context for 'APU' is selected.
11:30:18 INFO  : System reset is completed.
11:30:21 INFO  : 'after 3000' command is executed.
11:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
11:30:22 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/bitstream/zynq_ejemplo_wrapper.bit"
11:30:22 INFO  : Context for 'APU' is selected.
11:30:22 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
11:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:22 INFO  : Context for 'APU' is selected.
11:30:22 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/psinit/ps7_init.tcl' is done.
11:30:23 INFO  : 'ps7_init' command is executed.
11:30:23 INFO  : 'ps7_post_config' command is executed.
11:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:23 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/Debug/processor_pherificals.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/Debug/processor_pherificals.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:23 INFO  : 'con' command is executed.
11:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:23 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\processor_pherificals_system\_ide\scripts\systemdebugger_processor_pherificals_system_standalone.tcl'
11:41:20 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
11:47:06 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
11:53:02 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
11:53:29 INFO  : Disconnected from the channel tcfchan#4.
11:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
11:53:30 INFO  : 'jtag frequency' command is executed.
11:53:30 INFO  : Context for 'APU' is selected.
11:53:31 INFO  : System reset is completed.
11:53:34 INFO  : 'after 3000' command is executed.
11:53:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
11:53:43 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
11:53:43 INFO  : Context for 'APU' is selected.
11:53:43 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
11:53:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:43 INFO  : Context for 'APU' is selected.
11:53:43 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
11:53:44 INFO  : 'ps7_init' command is executed.
11:53:44 INFO  : 'ps7_post_config' command is executed.
11:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:44 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:44 INFO  : 'con' command is executed.
11:53:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:44 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_standalone.tcl'
11:54:23 INFO  : Disconnected from the channel tcfchan#6.
11:54:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:54:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
11:54:53 INFO  : 'jtag frequency' command is executed.
11:54:53 INFO  : Context for 'APU' is selected.
11:54:53 INFO  : System reset is completed.
11:54:56 INFO  : 'after 3000' command is executed.
11:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
11:54:57 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
11:54:57 INFO  : Context for 'APU' is selected.
11:54:57 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
11:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:57 INFO  : Context for 'APU' is selected.
11:54:57 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
11:54:58 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
11:54:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:54:58 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
11:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
11:55:05 INFO  : 'jtag frequency' command is executed.
11:55:05 INFO  : Context for 'APU' is selected.
11:55:05 INFO  : System reset is completed.
11:55:08 INFO  : 'after 3000' command is executed.
11:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
11:55:09 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
11:55:10 INFO  : Context for 'APU' is selected.
11:55:10 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
11:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:10 INFO  : Context for 'APU' is selected.
11:55:10 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
11:55:10 INFO  : 'ps7_init' command is executed.
11:55:10 INFO  : 'ps7_post_config' command is executed.
11:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:10 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:10 INFO  : 'con' command is executed.
11:55:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:55:10 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_3_standalone.tcl'
11:58:11 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
11:58:49 INFO  : Disconnected from the channel tcfchan#7.
11:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:58:59 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
11:59:11 INFO  : 'jtag frequency' command is executed.
11:59:11 INFO  : Context for 'APU' is selected.
11:59:11 INFO  : System reset is completed.
11:59:14 INFO  : 'after 3000' command is executed.
11:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
11:59:15 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
11:59:15 INFO  : Context for 'APU' is selected.
11:59:15 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
11:59:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:15 INFO  : Context for 'APU' is selected.
11:59:15 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
11:59:16 INFO  : 'ps7_init' command is executed.
11:59:16 INFO  : 'ps7_post_config' command is executed.
11:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:16 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:16 INFO  : 'con' command is executed.
11:59:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:59:16 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_4_standalone.tcl'
12:00:01 ERROR : (XRT Server)D:/programas/vivado/Vitis/2023.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

12:01:01 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
12:01:05 INFO  : Disconnected from the channel tcfchan#9.
12:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:01:15 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:01:25 INFO  : 'jtag frequency' command is executed.
12:01:25 INFO  : Context for 'APU' is selected.
12:01:25 INFO  : System reset is completed.
12:01:28 INFO  : 'after 3000' command is executed.
12:01:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:01:30 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:01:30 INFO  : Context for 'APU' is selected.
12:01:30 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:30 INFO  : Context for 'APU' is selected.
12:01:30 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:01:30 INFO  : 'ps7_init' command is executed.
12:01:30 INFO  : 'ps7_post_config' command is executed.
12:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:31 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:31 INFO  : 'con' command is executed.
12:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:01:31 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_6_standalone.tcl'
12:13:33 ERROR : (XRT Server)D:/programas/vivado/Vitis/2023.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

12:14:32 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
12:14:42 INFO  : Disconnected from the channel tcfchan#10.
12:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:14:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:15:20 INFO  : 'jtag frequency' command is executed.
12:15:20 INFO  : Context for 'APU' is selected.
12:15:20 INFO  : System reset is completed.
12:15:23 INFO  : 'after 3000' command is executed.
12:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:15:25 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:15:25 INFO  : Context for 'APU' is selected.
12:15:25 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:25 INFO  : Context for 'APU' is selected.
12:15:25 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:15:25 INFO  : 'ps7_init' command is executed.
12:15:26 INFO  : 'ps7_post_config' command is executed.
12:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:26 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:26 INFO  : 'con' command is executed.
12:15:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:15:26 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_7_standalone.tcl'
12:15:59 ERROR : (XRT Server)D:/programas/vivado/Vitis/2023.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

12:16:58 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
12:17:14 INFO  : Disconnected from the channel tcfchan#11.
12:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:17:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:17:34 INFO  : 'jtag frequency' command is executed.
12:17:34 INFO  : Context for 'APU' is selected.
12:17:34 INFO  : System reset is completed.
12:17:37 INFO  : 'after 3000' command is executed.
12:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:17:38 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:17:38 INFO  : Context for 'APU' is selected.
12:17:38 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:17:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:38 INFO  : Context for 'APU' is selected.
12:17:38 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:17:39 INFO  : 'ps7_init' command is executed.
12:17:39 INFO  : 'ps7_post_config' command is executed.
12:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:39 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:40 INFO  : 'con' command is executed.
12:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:17:40 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_8_standalone.tcl'
12:18:01 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
12:18:29 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
12:18:49 ERROR : (XRT Server)D:/programas/vivado/Vitis/2023.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

12:19:48 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
12:21:13 INFO  : Disconnected from the channel tcfchan#12.
12:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:21:14 INFO  : 'jtag frequency' command is executed.
12:21:14 INFO  : Context for 'APU' is selected.
12:21:14 INFO  : System reset is completed.
12:21:17 INFO  : 'after 3000' command is executed.
12:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:21:19 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:21:19 INFO  : Context for 'APU' is selected.
12:21:19 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:19 INFO  : Context for 'APU' is selected.
12:21:19 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:21:19 INFO  : 'ps7_init' command is executed.
12:21:19 INFO  : 'ps7_post_config' command is executed.
12:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:19 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:20 INFO  : 'con' command is executed.
12:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:21:20 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_9_standalone.tcl'
12:29:33 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
12:32:05 INFO  : Disconnected from the channel tcfchan#15.
12:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:32:08 INFO  : 'jtag frequency' command is executed.
12:32:08 INFO  : Context for 'APU' is selected.
12:32:08 INFO  : System reset is completed.
12:32:11 INFO  : 'after 3000' command is executed.
12:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:32:13 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:32:13 INFO  : Context for 'APU' is selected.
12:32:13 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:13 INFO  : Context for 'APU' is selected.
12:32:13 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:32:13 INFO  : 'ps7_init' command is executed.
12:32:13 INFO  : 'ps7_post_config' command is executed.
12:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:14 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:14 INFO  : 'con' command is executed.
12:32:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:14 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_10_standalone.tcl'
12:35:08 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
12:35:42 INFO  : Disconnected from the channel tcfchan#17.
12:35:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:35:43 INFO  : 'jtag frequency' command is executed.
12:35:43 INFO  : Context for 'APU' is selected.
12:35:44 INFO  : System reset is completed.
12:35:47 INFO  : 'after 3000' command is executed.
12:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:35:48 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:35:48 INFO  : Context for 'APU' is selected.
12:35:48 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:48 INFO  : Context for 'APU' is selected.
12:35:48 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:35:48 INFO  : 'ps7_init' command is executed.
12:35:48 INFO  : 'ps7_post_config' command is executed.
12:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:49 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:49 INFO  : 'con' command is executed.
12:35:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:35:49 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_standalone.tcl'
12:37:38 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
12:38:41 INFO  : Disconnected from the channel tcfchan#19.
12:38:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:38:42 INFO  : 'jtag frequency' command is executed.
12:38:42 INFO  : Context for 'APU' is selected.
12:38:42 INFO  : System reset is completed.
12:38:45 INFO  : 'after 3000' command is executed.
12:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:38:46 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:38:46 INFO  : Context for 'APU' is selected.
12:38:46 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:46 INFO  : Context for 'APU' is selected.
12:38:46 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:38:47 INFO  : 'ps7_init' command is executed.
12:38:47 INFO  : 'ps7_post_config' command is executed.
12:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:47 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:47 INFO  : 'con' command is executed.
12:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:47 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_standalone.tcl'
12:39:49 INFO  : Disconnected from the channel tcfchan#21.
12:39:50 ERROR : (XRT Server)D:/programas/vivado/Vitis/2023.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

12:40:49 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
12:40:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:40:52 INFO  : 'jtag frequency' command is executed.
12:40:52 INFO  : Context for 'APU' is selected.
12:40:52 INFO  : System reset is completed.
12:40:55 INFO  : 'after 3000' command is executed.
12:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:40:57 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:40:57 INFO  : Context for 'APU' is selected.
12:40:57 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:40:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:57 INFO  : Context for 'APU' is selected.
12:40:57 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:40:57 INFO  : 'ps7_init' command is executed.
12:40:57 INFO  : 'ps7_post_config' command is executed.
12:40:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:58 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:58 INFO  : 'con' command is executed.
12:40:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:58 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_standalone.tcl'
12:46:47 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
12:47:43 INFO  : Disconnected from the channel tcfchan#22.
12:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:47:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:48:02 INFO  : 'jtag frequency' command is executed.
12:48:02 INFO  : Context for 'APU' is selected.
12:48:02 INFO  : System reset is completed.
12:48:05 INFO  : 'after 3000' command is executed.
12:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:48:07 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:48:07 INFO  : Context for 'APU' is selected.
12:48:07 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:07 INFO  : Context for 'APU' is selected.
12:48:07 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:48:07 INFO  : 'ps7_init' command is executed.
12:48:07 INFO  : 'ps7_post_config' command is executed.
12:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:07 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:08 INFO  : 'con' command is executed.
12:48:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:08 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_2_standalone.tcl'
12:48:28 INFO  : Disconnected from the channel tcfchan#24.
12:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:48:29 INFO  : 'jtag frequency' command is executed.
12:48:29 INFO  : Context for 'APU' is selected.
12:48:29 INFO  : System reset is completed.
12:48:32 INFO  : 'after 3000' command is executed.
12:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:48:33 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:48:33 INFO  : Context for 'APU' is selected.
12:48:33 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:48:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:33 INFO  : Context for 'APU' is selected.
12:48:33 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:48:34 INFO  : 'ps7_init' command is executed.
12:48:34 INFO  : 'ps7_post_config' command is executed.
12:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:34 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:34 INFO  : 'con' command is executed.
12:48:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:34 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_3_standalone.tcl'
12:50:23 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
12:50:40 INFO  : Disconnected from the channel tcfchan#25.
12:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:50:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:50:57 INFO  : 'jtag frequency' command is executed.
12:50:57 INFO  : Context for 'APU' is selected.
12:50:57 INFO  : System reset is completed.
12:51:00 INFO  : 'after 3000' command is executed.
12:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:51:01 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:51:02 INFO  : Context for 'APU' is selected.
12:51:02 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:02 INFO  : Context for 'APU' is selected.
12:51:02 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:51:02 INFO  : 'ps7_init' command is executed.
12:51:02 INFO  : 'ps7_post_config' command is executed.
12:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:02 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
----------------End of Script----------------

12:51:02 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:51:09 INFO  : 'jtag frequency' command is executed.
12:51:09 INFO  : Context for 'APU' is selected.
12:51:09 INFO  : System reset is completed.
12:51:12 INFO  : 'after 3000' command is executed.
12:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:51:13 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:51:13 INFO  : Context for 'APU' is selected.
12:51:13 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:51:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:13 INFO  : Context for 'APU' is selected.
12:51:13 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:51:14 INFO  : 'ps7_init' command is executed.
12:51:14 INFO  : 'ps7_post_config' command is executed.
12:51:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:14 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:51:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
----------------End of Script----------------

12:51:14 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:51:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:51:27 INFO  : 'jtag frequency' command is executed.
12:51:27 INFO  : Context for 'APU' is selected.
12:51:27 INFO  : System reset is completed.
12:51:30 INFO  : 'after 3000' command is executed.
12:51:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:51:32 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:51:32 INFO  : Context for 'APU' is selected.
12:51:32 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:51:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:32 INFO  : Context for 'APU' is selected.
12:51:32 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:51:32 INFO  : 'ps7_init' command is executed.
12:51:32 INFO  : 'ps7_post_config' command is executed.
12:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:33 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
----------------End of Script----------------

12:51:33 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:52:15 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
12:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:52:31 INFO  : 'jtag frequency' command is executed.
12:52:31 INFO  : Context for 'APU' is selected.
12:52:31 INFO  : System reset is completed.
12:52:34 INFO  : 'after 3000' command is executed.
12:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:52:35 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:52:35 INFO  : Context for 'APU' is selected.
12:52:35 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:35 INFO  : Context for 'APU' is selected.
12:52:35 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:52:36 INFO  : 'ps7_init' command is executed.
12:52:36 INFO  : 'ps7_post_config' command is executed.
12:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:36 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:52:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
----------------End of Script----------------

12:52:36 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:53:44 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
12:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:53:59 INFO  : 'jtag frequency' command is executed.
12:53:59 INFO  : Context for 'APU' is selected.
12:53:59 INFO  : System reset is completed.
12:54:02 INFO  : 'after 3000' command is executed.
12:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:54:04 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:54:04 INFO  : Context for 'APU' is selected.
12:54:04 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:04 INFO  : Context for 'APU' is selected.
12:54:04 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:54:04 INFO  : 'ps7_init' command is executed.
12:54:04 INFO  : 'ps7_post_config' command is executed.
12:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:04 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
----------------End of Script----------------

12:54:04 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:54:22 INFO  : 'jtag frequency' command is executed.
12:54:23 INFO  : Context for 'APU' is selected.
12:54:24 INFO  : System reset is completed.
12:54:27 INFO  : 'after 3000' command is executed.
12:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:54:30 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:54:30 INFO  : Context for 'APU' is selected.
12:54:30 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:30 INFO  : Context for 'APU' is selected.
12:54:30 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
12:54:30 INFO  : 'ps7_init' command is executed.
12:54:30 INFO  : 'ps7_post_config' command is executed.
12:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:30 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:54:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
----------------End of Script----------------

12:54:30 ERROR : Memory write error at 0x10D000. MMU section translation fault
12:54:39 INFO  : Checking for BSP changes to sync application flags for project 'processor_pherificals'...
12:54:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
12:54:53 INFO  : 'jtag frequency' command is executed.
12:54:53 INFO  : Context for 'APU' is selected.
12:54:53 INFO  : System reset is completed.
12:54:56 INFO  : 'after 3000' command is executed.
12:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
12:54:57 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/bitstream/zynq_ejemplo_wrapper.bit"
12:54:57 INFO  : Context for 'APU' is selected.
12:54:57 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
12:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:58 INFO  : Context for 'APU' is selected.
12:54:58 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/psinit/ps7_init.tcl' is done.
12:54:58 INFO  : 'ps7_init' command is executed.
12:54:58 INFO  : 'ps7_post_config' command is executed.
12:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:58 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/Debug/processor_pherificals.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/Debug/processor_pherificals.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:58 INFO  : 'con' command is executed.
12:54:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:54:58 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\processor_pherificals_system\_ide\scripts\systemdebugger_processor_pherificals_system_standalone.tcl'
13:43:26 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
13:44:04 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
13:47:12 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
13:47:25 INFO  : Disconnected from the channel tcfchan#27.
13:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:47:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
13:47:43 INFO  : 'jtag frequency' command is executed.
13:47:43 INFO  : Context for 'APU' is selected.
13:47:44 INFO  : System reset is completed.
13:47:47 INFO  : 'after 3000' command is executed.
13:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
13:47:48 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
13:47:48 INFO  : Context for 'APU' is selected.
13:47:48 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
13:47:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:48 INFO  : Context for 'APU' is selected.
13:47:48 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
13:47:48 INFO  : 'ps7_init' command is executed.
13:47:48 INFO  : 'ps7_post_config' command is executed.
13:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:49 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:49 INFO  : 'con' command is executed.
13:47:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:47:49 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_10_standalone.tcl'
13:48:19 ERROR : (XRT Server)D:/programas/vivado/Vitis/2023.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

13:49:18 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
13:51:46 INFO  : Disconnected from the channel tcfchan#32.
13:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:51:56 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:52:08 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
13:52:30 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
13:53:39 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
13:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
13:54:00 INFO  : 'jtag frequency' command is executed.
13:54:00 INFO  : Context for 'APU' is selected.
13:54:01 INFO  : System reset is completed.
13:54:04 INFO  : 'after 3000' command is executed.
13:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
13:54:05 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
13:54:05 INFO  : Context for 'APU' is selected.
13:54:05 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
13:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:05 INFO  : Context for 'APU' is selected.
13:54:05 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
13:54:05 INFO  : 'ps7_init' command is executed.
13:54:05 INFO  : 'ps7_post_config' command is executed.
13:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:06 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:06 INFO  : 'con' command is executed.
13:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:54:06 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_12_standalone.tcl'
13:57:39 INFO  : Disconnected from the channel tcfchan#33.
13:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:57:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
13:57:58 INFO  : 'jtag frequency' command is executed.
13:57:58 INFO  : Context for 'APU' is selected.
13:57:58 INFO  : System reset is completed.
13:58:01 INFO  : 'after 3000' command is executed.
13:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
13:58:02 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
13:58:02 INFO  : Context for 'APU' is selected.
13:58:02 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
13:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:02 INFO  : Context for 'APU' is selected.
13:58:02 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
13:58:03 INFO  : 'ps7_init' command is executed.
13:58:03 INFO  : 'ps7_post_config' command is executed.
13:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:03 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:03 INFO  : 'con' command is executed.
13:58:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:58:03 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_14_standalone.tcl'
14:10:47 INFO  : Disconnected from the channel tcfchan#35.
14:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
14:10:49 INFO  : 'jtag frequency' command is executed.
14:10:49 INFO  : Context for 'APU' is selected.
14:10:49 INFO  : System reset is completed.
14:10:52 INFO  : 'after 3000' command is executed.
14:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
14:10:53 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
14:10:53 INFO  : Context for 'APU' is selected.
14:10:53 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
14:10:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:53 INFO  : Context for 'APU' is selected.
14:10:53 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
14:10:54 INFO  : 'ps7_init' command is executed.
14:10:54 INFO  : 'ps7_post_config' command is executed.
14:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:54 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:54 INFO  : 'con' command is executed.
14:10:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:10:54 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_15_standalone.tcl'
15:25:50 INFO  : Disconnected from the channel tcfchan#36.
15:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:26:00 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
15:26:09 INFO  : 'jtag frequency' command is executed.
15:26:09 INFO  : Context for 'APU' is selected.
15:26:09 INFO  : System reset is completed.
15:26:12 INFO  : 'after 3000' command is executed.
15:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
15:26:14 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
15:26:14 INFO  : Context for 'APU' is selected.
15:26:14 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
15:26:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:14 INFO  : Context for 'APU' is selected.
15:26:14 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
15:26:14 INFO  : 'ps7_init' command is executed.
15:26:14 INFO  : 'ps7_post_config' command is executed.
15:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:14 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:15 INFO  : 'con' command is executed.
15:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:15 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_standalone.tcl'
15:27:07 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
15:27:27 INFO  : 'jtag frequency' command is executed.
15:27:27 INFO  : Context for 'APU' is selected.
15:27:27 INFO  : System reset is completed.
15:27:30 INFO  : 'after 3000' command is executed.
15:27:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
15:27:31 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
15:27:31 INFO  : Context for 'APU' is selected.
15:27:31 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
15:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:31 INFO  : Context for 'APU' is selected.
15:27:31 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
15:27:32 INFO  : 'ps7_init' command is executed.
15:27:32 INFO  : 'ps7_post_config' command is executed.
15:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:32 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:32 INFO  : 'con' command is executed.
15:27:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:32 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_1_standalone.tcl'
15:32:15 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:33:55 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:34:09 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:38:11 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:38:23 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:38:41 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:40:11 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
15:40:36 INFO  : 'jtag frequency' command is executed.
15:40:36 INFO  : Context for 'APU' is selected.
15:40:36 INFO  : System reset is completed.
15:40:39 INFO  : 'after 3000' command is executed.
15:40:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
15:40:40 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
15:40:41 INFO  : Context for 'APU' is selected.
15:40:41 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
15:40:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:41 INFO  : Context for 'APU' is selected.
15:40:41 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
15:40:41 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
15:40:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:40:41 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
15:40:47 INFO  : Disconnected from the channel tcfchan#37.
15:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
15:40:49 INFO  : 'jtag frequency' command is executed.
15:40:49 INFO  : Context for 'APU' is selected.
15:40:49 INFO  : System reset is completed.
15:40:52 INFO  : 'after 3000' command is executed.
15:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
15:40:53 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
15:40:53 INFO  : Context for 'APU' is selected.
15:40:53 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
15:40:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:53 INFO  : Context for 'APU' is selected.
15:40:53 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
15:40:54 INFO  : 'ps7_init' command is executed.
15:40:54 INFO  : 'ps7_post_config' command is executed.
15:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:54 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:54 INFO  : 'con' command is executed.
15:40:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:54 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_3_standalone.tcl'
15:44:08 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:44:22 WARN  : channel "tcfchan#37" closed
15:44:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
15:44:23 INFO  : 'jtag frequency' command is executed.
15:44:23 INFO  : Context for 'APU' is selected.
15:44:23 INFO  : System reset is completed.
15:44:26 INFO  : 'after 3000' command is executed.
15:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
15:44:27 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
15:44:27 INFO  : Context for 'APU' is selected.
15:44:27 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
15:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:27 INFO  : Context for 'APU' is selected.
15:44:27 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
15:44:28 INFO  : 'ps7_init' command is executed.
15:44:28 INFO  : 'ps7_post_config' command is executed.
15:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:28 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:28 INFO  : 'con' command is executed.
15:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:28 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_4_standalone.tcl'
15:45:28 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:45:47 INFO  : Disconnected from the channel tcfchan#40.
15:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
15:45:48 INFO  : 'jtag frequency' command is executed.
15:45:48 INFO  : Context for 'APU' is selected.
15:45:48 INFO  : System reset is completed.
15:45:51 INFO  : 'after 3000' command is executed.
15:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
15:45:53 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
15:45:53 INFO  : Context for 'APU' is selected.
15:45:53 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
15:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:53 INFO  : Context for 'APU' is selected.
15:45:53 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
15:45:53 INFO  : 'ps7_init' command is executed.
15:45:53 INFO  : 'ps7_post_config' command is executed.
15:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:53 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:54 INFO  : 'con' command is executed.
15:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:54 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_5_standalone.tcl'
15:47:53 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:48:07 WARN  : channel "tcfchan#40" closed
15:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
15:48:09 INFO  : 'jtag frequency' command is executed.
15:48:09 INFO  : Context for 'APU' is selected.
15:48:09 INFO  : System reset is completed.
15:48:12 INFO  : 'after 3000' command is executed.
15:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
15:48:13 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
15:48:13 INFO  : Context for 'APU' is selected.
15:48:13 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
15:48:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:13 INFO  : Context for 'APU' is selected.
15:48:13 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
15:48:14 INFO  : 'ps7_init' command is executed.
15:48:14 INFO  : 'ps7_post_config' command is executed.
15:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:14 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:14 INFO  : 'con' command is executed.
15:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:14 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_6_standalone.tcl'
15:52:46 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:53:05 INFO  : Disconnected from the channel tcfchan#43.
15:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
15:53:06 INFO  : 'jtag frequency' command is executed.
15:53:06 INFO  : Context for 'APU' is selected.
15:53:06 INFO  : System reset is completed.
15:53:09 INFO  : 'after 3000' command is executed.
15:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
15:53:11 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
15:53:11 INFO  : Context for 'APU' is selected.
15:53:11 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
15:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:11 INFO  : Context for 'APU' is selected.
15:53:11 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
15:53:11 INFO  : 'ps7_init' command is executed.
15:53:11 INFO  : 'ps7_post_config' command is executed.
15:53:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:11 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:12 INFO  : 'con' command is executed.
15:53:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:12 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_7_standalone.tcl'
15:54:05 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:54:30 WARN  : channel "tcfchan#43" closed
15:54:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
15:54:31 INFO  : 'jtag frequency' command is executed.
15:54:31 INFO  : Context for 'APU' is selected.
15:54:31 INFO  : System reset is completed.
15:54:34 INFO  : 'after 3000' command is executed.
15:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
15:54:36 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
15:54:36 INFO  : Context for 'APU' is selected.
15:54:36 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
15:54:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:36 INFO  : Context for 'APU' is selected.
15:54:36 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
15:54:36 INFO  : 'ps7_init' command is executed.
15:54:36 INFO  : 'ps7_post_config' command is executed.
15:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:36 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:37 INFO  : 'con' command is executed.
15:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:37 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_8_standalone.tcl'
15:57:35 INFO  : Disconnected from the channel tcfchan#46.
15:57:38 WARN  : channel "tcfchan#46" closed
15:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:57:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:57:52 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
15:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
15:58:10 INFO  : 'jtag frequency' command is executed.
15:58:10 INFO  : Context for 'APU' is selected.
15:58:10 INFO  : System reset is completed.
15:58:13 INFO  : 'after 3000' command is executed.
15:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
15:58:14 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
15:58:14 INFO  : Context for 'APU' is selected.
15:58:14 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
15:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:14 INFO  : Context for 'APU' is selected.
15:58:14 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
15:58:15 INFO  : 'ps7_init' command is executed.
15:58:15 INFO  : 'ps7_post_config' command is executed.
15:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:15 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:15 INFO  : 'con' command is executed.
15:58:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:15 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_8_standalone.tcl'
15:59:59 INFO  : Disconnected from the channel tcfchan#48.
16:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
16:00:00 INFO  : 'jtag frequency' command is executed.
16:00:00 INFO  : Context for 'APU' is selected.
16:00:00 INFO  : System reset is completed.
16:00:03 INFO  : 'after 3000' command is executed.
16:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
16:00:05 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
16:00:05 INFO  : Context for 'APU' is selected.
16:00:05 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
16:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:05 INFO  : Context for 'APU' is selected.
16:00:05 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
16:00:05 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:00:05 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
16:00:31 INFO  : 'jtag frequency' command is executed.
16:00:31 INFO  : Context for 'APU' is selected.
16:00:31 INFO  : System reset is completed.
16:00:34 INFO  : 'after 3000' command is executed.
16:00:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
16:00:36 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
16:00:36 INFO  : Context for 'APU' is selected.
16:00:36 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
16:00:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:36 INFO  : Context for 'APU' is selected.
16:00:36 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
16:00:36 INFO  : 'ps7_init' command is executed.
16:00:36 INFO  : 'ps7_post_config' command is executed.
16:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:37 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:37 INFO  : 'con' command is executed.
16:00:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:37 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_10_standalone.tcl'
16:14:12 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
17:27:49 INFO  : Disconnected from the channel tcfchan#50.
17:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:27:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:28:04 INFO  : Checking for BSP changes to sync application flags for project 'i2c_prueba'...
17:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
17:28:36 INFO  : 'jtag frequency' command is executed.
17:28:36 INFO  : Context for 'APU' is selected.
17:28:36 INFO  : System reset is completed.
17:28:39 INFO  : 'after 3000' command is executed.
17:28:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
17:28:40 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
17:28:40 INFO  : Context for 'APU' is selected.
17:28:40 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
17:28:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:40 INFO  : Context for 'APU' is selected.
17:28:40 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
17:28:41 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
17:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:28:41 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
17:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AB0EA' is selected.
17:28:49 INFO  : 'jtag frequency' command is executed.
17:28:49 INFO  : Context for 'APU' is selected.
17:28:49 INFO  : System reset is completed.
17:28:52 INFO  : 'after 3000' command is executed.
17:28:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}' command is executed.
17:28:54 INFO  : Device configured successfully with "D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit"
17:28:54 INFO  : Context for 'APU' is selected.
17:28:54 INFO  : Hardware design and registers information is loaded from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa'.
17:28:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:54 INFO  : Context for 'APU' is selected.
17:28:54 INFO  : Sourcing of 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl' is done.
17:28:54 INFO  : 'ps7_init' command is executed.
17:28:54 INFO  : 'ps7_post_config' command is executed.
17:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:55 INFO  : The application 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AB0EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7AB0EA-13722093-0"}
fpga -file D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/bitstream/zynq_ejemplo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/hw/zynq_ejemplo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/i2c_prueba/Debug/i2c_prueba.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:55 INFO  : 'con' command is executed.
17:28:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:55 INFO  : Launch script is exported to file 'D:\Ing_electronica_unal\7_semestre\digital_electronics_2\digital-2-lab\project\vitis\i2c_prueba_system\_ide\scripts\systemdebugger_i2c_prueba_system_13_standalone.tcl'
18:41:15 INFO  : Disconnected from the channel tcfchan#52.
