# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/shift_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:18 on Mar 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/shift_reg.sv 
# -- Compiling module shift_reg
# -- Compiling module flip
# 
# Top level modules:
# 	shift_reg
# 	flip
# End time: 17:53:18 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:18 on Mar 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 17:53:18 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:18 on Mar 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:53:18 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/lab5_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:18 on Mar 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/lab5_toplevel.sv 
# -- Compiling module lab5_toplevel
# -- Compiling module ADD8
# -- Compiling module full_adder
# 
# Top level modules:
# 	lab5_toplevel
# End time: 17:53:18 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:18 on Mar 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:53:18 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:53:21 on Mar 19,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab5_toplevel
# Loading work.shift_reg
# Loading work.ADD8
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# ** Warning: (vsim-8315) C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/Control.sv(22): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/lab5_toplevel0/control_unit
# ** Warning: (vsim-8315) C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab5/Control.sv(22): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/lab5_toplevel0/control_unit
# Success!
# End time: 18:09:39 on Mar 19,2024, Elapsed time: 0:16:18
# Errors: 0, Warnings: 2
