#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  6 18:21:36 2018
# Process ID: 6872
# Current directory: C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.runs/synth_1
# Command line: vivado.exe -log vga_ctrl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_ctrl.tcl
# Log file: C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.runs/synth_1/vga_ctrl.vds
# Journal file: C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_ctrl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top vga_ctrl -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 386.477 ; gain = 99.707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_ctrl.vhd:37]
INFO: [Synth 8-3491] module 'gen_clk_wrapper' declared at 'C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/hdl/gen_clk_wrapper.vhd:14' bound to instance 'clock_unit' of component 'gen_clk_wrapper' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_ctrl.vhd:76]
INFO: [Synth 8-638] synthesizing module 'gen_clk_wrapper' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/hdl/gen_clk_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'gen_clk' declared at 'C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/synth/gen_clk.vhd:14' bound to instance 'gen_clk_i' of component 'gen_clk' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/hdl/gen_clk_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'gen_clk' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/synth/gen_clk.vhd:27]
INFO: [Synth 8-3491] module 'gen_clk_clk_wiz_0_0' declared at 'C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.runs/synth_1/.Xil/Vivado-6872-NBOOKPAGANI/realtime/gen_clk_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'gen_clk_clk_wiz_0_0' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/synth/gen_clk.vhd:53]
INFO: [Synth 8-638] synthesizing module 'gen_clk_clk_wiz_0_0' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.runs/synth_1/.Xil/Vivado-6872-NBOOKPAGANI/realtime/gen_clk_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'gen_clk' (1#1) [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/synth/gen_clk.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gen_clk_wrapper' (2#1) [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/hdl/gen_clk_wrapper.vhd:23]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_sync.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (3#1) [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_sync.vhd:26]
INFO: [Synth 8-638] synthesizing module 'gen_pixels' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/gen_pixels.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'gen_pixels' (4#1) [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/gen_pixels.vhd:28]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_ctrl.vhd:110]
INFO: [Synth 8-3491] module 'video_mem_wrapper' declared at 'C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/video_mem/hdl/video_mem_wrapper.vhd:14' bound to instance 'memoria_video' of component 'video_mem_wrapper' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_ctrl.vhd:132]
INFO: [Synth 8-638] synthesizing module 'video_mem_wrapper' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/video_mem/hdl/video_mem_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'video_mem' declared at 'C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/video_mem/synth/video_mem.vhd:14' bound to instance 'video_mem_i' of component 'video_mem' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/video_mem/hdl/video_mem_wrapper.vhd:43]
INFO: [Synth 8-638] synthesizing module 'video_mem' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/video_mem/synth/video_mem.vhd:32]
INFO: [Synth 8-3491] module 'video_mem_blk_mem_gen_0_0' declared at 'C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.runs/synth_1/.Xil/Vivado-6872-NBOOKPAGANI/realtime/video_mem_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'video_mem_blk_mem_gen_0_0' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/video_mem/synth/video_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'video_mem_blk_mem_gen_0_0' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.runs/synth_1/.Xil/Vivado-6872-NBOOKPAGANI/realtime/video_mem_blk_mem_gen_0_0_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'video_mem' (5#1) [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/video_mem/synth/video_mem.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'video_mem_wrapper' (6#1) [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/video_mem/hdl/video_mem_wrapper.vhd:28]
WARNING: [Synth 8-614] signal 'pixel_value_reg' is read in the process but is not in the sensitivity list [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_ctrl.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (7#1) [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_ctrl.vhd:37]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[9]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[8]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[7]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[6]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[5]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[4]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[3]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[2]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[1]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_x[0]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[9]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[8]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[7]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[6]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[5]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[4]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[3]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[2]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[1]
WARNING: [Synth 8-3331] design gen_pixels has unconnected port pixel_y[0]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port sw[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.586 ; gain = 154.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.586 ; gain = 154.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.586 ; gain = 154.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/video_mem/ip/video_mem_blk_mem_gen_0_0/video_mem_blk_mem_gen_0_0/video_mem_blk_mem_gen_0_0_in_context.xdc] for cell 'memoria_video/video_mem_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/video_mem/ip/video_mem_blk_mem_gen_0_0/video_mem_blk_mem_gen_0_0/video_mem_blk_mem_gen_0_0_in_context.xdc] for cell 'memoria_video/video_mem_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/ip/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0_in_context.xdc] for cell 'clock_unit/gen_clk_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/ip/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0_in_context.xdc] for cell 'clock_unit/gen_clk_i/clk_wiz_0'
Parsing XDC File [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/04PinesVGAVideoMem/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/04PinesVGAVideoMem/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/04PinesVGAVideoMem/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_ctrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_ctrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 782.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 782.000 ; gain = 495.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 782.000 ; gain = 495.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  {c:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/ip/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  {c:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/bd/gen_clk/ip/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for memoria_video/video_mem_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memoria_video/video_mem_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock_unit/gen_clk_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock_unit/gen_clk_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 782.000 ; gain = 495.230
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "h_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'pantalla_reg' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_ctrl.vhd:116]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 782.000 ; gain = 495.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gen_pixels 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'pixeles/green_reg_reg[3:0]' into 'pixeles/red_reg_reg[3:0]' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/gen_pixels.vhd:41]
INFO: [Synth 8-4471] merging register 'pixeles/blue_reg_reg[3:0]' into 'pixeles/red_reg_reg[3:0]' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/gen_pixels.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element pixeles/green_reg_reg was removed.  [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/gen_pixels.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element pixeles/blue_reg_reg was removed.  [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/gen_pixels.vhd:42]
INFO: [Synth 8-5546] ROM "vga_sync_unit/h_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_sync_unit/v_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port sw[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port sw[1]
INFO: [Synth 8-3886] merging instance 'pixeles/red_reg_reg[0]' (FDC) to 'pixeles/red_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pixeles/red_reg_reg[1]' (FDC) to 'pixeles/red_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixeles/red_reg_reg[2]' (FDC) to 'pixeles/red_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 782.000 ; gain = 495.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_unit/gen_clk_i/clk_wiz_0/clk_out1' to pin 'clock_unit/gen_clk_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 782.000 ; gain = 495.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 792.809 ; gain = 506.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 792.809 ; gain = 506.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 792.809 ; gain = 506.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 792.809 ; gain = 506.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 792.809 ; gain = 506.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 792.809 ; gain = 506.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 792.809 ; gain = 506.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 792.809 ; gain = 506.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |gen_clk_clk_wiz_0_0       |         1|
|2     |video_mem_blk_mem_gen_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |gen_clk_clk_wiz_0_0_bbox_0       |     1|
|2     |video_mem_blk_mem_gen_0_0_bbox_1 |     1|
|3     |BUFG                             |     1|
|4     |CARRY4                           |    22|
|5     |LUT1                             |     4|
|6     |LUT2                             |     7|
|7     |LUT3                             |    25|
|8     |LUT4                             |     5|
|9     |LUT5                             |    11|
|10    |LUT6                             |    13|
|11    |FDCE                             |    67|
|12    |FDRE                             |    22|
|13    |LD                               |     1|
|14    |IBUF                             |     2|
|15    |OBUF                             |    14|
+------+---------------------------------+------+

Report Instance Areas: 
+------+----------------+------------------+------+
|      |Instance        |Module            |Cells |
+------+----------------+------------------+------+
|1     |top             |                  |   197|
|2     |  clock_unit    |gen_clk_wrapper   |     2|
|3     |    gen_clk_i   |gen_clk           |     2|
|4     |  memoria_video |video_mem_wrapper |     1|
|5     |    video_mem_i |video_mem         |     1|
|6     |  pixeles       |gen_pixels        |     1|
|7     |  vga_sync_unit |vga_sync          |    64|
+------+----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 792.809 ; gain = 506.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 792.809 ; gain = 165.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 792.809 ; gain = 506.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 796.824 ; gain = 517.141
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.runs/synth_1/vga_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_ctrl_utilization_synth.rpt -pb vga_ctrl_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 796.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 18:22:21 2018...
