# IC Contest_2016
IC contest 2016 preliminary
\n/src : Verilog design
/sim : Simulation results(include RTL_simulation and Gate-level simulation)
/syn: Synthesis(timing report and area report)
