// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TLSplitInterface(	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:75:9]
  input          clock,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:75:9]
  input          reset,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:75:9]
  input          auto_arb_anon_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_arb_anon_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_arb_anon_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_arb_anon_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [4:0]   auto_arb_anon_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0]  auto_arb_anon_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [15:0]  auto_arb_anon_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [127:0] auto_arb_anon_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_arb_anon_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_arb_anon_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]   auto_arb_anon_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]   auto_arb_anon_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_arb_anon_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [4:0]   auto_arb_anon_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_arb_anon_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_arb_anon_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [127:0] auto_arb_anon_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_arb_anon_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         io_vec_load_req_ready,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  input          io_vec_load_req_valid,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  input  [39:0]  io_vec_load_req_bits_addr,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  input  [3:0]   io_vec_load_req_bits_tag,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  output         io_vec_load_resp_valid,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  output [127:0] io_vec_load_resp_bits_data,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  output [3:0]   io_vec_load_resp_bits_tag,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  output         io_vec_store_req_ready,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  input          io_vec_store_req_valid,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  input  [39:0]  io_vec_store_req_bits_addr,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  input  [127:0] io_vec_store_req_bits_data,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  input  [15:0]  io_vec_store_req_bits_mask,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  input  [3:0]   io_vec_store_req_bits_tag,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  output         io_vec_store_ack_valid,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  output [3:0]   io_vec_store_ack_bits_tag,	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
  output         io_mem_busy	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:76:16]
);

  wire         _arb_auto_anon_in_1_a_ready;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
  wire         _arb_auto_anon_in_1_d_valid;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
  wire [3:0]   _arb_auto_anon_in_1_d_bits_source;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
  wire [127:0] _arb_auto_anon_in_1_d_bits_data;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
  wire         _arb_auto_anon_in_0_a_ready;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
  wire         _arb_auto_anon_in_0_d_valid;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
  wire [3:0]   _arb_auto_anon_in_0_d_bits_source;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
  wire [127:0] _arb_auto_anon_in_0_d_bits_data;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
  wire         _writer_auto_out_a_valid;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
  wire [2:0]   _writer_auto_out_a_bits_opcode;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
  wire [3:0]   _writer_auto_out_a_bits_source;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
  wire [31:0]  _writer_auto_out_a_bits_address;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
  wire [15:0]  _writer_auto_out_a_bits_mask;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
  wire [127:0] _writer_auto_out_a_bits_data;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
  wire         _writer_io_busy;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
  wire         _reader_auto_out_a_valid;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
  wire [2:0]   _reader_auto_out_a_bits_opcode;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
  wire [3:0]   _reader_auto_out_a_bits_source;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
  wire [31:0]  _reader_auto_out_a_bits_address;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
  wire [15:0]  _reader_auto_out_a_bits_mask;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
  wire [127:0] _reader_auto_out_a_bits_data;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
  wire         _reader_io_busy;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
  TLInterface reader (	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
    .clock                   (clock),
    .reset                   (reset),
    .auto_out_a_ready        (_arb_auto_anon_in_0_a_ready),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
    .auto_out_a_valid        (_reader_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_reader_auto_out_a_bits_opcode),
    .auto_out_a_bits_source  (_reader_auto_out_a_bits_source),
    .auto_out_a_bits_address (_reader_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_reader_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_reader_auto_out_a_bits_data),
    .auto_out_d_valid        (_arb_auto_anon_in_0_d_valid),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
    .auto_out_d_bits_source  (_arb_auto_anon_in_0_d_bits_source),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
    .auto_out_d_bits_data    (_arb_auto_anon_in_0_d_bits_data),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
    .io_busy                 (_reader_io_busy),
    .io_req_ready            (io_vec_load_req_ready),
    .io_req_valid            (io_vec_load_req_valid),
    .io_req_bits_addr        (io_vec_load_req_bits_addr),
    .io_req_bits_data        (128'h0),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26, :76:16]
    .io_req_bits_mask        (16'hFFFF),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26, :76:16]
    .io_req_bits_tag         (io_vec_load_req_bits_tag),
    .io_req_bits_store       (1'h0),	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/saturn/src/main/scala/mem/TLInterface.scala:64:26, :65:26, :67:23, :76:16]
    .io_resp_valid           (io_vec_load_resp_valid),
    .io_resp_bits_data       (io_vec_load_resp_bits_data),
    .io_resp_bits_tag        (io_vec_load_resp_bits_tag)
  );
  TLInterface writer (	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
    .clock                   (clock),
    .reset                   (reset),
    .auto_out_a_ready        (_arb_auto_anon_in_1_a_ready),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
    .auto_out_a_valid        (_writer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_writer_auto_out_a_bits_opcode),
    .auto_out_a_bits_source  (_writer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_writer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_writer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_writer_auto_out_a_bits_data),
    .auto_out_d_valid        (_arb_auto_anon_in_1_d_valid),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
    .auto_out_d_bits_source  (_arb_auto_anon_in_1_d_bits_source),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
    .auto_out_d_bits_data    (_arb_auto_anon_in_1_d_bits_data),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
    .io_busy                 (_writer_io_busy),
    .io_req_ready            (io_vec_store_req_ready),
    .io_req_valid            (io_vec_store_req_valid),
    .io_req_bits_addr        (io_vec_store_req_bits_addr),
    .io_req_bits_data        (io_vec_store_req_bits_data),
    .io_req_bits_mask        (io_vec_store_req_bits_mask),
    .io_req_bits_tag         (io_vec_store_req_bits_tag),
    .io_req_bits_store       (1'h1),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26, :76:16]
    .io_resp_valid           (io_vec_store_ack_valid),
    .io_resp_bits_data       (/* unused */),
    .io_resp_bits_tag        (io_vec_store_ack_bits_tag)
  );
  TLXbar_i2_o1_a32d128s5k4z4u arb (	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:67:23]
    .clock                         (clock),
    .reset                         (reset),
    .auto_anon_in_1_a_ready        (_arb_auto_anon_in_1_a_ready),
    .auto_anon_in_1_a_valid        (_writer_auto_out_a_valid),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
    .auto_anon_in_1_a_bits_opcode  (_writer_auto_out_a_bits_opcode),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
    .auto_anon_in_1_a_bits_source  (_writer_auto_out_a_bits_source),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
    .auto_anon_in_1_a_bits_address (_writer_auto_out_a_bits_address),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
    .auto_anon_in_1_a_bits_mask    (_writer_auto_out_a_bits_mask),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
    .auto_anon_in_1_a_bits_data    (_writer_auto_out_a_bits_data),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:65:26]
    .auto_anon_in_1_d_valid        (_arb_auto_anon_in_1_d_valid),
    .auto_anon_in_1_d_bits_source  (_arb_auto_anon_in_1_d_bits_source),
    .auto_anon_in_1_d_bits_data    (_arb_auto_anon_in_1_d_bits_data),
    .auto_anon_in_0_a_ready        (_arb_auto_anon_in_0_a_ready),
    .auto_anon_in_0_a_valid        (_reader_auto_out_a_valid),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
    .auto_anon_in_0_a_bits_opcode  (_reader_auto_out_a_bits_opcode),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
    .auto_anon_in_0_a_bits_source  (_reader_auto_out_a_bits_source),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
    .auto_anon_in_0_a_bits_address (_reader_auto_out_a_bits_address),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
    .auto_anon_in_0_a_bits_mask    (_reader_auto_out_a_bits_mask),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
    .auto_anon_in_0_a_bits_data    (_reader_auto_out_a_bits_data),	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26]
    .auto_anon_in_0_d_valid        (_arb_auto_anon_in_0_d_valid),
    .auto_anon_in_0_d_bits_source  (_arb_auto_anon_in_0_d_bits_source),
    .auto_anon_in_0_d_bits_data    (_arb_auto_anon_in_0_d_bits_data),
    .auto_anon_out_a_ready         (auto_arb_anon_out_a_ready),
    .auto_anon_out_a_valid         (auto_arb_anon_out_a_valid),
    .auto_anon_out_a_bits_opcode   (auto_arb_anon_out_a_bits_opcode),
    .auto_anon_out_a_bits_size     (auto_arb_anon_out_a_bits_size),
    .auto_anon_out_a_bits_source   (auto_arb_anon_out_a_bits_source),
    .auto_anon_out_a_bits_address  (auto_arb_anon_out_a_bits_address),
    .auto_anon_out_a_bits_mask     (auto_arb_anon_out_a_bits_mask),
    .auto_anon_out_a_bits_data     (auto_arb_anon_out_a_bits_data),
    .auto_anon_out_d_ready         (auto_arb_anon_out_d_ready),
    .auto_anon_out_d_valid         (auto_arb_anon_out_d_valid),
    .auto_anon_out_d_bits_opcode   (auto_arb_anon_out_d_bits_opcode),
    .auto_anon_out_d_bits_param    (auto_arb_anon_out_d_bits_param),
    .auto_anon_out_d_bits_size     (auto_arb_anon_out_d_bits_size),
    .auto_anon_out_d_bits_source   (auto_arb_anon_out_d_bits_source),
    .auto_anon_out_d_bits_sink     (auto_arb_anon_out_d_bits_sink),
    .auto_anon_out_d_bits_denied   (auto_arb_anon_out_d_bits_denied),
    .auto_anon_out_d_bits_data     (auto_arb_anon_out_d_bits_data),
    .auto_anon_out_d_bits_corrupt  (auto_arb_anon_out_d_bits_corrupt)
  );
  assign io_mem_busy = _reader_io_busy | _writer_io_busy;	// @[generators/saturn/src/main/scala/mem/TLInterface.scala:64:26, :65:26, :75:9, :85:42]
endmodule

