example-0: 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


signed_adder(a, b, s, overflow);

// The following test case shows the signed adder for a and b = 0x80 and 0x7F
// The output s = 0x7F and the output overflow = 0

signed_adder(0x80, 0x7F, s, overflow);

// The following test case shows the signed adder for a and b = 0x80 and 0x80
// The output s = 0x80 and the output overflow = 1

signed_adder(0x80, 0x80, s, overflow);

// The following test case shows the signed adder for a and b = 0x80 and 0xFF
// The output s = 0xFF and the output overflow = 1

signed_adder(0x80, 0xFF, s, overflow);

// The following test case shows the signed adder for
================================================================
example-1: 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


signed_adder(a, b, s, overflow);

// The following test case shows the signed adder for a and b = 0x80 and 0x7F
// The output s = 0x7F and the overflow = 0

signed_adder(0x80, 0x7F, s, overflow);

// The following test case shows the signed adder for a and b = 0x80 and 0x80
// The output s = 0x80 and the overflow = 1

signed_adder(0x80, 0x80, s, overflow);

// The following test case shows the signed adder for a and b = 0x7F and 0x80
// The output s = 0x7F and the overflow = 1

signed_adder(0x7F, 0x80, s, overflow);

// The following test case shows the signed adder for
================================================================
example-2: 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


signed_adder(a, b, s, overflow);

// The following test case shows the signed adder for a and b = 0x00 and 0xFF
// The output s = 0x00 and the overflow = 0x00

signed_adder(0x00, 0xFF, 0x00, 0x00);

// The following test case shows the signed adder for a and b = 0xFF and 0x00
// The output s = 0xFF and the overflow = 0x01

signed_adder(0xFF, 0x00, 0xFF, 0x01);

// The following test case shows the signed adder for a and b = 0x00 and 0x00
// The output s = 0x00 and the overflow = 0x00

signed_adder(0x00, 0x00, 0x00, 0x00);

================================================================
example-3: 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


signed_adder(a, b, s, overflow);

// Assume a and b are unsigned numbers. 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module unsigned_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the unsigned overflow of a and b to the output overflow.
// unsigned overflow occurs if the most significant bits of a and b are high and the most significant bit of s is high
// unsigned overflow may also occur if the most significant bits of a and b are low and the most significant bit of s is low


unsigned_adder(a, b, s,
================================================================
example-4: 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


signed_adder(a, b, s, overflow);

// The following test case shows the signed adder for a and b = 0xFF and 0x00
// The output s = 0x00 and the output overflow = 0x01

signed_adder(0xFF, 0x00, s, overflow);

// The following test case shows the signed adder for a and b = 0x00 and 0xFF
// The output s = 0xFF and the output overflow = 0x01

signed_adder(0x00, 0xFF, s, overflow);

// The following test case shows the signed adder for a and b = 0xFF and 0xFF
// The output s = 0xFF and the output overflow = 0x00

signed_adder(0xFF, 0xFF, s, overflow);

// The following test case shows the signed
================================================================
