

/**
  * @brief  CC2500 Register settings
  */
#define VAL_CC2500_IOCFG2 	0x29 		
#define VAL_CC2500_IOCFG0 	0x06	

#define VAL_CC2500_FIFOTHR 	0x07

#define VAL_CC2500_PKTLEN 	0x01

#define VAL_CC2500_PKTCTRL1 0x08	
#define VAL_CC2500_PKTCTRL0 0x04	

#define VAL_CC2500_ADDR 		0x00	

#define VAL_CC2500_CHANNR 	0x00

#define VAL_CC2500_FSCTRL1 	0x0C	
#define VAL_CC2500_FSCTRL0 	0x00	

// freq set to 2.433 GHz, note f_xosc = 26MHz
#define VAL_CC2500_FREQ2 		0x5D	
#define VAL_CC2500_FREQ1 		0x94	
#define VAL_CC2500_FREQ0 		0x02	

#define VAL_CC2500_MDMCFG4 	0x0E
#define VAL_CC2500_MDMCFG3 	0x3B
#define VAL_CC2500_MDMCFG2 	0x73	
#define VAL_CC2500_MDMCFG1 	0x42	
#define VAL_CC2500_MDMCFG0 	0xF8	

#define VAL_CC2500_DEVIATN 	0x00	


#define VAL_CC2500_MCSM1 		0x02	
#define VAL_CC2500_MCSM0 		0x18	

#define VAL_CC2500_FOCCFG 	0x1D	
#define VAL_CC2500_BSCFG 		0x1C	

#define VAL_CC2500_AGCTRL2 	0xC7	 
#define VAL_CC2500_AGCTRL1 	0x40	
#define VAL_CC2500_AGCTRL0 	0xB0

#define VAL_CC2500_FREND1 	0xB6	 
#define VAL_CC2500_FREND0 	0x10	

#define VAL_CC2500_FSCAL3 	0xEA	 
#define VAL_CC2500_FSCAL2 	0x0A	
#define VAL_CC2500_FSCAL1 	0x00	 
#define VAL_CC2500_FSCAL0 	0x19	

#define VAL_CC2500_FSTEST 	0x59

#define VAL_CC2500_TEST2 		0x88	
#define VAL_CC2500_TEST1 		0x31	
#define VAL_CC2500_TEST0 		0x0B	

