;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #-127, 0
	SPL 0, <332
	SUB 12, @15
	SUB @0, @2
	SUB -504, <-120
	MOV -1, <-20
	MOV -7, <-20
	SUB 210, @20
	JMZ @12, #200
	ADD #270, <0
	SUB 12, @15
	ADD 270, 60
	SUB @-127, 100
	MOV -7, <-22
	SPL 0, <2
	SUB 270, 60
	MOV @-127, 100
	MOV @-127, 100
	JMP @12, #200
	SLT 20, @12
	SUB <0, @3
	DJN @12, #200
	SUB @121, 106
	SUB #72, @200
	SUB 270, 60
	ADD @127, 106
	SUB #72, @200
	SUB @0, @2
	ADD -30, 260
	ADD 210, 60
	SUB 12, @15
	SPL -207, @-120
	ADD #270, <0
	SUB 12, @15
	SUB @-127, 100
	SUB -207, <-120
	SLT 721, -0
	ADD 270, 60
	DJN -1, -30
	CMP -207, <-120
	SUB @0, @2
	ADD 210, 60
	MOV -1, <-20
	SUB <0, @3
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
