# Gate Sizing Algorithm
# .1 delay reduction
# .2 power reduction