
# SPDX-License-Identifier: MPL-2.0

#eda_multi ignore synth        # we don't try to synth these outside the project context, too much IP
#eda_multi ignore elab questa  # we can't elab this with Questa yet, either
#eda_multi ignore sim questa   # we can't sim this with Questa yet, either

oc_chip_harness:
        oc_chip_harness.sv
        ../oc_chip_top

oc_chip_top_test:
        --top=oc_cos_test
        +define+OC_CHIP_HARNESS_TEST
        +define+OC_BOARD_UART_BAUD={10_000_000,115_200}
        +define+OC_BOARD_FAN_COUNT=0
        +define+OC_BOARD_PCIE_DIFFREFCLK='{PcieCountSafe{2}}
        ../../../top/tests/oc_cos_test
        oc_chip_harness
