
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035018                       # Number of seconds simulated
sim_ticks                                 35018326851                       # Number of ticks simulated
final_tick                               563066787522                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 263994                       # Simulator instruction rate (inst/s)
host_op_rate                                   333080                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2798556                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902604                       # Number of bytes of host memory used
host_seconds                                 12513.00                       # Real time elapsed on the host
sim_insts                                  3303356557                       # Number of instructions simulated
sim_ops                                    4167822799                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       581760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       907136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       542208                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2036608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1398784                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1398784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4545                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7087                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4236                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15911                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10928                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10928                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16613015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25904607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15483550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58158347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51173                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58484                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             157175                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39944341                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39944341                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39944341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16613015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25904607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15483550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98102688                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83976804                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31103412                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25356396                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2077128                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13075360                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12154449                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350939                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91737                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31118895                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170902552                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31103412                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15505388                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37963441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11043407                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5102304                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15359207                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83125361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.548024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45161920     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2510983      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4703376      5.66%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4662135      5.61%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2907439      3.50%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2304265      2.77%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1445453      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1360823      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18068967     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83125361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370381                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035116                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32445102                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5044896                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36470783                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224140                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8940432                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263269                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205068902                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8940432                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34799739                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         980022                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       838412                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34295222                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3271526                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197765137                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1359696                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1001489                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277669179                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922674642                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922674642                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105964610                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35167                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9109959                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18300873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9350039                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116865                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3279916                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186413489                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148469813                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291539                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63047888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192917916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83125361                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786095                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897205                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28313019     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18105020     21.78%     55.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12004409     14.44%     70.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7845907      9.44%     79.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8257817      9.93%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994037      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3153067      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       718281      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       733804      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83125361                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925777     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176969     13.86%     86.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174210     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124197717     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1995028      1.34%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14357278      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7902884      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148469813                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.767986                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276956                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008601                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381633482                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249495514                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145068455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149746769                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       462362                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7107438                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1965                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          326                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258997                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8940432                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         505374                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88929                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186447306                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       371414                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18300873                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9350039                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69808                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          326                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297851                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155780                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453631                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146491424                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13696761                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1978389                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21412884                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773133                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7716123                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.744427                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145109580                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145068455                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92470866                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265404972                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.727482                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348414                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63318298                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2102247                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74184929                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.659763                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27978364     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20857661     28.12%     65.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8663887     11.68%     77.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322653      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4313347      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1743151      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1751789      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       936471      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3617606      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74184929                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3617606                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257015037                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381841715                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 851443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.839768                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.839768                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.190805                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.190805                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658061641                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201519170                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188351309                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83976798                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30800783                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25048514                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2054260                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13031048                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12152998                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3163637                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90718                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34051206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168203635                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30800783                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15316635                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35332184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10550578                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5131507                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16638886                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       813451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82976417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.497325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47644233     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1882341      2.27%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2476730      2.98%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3743133      4.51%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3646273      4.39%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2774933      3.34%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1650700      1.99%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2474663      2.98%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16683411     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82976417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366777                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.002977                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35186963                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5014435                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34048469                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       265300                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8461249                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5228636                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          293                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201193527                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8461249                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37037255                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1014965                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1285661                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32419649                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2757632                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195365205                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          879                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1189789                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       867732                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272101397                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    909888643                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    909888643                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169397251                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102704042                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41380                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23238                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7780900                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18099993                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9612350                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       185733                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2936744                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181631854                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146392921                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       266789                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59006671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179254626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6164                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82976417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764271                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899539                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28668039     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18291266     22.04%     56.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11744484     14.15%     70.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8078728      9.74%     80.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7568608      9.12%     89.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4025789      4.85%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2965679      3.57%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       891540      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       742284      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82976417                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         714487     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147948     14.27%     83.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174360     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121804348     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2068363      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16537      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14441445      9.86%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8062228      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146392921                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.743254                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1036799                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007082                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    377065847                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    240678597                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142270118                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147429720                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       497486                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6921324                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2185                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          869                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2447087                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          149                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8461249                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         594051                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97353                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181671097                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1174013                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18099993                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9612350                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22702                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73787                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          869                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1256156                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1160364                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2416520                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143569861                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13597322                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2823060                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21471591                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20109919                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7874269                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709637                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142307704                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142270118                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91401670                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256671689                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694160                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356103                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99208401                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121931291                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59740018                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33076                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2088092                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74515168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.636328                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28551162     38.32%     38.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21483133     28.83%     67.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7925717     10.64%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4540549      6.09%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3778763      5.07%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1832477      2.46%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1868357      2.51%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       792582      1.06%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3742428      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74515168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99208401                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121931291                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18343916                       # Number of memory references committed
system.switch_cpus1.commit.loads             11178660                       # Number of loads committed
system.switch_cpus1.commit.membars              16538                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17487613                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109904727                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2487929                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3742428                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252444049                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          371808286                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1000381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99208401                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121931291                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99208401                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846469                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846469                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181379                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181379                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       646088590                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196453007                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185887291                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33076                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83976804                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31693145                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25858575                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2110856                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13342854                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12500198                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3275193                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93062                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32811757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172152599                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31693145                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15775391                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37327690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11025570                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4646458                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15972628                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       809919                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83683201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.544057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46355511     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3044390      3.64%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4602552      5.50%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3180268      3.80%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2232550      2.67%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2180935      2.61%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1308928      1.56%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2808433      3.36%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17969634     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83683201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377404                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.050002                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33755137                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4871947                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35638672                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       520419                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8897024                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5338235                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          478                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206165443                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1254                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8897024                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35629503                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         500917                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1651980                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34246647                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2757123                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200047882                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1157951                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       935786                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280512980                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    931199247                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    931199247                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172843160                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107669807                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36039                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17231                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8184593                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18355288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9391866                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111552                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2876718                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186506113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34403                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148989046                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       295375                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62166060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190219802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83683201                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780394                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917315                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29746005     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16770131     20.04%     55.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12177240     14.55%     70.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8055038      9.63%     79.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8110186      9.69%     89.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3921393      4.69%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3459984      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       654084      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       789140      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83683201                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         810808     70.96%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162892     14.26%     85.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168851     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124629841     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1882173      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17171      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14631877      9.82%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7827984      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148989046                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.774169                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1142551                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007669                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    383099219                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    248706944                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144884875                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150131597                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       469185                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7123788                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6358                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          370                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2249507                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8897024                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         261223                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49319                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186540522                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       636671                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18355288                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9391866                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17231                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          370                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1281875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2436014                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146263676                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13682328                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2725370                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21320539                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20797751                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7638211                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741715                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144946842                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144884875                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93874193                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        266710039                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725296                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351971                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100496508                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123876593                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62664140                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2127875                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74786177                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.656410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.177071                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28428154     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21500560     28.75%     66.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8122115     10.86%     77.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4550830      6.09%     83.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3851860      5.15%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1720346      2.30%     91.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1651196      2.21%     93.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1125961      1.51%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3835155      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74786177                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100496508                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123876593                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18373859                       # Number of memory references committed
system.switch_cpus2.commit.loads             11231500                       # Number of loads committed
system.switch_cpus2.commit.membars              17172                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17973275                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111520825                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2562174                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3835155                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257491755                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381984122                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 293603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100496508                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123876593                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100496508                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.835619                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.835619                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.196717                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.196717                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       656891827                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201497292                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      189525156                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34344                       # number of misc regfile writes
system.l2.replacements                          15913                       # number of replacements
system.l2.tagsinuse                      32767.984165                       # Cycle average of tags in use
system.l2.total_refs                          1279260                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48681                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.278425                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1394.048780                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.251931                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2264.713819                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.992882                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3500.074147                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.805795                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2097.930794                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7676.562029                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10049.120420                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5743.483569                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.042543                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000404                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.069114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000397                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.106814                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064024                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.234270                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.306675                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.175277                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        34305                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        44743                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28987                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  108035                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43305                       # number of Writeback hits
system.l2.Writeback_hits::total                 43305                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        34305                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        44743                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28987                       # number of demand (read+write) hits
system.l2.demand_hits::total                   108035                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        34305                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        44743                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28987                       # number of overall hits
system.l2.overall_hits::total                  108035                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4545                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7084                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4236                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15908                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4545                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7087                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4236                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15911                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4545                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7087                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4236                       # number of overall misses
system.l2.overall_misses::total                 15911                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       717036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    256693644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       663076                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    376603038                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       763459                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    234014319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       869454572                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       170419                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        170419                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       717036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    256693644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       663076                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    376773457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       763459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    234014319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        869624991                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       717036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    256693644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       663076                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    376773457                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       763459                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    234014319                       # number of overall miss cycles
system.l2.overall_miss_latency::total       869624991                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33223                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              123943                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43305                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43305                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38850                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51830                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123946                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38850                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51830                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123946                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.116988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.136686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.127502                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128349                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.116988                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.136735                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.127502                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128370                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.116988                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.136735                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.127502                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128370                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51216.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56478.249505                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51005.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53162.484190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47716.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55244.173513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54655.178024                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 56806.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56806.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51216.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56478.249505                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51005.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53164.026669                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47716.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55244.173513                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54655.583621                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51216.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56478.249505                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51005.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53164.026669                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47716.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55244.173513                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54655.583621                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10928                       # number of writebacks
system.l2.writebacks::total                     10928                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4545                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7084                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4236                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15908                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15911                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15911                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       637126                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    230500324                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       589801                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    335390392                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       668403                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    209513057                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    777299103                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       151878                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       151878                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       637126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    230500324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       589801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    335542270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       668403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    209513057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    777450981                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       637126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    230500324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       589801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    335542270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       668403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    209513057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    777450981                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.136686                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.127502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128349                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.116988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.136735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.127502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128370                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.116988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.136735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.127502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128370                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        45509                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50715.142794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45369.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47344.775833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41775.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49460.117328                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48862.151308                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        50626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        50626                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        45509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50715.142794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45369.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47346.164809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41775.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49460.117328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48862.483879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        45509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50715.142794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45369.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47346.164809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41775.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49460.117328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48862.483879                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996370                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015366840                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193016.933045                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996370                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15359191                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15359191                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15359191                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15359191                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15359191                       # number of overall hits
system.cpu0.icache.overall_hits::total       15359191                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       916775                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       916775                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       916775                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       916775                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       916775                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       916775                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15359207                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15359207                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15359207                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15359207                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15359207                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15359207                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57298.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57298.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57298.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57298.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57298.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57298.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       753376                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       753376                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       753376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       753376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       753376                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       753376                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53812.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53812.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53812.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53812.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53812.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53812.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38850                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169192023                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39106                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.497801                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.596953                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.403047                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904676                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095324                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10450147                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10450147                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17507924                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17507924                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17507924                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17507924                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101068                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101068                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101068                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101068                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101068                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101068                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3089194771                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3089194771                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3089194771                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3089194771                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3089194771                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3089194771                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10551215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10551215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17608992                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17608992                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17608992                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17608992                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009579                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009579                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005740                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005740                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005740                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005740                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30565.508084                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30565.508084                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30565.508084                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30565.508084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30565.508084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30565.508084                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9311                       # number of writebacks
system.cpu0.dcache.writebacks::total             9311                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62218                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62218                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62218                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62218                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62218                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62218                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38850                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38850                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38850                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38850                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    502106726                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    502106726                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502106726                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502106726                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502106726                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502106726                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12924.240051                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12924.240051                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12924.240051                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12924.240051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12924.240051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12924.240051                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996435                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016904253                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050210.187500                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996435                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16638866                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16638866                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16638866                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16638866                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16638866                       # number of overall hits
system.cpu1.icache.overall_hits::total       16638866                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1094293                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1094293                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1094293                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1094293                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1094293                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1094293                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16638886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16638886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16638886                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16638886                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16638886                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16638886                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54714.650000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54714.650000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54714.650000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54714.650000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54714.650000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54714.650000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       677416                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       677416                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       677416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       677416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       677416                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       677416                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52108.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52108.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52108.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52108.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52108.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52108.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51830                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173517906                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52086                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3331.373229                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.303363                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.696637                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911341                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088659                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10342767                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10342767                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7128253                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7128253                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17459                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17459                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16538                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16538                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17471020                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17471020                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17471020                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17471020                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       131532                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       131532                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2926                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2926                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134458                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134458                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134458                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134458                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4035593351                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4035593351                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    167307661                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    167307661                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4202901012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4202901012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4202901012                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4202901012                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10474299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10474299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7131179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7131179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16538                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16538                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17605478                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17605478                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17605478                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17605478                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012558                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012558                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000410                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000410                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007637                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007637                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007637                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007637                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30681.456611                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30681.456611                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 57179.651743                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57179.651743                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31258.095554                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31258.095554                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31258.095554                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31258.095554                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       605744                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 46595.692308                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24189                       # number of writebacks
system.cpu1.dcache.writebacks::total            24189                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79705                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79705                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2923                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2923                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82628                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82628                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51827                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51827                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51830                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51830                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51830                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51830                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    771483228                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    771483228                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       202089                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       202089                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    771685317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    771685317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    771685317                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    771685317                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14885.739634                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14885.739634                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        67363                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        67363                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14888.777098                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14888.777098                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14888.777098                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14888.777098                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996049                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019374134                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206437.519481                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996049                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025635                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15972608                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15972608                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15972608                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15972608                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15972608                       # number of overall hits
system.cpu2.icache.overall_hits::total       15972608                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       979848                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       979848                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       979848                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       979848                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       979848                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       979848                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15972628                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15972628                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15972628                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15972628                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15972628                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15972628                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48992.400000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48992.400000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48992.400000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48992.400000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48992.400000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48992.400000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       796007                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       796007                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       796007                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       796007                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       796007                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       796007                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49750.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49750.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49750.437500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49750.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49750.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49750.437500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33223                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164244211                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33479                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4905.887601                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.709327                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.290673                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901208                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098792                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10411347                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10411347                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7108015                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7108015                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17205                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17205                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17172                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17172                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17519362                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17519362                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17519362                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17519362                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        67574                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        67574                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        67574                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         67574                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        67574                       # number of overall misses
system.cpu2.dcache.overall_misses::total        67574                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1746315177                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1746315177                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1746315177                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1746315177                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1746315177                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1746315177                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10478921                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10478921                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7108015                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7108015                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17586936                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17586936                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17586936                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17586936                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006449                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006449                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003842                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003842                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003842                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003842                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25843.004366                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25843.004366                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 25843.004366                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25843.004366                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 25843.004366                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25843.004366                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9805                       # number of writebacks
system.cpu2.dcache.writebacks::total             9805                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34351                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34351                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34351                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34351                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34351                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34351                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33223                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33223                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33223                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33223                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33223                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33223                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    483989155                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    483989155                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    483989155                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    483989155                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    483989155                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    483989155                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14567.894380                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14567.894380                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14567.894380                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14567.894380                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14567.894380                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14567.894380                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
