
xyz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000467c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  0800484c  0800484c  0000584c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a90  08004a90  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004a90  08004a90  00005a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a98  08004a98  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a98  08004a98  00005a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a9c  08004a9c  00005a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004aa0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007ac  2000005c  08004afc  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000808  08004afc  00006808  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e00f  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002075  00000000  00000000  0001409b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  00016110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a6a  00000000  00000000  00016e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002246e  00000000  00000000  000178ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010001  00000000  00000000  00039d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d229c  00000000  00000000  00049d39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011bfd5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dd0  00000000  00000000  0011c018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0011fde8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004834 	.word	0x08004834

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08004834 	.word	0x08004834

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <led_on>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* ====== LED helpers ====== */
static void led_on(void)      { HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET); }
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
 8000610:	2201      	movs	r2, #1
 8000612:	2120      	movs	r1, #32
 8000614:	4802      	ldr	r0, [pc, #8]	@ (8000620 <led_on+0x14>)
 8000616:	f001 f9b3 	bl	8001980 <HAL_GPIO_WritePin>
 800061a:	bf00      	nop
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40020000 	.word	0x40020000

08000624 <led_off>:
static void led_off(void)     { HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET); }
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
 8000628:	2200      	movs	r2, #0
 800062a:	2120      	movs	r1, #32
 800062c:	4802      	ldr	r0, [pc, #8]	@ (8000638 <led_off+0x14>)
 800062e:	f001 f9a7 	bl	8001980 <HAL_GPIO_WritePin>
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40020000 	.word	0x40020000

0800063c <led_toggle>:
static void led_toggle(void)  { HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); }
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
 8000640:	2120      	movs	r1, #32
 8000642:	4802      	ldr	r0, [pc, #8]	@ (800064c <led_toggle+0x10>)
 8000644:	f001 f9b5 	bl	80019b2 <HAL_GPIO_TogglePin>
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40020000 	.word	0x40020000

08000650 <uart_printf>:

/* ====== UART printf (proste) ====== */
static void uart_printf(const char *fmt, ...)
{
 8000650:	b40f      	push	{r0, r1, r2, r3}
 8000652:	b580      	push	{r7, lr}
 8000654:	b0c2      	sub	sp, #264	@ 0x108
 8000656:	af00      	add	r7, sp, #0
    char buf[256];
    va_list ap;
    va_start(ap, fmt);
 8000658:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800065c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000660:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000664:	601a      	str	r2, [r3, #0]
    vsnprintf(buf, sizeof(buf), fmt, ap);
 8000666:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800066a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800066e:	f107 0008 	add.w	r0, r7, #8
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000678:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800067c:	f003 fc1c 	bl	8003eb8 <vsniprintf>
    va_end(ap);
    HAL_UART_Transmit(&huart2, (uint8_t*)buf, (uint16_t)strlen(buf), 100);
 8000680:	f107 0308 	add.w	r3, r7, #8
 8000684:	4618      	mov	r0, r3
 8000686:	f7ff fdcd 	bl	8000224 <strlen>
 800068a:	4603      	mov	r3, r0
 800068c:	b29a      	uxth	r2, r3
 800068e:	f107 0108 	add.w	r1, r7, #8
 8000692:	2364      	movs	r3, #100	@ 0x64
 8000694:	4805      	ldr	r0, [pc, #20]	@ (80006ac <uart_printf+0x5c>)
 8000696:	f002 fb41 	bl	8002d1c <HAL_UART_Transmit>
}
 800069a:	bf00      	nop
 800069c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80006a0:	46bd      	mov	sp, r7
 80006a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006a6:	b004      	add	sp, #16
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	200000cc 	.word	0x200000cc

080006b0 <rx_ring_push>:

/* ====== RX ring ====== */
static void rx_ring_push(uint8_t b)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b085      	sub	sp, #20
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	4603      	mov	r3, r0
 80006b8:	71fb      	strb	r3, [r7, #7]
    uint16_t next = (uint16_t)((rx_head + 1) % RX_RING_SIZE);
 80006ba:	4b10      	ldr	r3, [pc, #64]	@ (80006fc <rx_ring_push+0x4c>)
 80006bc:	881b      	ldrh	r3, [r3, #0]
 80006be:	b29b      	uxth	r3, r3
 80006c0:	3301      	adds	r3, #1
 80006c2:	425a      	negs	r2, r3
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	b2d2      	uxtb	r2, r2
 80006c8:	bf58      	it	pl
 80006ca:	4253      	negpl	r3, r2
 80006cc:	81fb      	strh	r3, [r7, #14]
    if (next == rx_tail)
 80006ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <rx_ring_push+0x50>)
 80006d0:	881b      	ldrh	r3, [r3, #0]
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	89fa      	ldrh	r2, [r7, #14]
 80006d6:	429a      	cmp	r2, r3
 80006d8:	d00a      	beq.n	80006f0 <rx_ring_push+0x40>
    {
        /* overflow – gubimy bajt (na lab może być OK), albo możesz wysłać błąd */
        return;
    }
    rx_ring[rx_head] = b;
 80006da:	4b08      	ldr	r3, [pc, #32]	@ (80006fc <rx_ring_push+0x4c>)
 80006dc:	881b      	ldrh	r3, [r3, #0]
 80006de:	b29b      	uxth	r3, r3
 80006e0:	4619      	mov	r1, r3
 80006e2:	4a08      	ldr	r2, [pc, #32]	@ (8000704 <rx_ring_push+0x54>)
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	5453      	strb	r3, [r2, r1]
    rx_head = next;
 80006e8:	4a04      	ldr	r2, [pc, #16]	@ (80006fc <rx_ring_push+0x4c>)
 80006ea:	89fb      	ldrh	r3, [r7, #14]
 80006ec:	8013      	strh	r3, [r2, #0]
 80006ee:	e000      	b.n	80006f2 <rx_ring_push+0x42>
        return;
 80006f0:	bf00      	nop
}
 80006f2:	3714      	adds	r7, #20
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr
 80006fc:	20000228 	.word	0x20000228
 8000700:	2000022a 	.word	0x2000022a
 8000704:	20000128 	.word	0x20000128

08000708 <rx_ring_pop>:

static int rx_ring_pop(uint8_t *out)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
    if (rx_tail == rx_head) return 0;
 8000710:	4b12      	ldr	r3, [pc, #72]	@ (800075c <rx_ring_pop+0x54>)
 8000712:	881b      	ldrh	r3, [r3, #0]
 8000714:	b29a      	uxth	r2, r3
 8000716:	4b12      	ldr	r3, [pc, #72]	@ (8000760 <rx_ring_pop+0x58>)
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	b29b      	uxth	r3, r3
 800071c:	429a      	cmp	r2, r3
 800071e:	d101      	bne.n	8000724 <rx_ring_pop+0x1c>
 8000720:	2300      	movs	r3, #0
 8000722:	e015      	b.n	8000750 <rx_ring_pop+0x48>
    *out = rx_ring[rx_tail];
 8000724:	4b0d      	ldr	r3, [pc, #52]	@ (800075c <rx_ring_pop+0x54>)
 8000726:	881b      	ldrh	r3, [r3, #0]
 8000728:	b29b      	uxth	r3, r3
 800072a:	461a      	mov	r2, r3
 800072c:	4b0d      	ldr	r3, [pc, #52]	@ (8000764 <rx_ring_pop+0x5c>)
 800072e:	5c9b      	ldrb	r3, [r3, r2]
 8000730:	b2da      	uxtb	r2, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	701a      	strb	r2, [r3, #0]
    rx_tail = (uint16_t)((rx_tail + 1) % RX_RING_SIZE);
 8000736:	4b09      	ldr	r3, [pc, #36]	@ (800075c <rx_ring_pop+0x54>)
 8000738:	881b      	ldrh	r3, [r3, #0]
 800073a:	b29b      	uxth	r3, r3
 800073c:	3301      	adds	r3, #1
 800073e:	425a      	negs	r2, r3
 8000740:	b2db      	uxtb	r3, r3
 8000742:	b2d2      	uxtb	r2, r2
 8000744:	bf58      	it	pl
 8000746:	4253      	negpl	r3, r2
 8000748:	b29a      	uxth	r2, r3
 800074a:	4b04      	ldr	r3, [pc, #16]	@ (800075c <rx_ring_pop+0x54>)
 800074c:	801a      	strh	r2, [r3, #0]
    return 1;
 800074e:	2301      	movs	r3, #1
}
 8000750:	4618      	mov	r0, r3
 8000752:	370c      	adds	r7, #12
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr
 800075c:	2000022a 	.word	0x2000022a
 8000760:	20000228 	.word	0x20000228
 8000764:	20000128 	.word	0x20000128

08000768 <cmdq_push>:

/* ====== CMD queue ====== */
static void cmdq_push(const char *cmd)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
    if (cmd_q_count >= CMD_Q_SIZE)
 8000770:	4b1a      	ldr	r3, [pc, #104]	@ (80007dc <cmdq_push+0x74>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	b2db      	uxtb	r3, r3
 8000776:	2b07      	cmp	r3, #7
 8000778:	d903      	bls.n	8000782 <cmdq_push+0x1a>
    {
        uart_printf("blad: kolejka komend pelna\r\n");
 800077a:	4819      	ldr	r0, [pc, #100]	@ (80007e0 <cmdq_push+0x78>)
 800077c:	f7ff ff68 	bl	8000650 <uart_printf>
        return;
 8000780:	e028      	b.n	80007d4 <cmdq_push+0x6c>
    }
    strncpy(cmd_q[cmd_q_t], cmd, CMD_MAX_LEN - 1);
 8000782:	4b18      	ldr	r3, [pc, #96]	@ (80007e4 <cmdq_push+0x7c>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	01db      	lsls	r3, r3, #7
 800078a:	4a17      	ldr	r2, [pc, #92]	@ (80007e8 <cmdq_push+0x80>)
 800078c:	4413      	add	r3, r2
 800078e:	227f      	movs	r2, #127	@ 0x7f
 8000790:	6879      	ldr	r1, [r7, #4]
 8000792:	4618      	mov	r0, r3
 8000794:	f003 fbdf 	bl	8003f56 <strncpy>
    cmd_q[cmd_q_t][CMD_MAX_LEN - 1] = 0;
 8000798:	4b12      	ldr	r3, [pc, #72]	@ (80007e4 <cmdq_push+0x7c>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	4a12      	ldr	r2, [pc, #72]	@ (80007e8 <cmdq_push+0x80>)
 80007a0:	01db      	lsls	r3, r3, #7
 80007a2:	4413      	add	r3, r2
 80007a4:	337f      	adds	r3, #127	@ 0x7f
 80007a6:	2200      	movs	r2, #0
 80007a8:	701a      	strb	r2, [r3, #0]
    cmd_q_t = (uint8_t)((cmd_q_t + 1) % CMD_Q_SIZE);
 80007aa:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <cmdq_push+0x7c>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	3301      	adds	r3, #1
 80007b2:	425a      	negs	r2, r3
 80007b4:	f003 0307 	and.w	r3, r3, #7
 80007b8:	f002 0207 	and.w	r2, r2, #7
 80007bc:	bf58      	it	pl
 80007be:	4253      	negpl	r3, r2
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <cmdq_push+0x7c>)
 80007c4:	701a      	strb	r2, [r3, #0]
    cmd_q_count++;
 80007c6:	4b05      	ldr	r3, [pc, #20]	@ (80007dc <cmdq_push+0x74>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	3301      	adds	r3, #1
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	4b02      	ldr	r3, [pc, #8]	@ (80007dc <cmdq_push+0x74>)
 80007d2:	701a      	strb	r2, [r3, #0]
}
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000632 	.word	0x20000632
 80007e0:	0800484c 	.word	0x0800484c
 80007e4:	20000631 	.word	0x20000631
 80007e8:	20000230 	.word	0x20000230

080007ec <cmdq_pop>:

static int cmdq_pop(char *out)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
    if (cmd_q_count == 0) return 0;
 80007f4:	4b17      	ldr	r3, [pc, #92]	@ (8000854 <cmdq_pop+0x68>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d101      	bne.n	8000802 <cmdq_pop+0x16>
 80007fe:	2300      	movs	r3, #0
 8000800:	e024      	b.n	800084c <cmdq_pop+0x60>
    strncpy(out, cmd_q[cmd_q_h], CMD_MAX_LEN - 1);
 8000802:	4b15      	ldr	r3, [pc, #84]	@ (8000858 <cmdq_pop+0x6c>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	b2db      	uxtb	r3, r3
 8000808:	01db      	lsls	r3, r3, #7
 800080a:	4a14      	ldr	r2, [pc, #80]	@ (800085c <cmdq_pop+0x70>)
 800080c:	4413      	add	r3, r2
 800080e:	227f      	movs	r2, #127	@ 0x7f
 8000810:	4619      	mov	r1, r3
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	f003 fb9f 	bl	8003f56 <strncpy>
    out[CMD_MAX_LEN - 1] = 0;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	337f      	adds	r3, #127	@ 0x7f
 800081c:	2200      	movs	r2, #0
 800081e:	701a      	strb	r2, [r3, #0]
    cmd_q_h = (uint8_t)((cmd_q_h + 1) % CMD_Q_SIZE);
 8000820:	4b0d      	ldr	r3, [pc, #52]	@ (8000858 <cmdq_pop+0x6c>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	b2db      	uxtb	r3, r3
 8000826:	3301      	adds	r3, #1
 8000828:	425a      	negs	r2, r3
 800082a:	f003 0307 	and.w	r3, r3, #7
 800082e:	f002 0207 	and.w	r2, r2, #7
 8000832:	bf58      	it	pl
 8000834:	4253      	negpl	r3, r2
 8000836:	b2da      	uxtb	r2, r3
 8000838:	4b07      	ldr	r3, [pc, #28]	@ (8000858 <cmdq_pop+0x6c>)
 800083a:	701a      	strb	r2, [r3, #0]
    cmd_q_count--;
 800083c:	4b05      	ldr	r3, [pc, #20]	@ (8000854 <cmdq_pop+0x68>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	b2db      	uxtb	r3, r3
 8000842:	3b01      	subs	r3, #1
 8000844:	b2da      	uxtb	r2, r3
 8000846:	4b03      	ldr	r3, [pc, #12]	@ (8000854 <cmdq_pop+0x68>)
 8000848:	701a      	strb	r2, [r3, #0]
    return 1;
 800084a:	2301      	movs	r3, #1
}
 800084c:	4618      	mov	r0, r3
 800084e:	3708      	adds	r7, #8
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	20000632 	.word	0x20000632
 8000858:	20000630 	.word	0x20000630
 800085c:	20000230 	.word	0x20000230

08000860 <trim>:

/* ====== string helpers ====== */
static void trim(char *s)
{
 8000860:	b590      	push	{r4, r7, lr}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
    int len = (int)strlen(s);
 8000868:	6878      	ldr	r0, [r7, #4]
 800086a:	f7ff fcdb 	bl	8000224 <strlen>
 800086e:	4603      	mov	r3, r0
 8000870:	60fb      	str	r3, [r7, #12]
    while (len > 0 && isspace((unsigned char)s[len - 1])) s[--len] = 0;
 8000872:	e007      	b.n	8000884 <trim+0x24>
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	3b01      	subs	r3, #1
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	4413      	add	r3, r2
 8000880:	2200      	movs	r2, #0
 8000882:	701a      	strb	r2, [r3, #0]
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	dd0c      	ble.n	80008a4 <trim+0x44>
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	3b01      	subs	r3, #1
 800088e:	687a      	ldr	r2, [r7, #4]
 8000890:	4413      	add	r3, r2
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	3301      	adds	r3, #1
 8000896:	4a1b      	ldr	r2, [pc, #108]	@ (8000904 <trim+0xa4>)
 8000898:	4413      	add	r3, r2
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	f003 0308 	and.w	r3, r3, #8
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d1e7      	bne.n	8000874 <trim+0x14>
    int start = 0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60bb      	str	r3, [r7, #8]
    while (s[start] && isspace((unsigned char)s[start])) start++;
 80008a8:	e002      	b.n	80008b0 <trim+0x50>
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	3301      	adds	r3, #1
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	4413      	add	r3, r2
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d00b      	beq.n	80008d4 <trim+0x74>
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	4413      	add	r3, r2
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	3301      	adds	r3, #1
 80008c6:	4a0f      	ldr	r2, [pc, #60]	@ (8000904 <trim+0xa4>)
 80008c8:	4413      	add	r3, r2
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	f003 0308 	and.w	r3, r3, #8
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d1ea      	bne.n	80008aa <trim+0x4a>
    if (start > 0) memmove(s, s + start, strlen(s + start) + 1);
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	dd0f      	ble.n	80008fa <trim+0x9a>
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	687a      	ldr	r2, [r7, #4]
 80008de:	18d4      	adds	r4, r2, r3
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	687a      	ldr	r2, [r7, #4]
 80008e4:	4413      	add	r3, r2
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff fc9c 	bl	8000224 <strlen>
 80008ec:	4603      	mov	r3, r0
 80008ee:	3301      	adds	r3, #1
 80008f0:	461a      	mov	r2, r3
 80008f2:	4621      	mov	r1, r4
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f003 faed 	bl	8003ed4 <memmove>
}
 80008fa:	bf00      	nop
 80008fc:	3714      	adds	r7, #20
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd90      	pop	{r4, r7, pc}
 8000902:	bf00      	nop
 8000904:	0800495c 	.word	0x0800495c

08000908 <starts_with>:

static int starts_with(const char *s, const char *p)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	6039      	str	r1, [r7, #0]
    return strncmp(s, p, strlen(p)) == 0;
 8000912:	6838      	ldr	r0, [r7, #0]
 8000914:	f7ff fc86 	bl	8000224 <strlen>
 8000918:	4603      	mov	r3, r0
 800091a:	461a      	mov	r2, r3
 800091c:	6839      	ldr	r1, [r7, #0]
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f003 fb07 	bl	8003f32 <strncmp>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	bf0c      	ite	eq
 800092a:	2301      	moveq	r3, #1
 800092c:	2300      	movne	r3, #0
 800092e:	b2db      	uxtb	r3, r3
}
 8000930:	4618      	mov	r0, r3
 8000932:	3708      	adds	r7, #8
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}

08000938 <handle_command>:

/* ====== command handler ====== */
static void handle_command(char *cmd)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b088      	sub	sp, #32
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
    trim(cmd);
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f7ff ff8d 	bl	8000860 <trim>
    if (cmd[0] == 0) return;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	f000 80b5 	beq.w	8000aba <handle_command+0x182>

    if (strcmp(cmd, "LED[ON]") == 0)
 8000950:	495c      	ldr	r1, [pc, #368]	@ (8000ac4 <handle_command+0x18c>)
 8000952:	6878      	ldr	r0, [r7, #4]
 8000954:	f7ff fc5c 	bl	8000210 <strcmp>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d108      	bne.n	8000970 <handle_command+0x38>
    {
        blink_enabled = 0;
 800095e:	4b5a      	ldr	r3, [pc, #360]	@ (8000ac8 <handle_command+0x190>)
 8000960:	2200      	movs	r2, #0
 8000962:	701a      	strb	r2, [r3, #0]
        led_on();
 8000964:	f7ff fe52 	bl	800060c <led_on>
        uart_printf("OK: LED ON\r\n");
 8000968:	4858      	ldr	r0, [pc, #352]	@ (8000acc <handle_command+0x194>)
 800096a:	f7ff fe71 	bl	8000650 <uart_printf>
        return;
 800096e:	e0a5      	b.n	8000abc <handle_command+0x184>
    }

    if (strcmp(cmd, "LED[OFF]") == 0)
 8000970:	4957      	ldr	r1, [pc, #348]	@ (8000ad0 <handle_command+0x198>)
 8000972:	6878      	ldr	r0, [r7, #4]
 8000974:	f7ff fc4c 	bl	8000210 <strcmp>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d108      	bne.n	8000990 <handle_command+0x58>
    {
        blink_enabled = 0;
 800097e:	4b52      	ldr	r3, [pc, #328]	@ (8000ac8 <handle_command+0x190>)
 8000980:	2200      	movs	r2, #0
 8000982:	701a      	strb	r2, [r3, #0]
        led_off();
 8000984:	f7ff fe4e 	bl	8000624 <led_off>
        uart_printf("OK: LED OFF\r\n");
 8000988:	4852      	ldr	r0, [pc, #328]	@ (8000ad4 <handle_command+0x19c>)
 800098a:	f7ff fe61 	bl	8000650 <uart_printf>
        return;
 800098e:	e095      	b.n	8000abc <handle_command+0x184>
    }

    if (starts_with(cmd, "LED[DELAY,"))
 8000990:	4951      	ldr	r1, [pc, #324]	@ (8000ad8 <handle_command+0x1a0>)
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	f7ff ffb8 	bl	8000908 <starts_with>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d037      	beq.n	8000a0e <handle_command+0xd6>
    {
        char *comma = strchr(cmd, ',');
 800099e:	212c      	movs	r1, #44	@ 0x2c
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f003 fab9 	bl	8003f18 <strchr>
 80009a6:	6138      	str	r0, [r7, #16]
        char *endbr = strchr(cmd, ']');
 80009a8:	215d      	movs	r1, #93	@ 0x5d
 80009aa:	6878      	ldr	r0, [r7, #4]
 80009ac:	f003 fab4 	bl	8003f18 <strchr>
 80009b0:	60f8      	str	r0, [r7, #12]
        if (!comma || !endbr || endbr < comma)
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d006      	beq.n	80009c6 <handle_command+0x8e>
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d003      	beq.n	80009c6 <handle_command+0x8e>
 80009be:	68fa      	ldr	r2, [r7, #12]
 80009c0:	693b      	ldr	r3, [r7, #16]
 80009c2:	429a      	cmp	r2, r3
 80009c4:	d204      	bcs.n	80009d0 <handle_command+0x98>
        {
            uart_printf("blad: komenda nie rozpoznana -> %s\r\n", cmd);
 80009c6:	6879      	ldr	r1, [r7, #4]
 80009c8:	4844      	ldr	r0, [pc, #272]	@ (8000adc <handle_command+0x1a4>)
 80009ca:	f7ff fe41 	bl	8000650 <uart_printf>
            return;
 80009ce:	e075      	b.n	8000abc <handle_command+0x184>
        }

        long x = strtol(comma + 1, NULL, 10);
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	3301      	adds	r3, #1
 80009d4:	220a      	movs	r2, #10
 80009d6:	2100      	movs	r1, #0
 80009d8:	4618      	mov	r0, r3
 80009da:	f003 fa35 	bl	8003e48 <strtol>
 80009de:	60b8      	str	r0, [r7, #8]
        if (x < 0 || x > 600000)
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	db03      	blt.n	80009ee <handle_command+0xb6>
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	4a3d      	ldr	r2, [pc, #244]	@ (8000ae0 <handle_command+0x1a8>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	dd04      	ble.n	80009f8 <handle_command+0xc0>
        {
            uart_printf("blad: komenda nie rozpoznana -> %s\r\n", cmd);
 80009ee:	6879      	ldr	r1, [r7, #4]
 80009f0:	483a      	ldr	r0, [pc, #232]	@ (8000adc <handle_command+0x1a4>)
 80009f2:	f7ff fe2d 	bl	8000650 <uart_printf>
            return;
 80009f6:	e061      	b.n	8000abc <handle_command+0x184>
        }

        delay_until_ms = g_ms + (uint32_t)x;
 80009f8:	4b3a      	ldr	r3, [pc, #232]	@ (8000ae4 <handle_command+0x1ac>)
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	4413      	add	r3, r2
 8000a00:	4a39      	ldr	r2, [pc, #228]	@ (8000ae8 <handle_command+0x1b0>)
 8000a02:	6013      	str	r3, [r2, #0]
        uart_printf("OK: Delay %ld ms\r\n", x);
 8000a04:	68b9      	ldr	r1, [r7, #8]
 8000a06:	4839      	ldr	r0, [pc, #228]	@ (8000aec <handle_command+0x1b4>)
 8000a08:	f7ff fe22 	bl	8000650 <uart_printf>
        return;
 8000a0c:	e056      	b.n	8000abc <handle_command+0x184>
    }

    if (starts_with(cmd, "LED[BLINK,"))
 8000a0e:	4938      	ldr	r1, [pc, #224]	@ (8000af0 <handle_command+0x1b8>)
 8000a10:	6878      	ldr	r0, [r7, #4]
 8000a12:	f7ff ff79 	bl	8000908 <starts_with>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d049      	beq.n	8000ab0 <handle_command+0x178>
    {
        char *comma = strchr(cmd, ',');
 8000a1c:	212c      	movs	r1, #44	@ 0x2c
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f003 fa7a 	bl	8003f18 <strchr>
 8000a24:	61f8      	str	r0, [r7, #28]
        char *endbr = strchr(cmd, ']');
 8000a26:	215d      	movs	r1, #93	@ 0x5d
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	f003 fa75 	bl	8003f18 <strchr>
 8000a2e:	61b8      	str	r0, [r7, #24]
        if (!comma || !endbr || endbr < comma)
 8000a30:	69fb      	ldr	r3, [r7, #28]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d006      	beq.n	8000a44 <handle_command+0x10c>
 8000a36:	69bb      	ldr	r3, [r7, #24]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d003      	beq.n	8000a44 <handle_command+0x10c>
 8000a3c:	69ba      	ldr	r2, [r7, #24]
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d204      	bcs.n	8000a4e <handle_command+0x116>
        {
            uart_printf("blad: komenda nie rozpoznana -> %s\r\n", cmd);
 8000a44:	6879      	ldr	r1, [r7, #4]
 8000a46:	4825      	ldr	r0, [pc, #148]	@ (8000adc <handle_command+0x1a4>)
 8000a48:	f7ff fe02 	bl	8000650 <uart_printf>
            return;
 8000a4c:	e036      	b.n	8000abc <handle_command+0x184>
        }

        long z = strtol(comma + 1, NULL, 10);
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	3301      	adds	r3, #1
 8000a52:	220a      	movs	r2, #10
 8000a54:	2100      	movs	r1, #0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f003 f9f6 	bl	8003e48 <strtol>
 8000a5c:	6178      	str	r0, [r7, #20]
        if (z <= 0 || z > 50)
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	dd02      	ble.n	8000a6a <handle_command+0x132>
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	2b32      	cmp	r3, #50	@ 0x32
 8000a68:	dd04      	ble.n	8000a74 <handle_command+0x13c>
        {
            uart_printf("blad: komenda nie rozpoznana -> %s\r\n", cmd);
 8000a6a:	6879      	ldr	r1, [r7, #4]
 8000a6c:	481b      	ldr	r0, [pc, #108]	@ (8000adc <handle_command+0x1a4>)
 8000a6e:	f7ff fdef 	bl	8000650 <uart_printf>
            return;
 8000a72:	e023      	b.n	8000abc <handle_command+0x184>
        }

        blink_halfperiod_ms = (uint32_t)(1000UL / (2UL * (uint32_t)z));
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a80:	4a1c      	ldr	r2, [pc, #112]	@ (8000af4 <handle_command+0x1bc>)
 8000a82:	6013      	str	r3, [r2, #0]
        if (blink_halfperiod_ms == 0) blink_halfperiod_ms = 1;
 8000a84:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <handle_command+0x1bc>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d102      	bne.n	8000a92 <handle_command+0x15a>
 8000a8c:	4b19      	ldr	r3, [pc, #100]	@ (8000af4 <handle_command+0x1bc>)
 8000a8e:	2201      	movs	r2, #1
 8000a90:	601a      	str	r2, [r3, #0]

        blink_enabled = 1;
 8000a92:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac8 <handle_command+0x190>)
 8000a94:	2201      	movs	r2, #1
 8000a96:	701a      	strb	r2, [r3, #0]
        blink_next_toggle_ms = g_ms + blink_halfperiod_ms;
 8000a98:	4b12      	ldr	r3, [pc, #72]	@ (8000ae4 <handle_command+0x1ac>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <handle_command+0x1bc>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	4a15      	ldr	r2, [pc, #84]	@ (8000af8 <handle_command+0x1c0>)
 8000aa4:	6013      	str	r3, [r2, #0]

        uart_printf("OK: BLINK %ld Hz\r\n", z);
 8000aa6:	6979      	ldr	r1, [r7, #20]
 8000aa8:	4814      	ldr	r0, [pc, #80]	@ (8000afc <handle_command+0x1c4>)
 8000aaa:	f7ff fdd1 	bl	8000650 <uart_printf>
        return;
 8000aae:	e005      	b.n	8000abc <handle_command+0x184>
    }

    uart_printf("blad: komenda nie rozpoznana -> %s\r\n", cmd);
 8000ab0:	6879      	ldr	r1, [r7, #4]
 8000ab2:	480a      	ldr	r0, [pc, #40]	@ (8000adc <handle_command+0x1a4>)
 8000ab4:	f7ff fdcc 	bl	8000650 <uart_printf>
 8000ab8:	e000      	b.n	8000abc <handle_command+0x184>
    if (cmd[0] == 0) return;
 8000aba:	bf00      	nop
}
 8000abc:	3720      	adds	r7, #32
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	0800486c 	.word	0x0800486c
 8000ac8:	2000011c 	.word	0x2000011c
 8000acc:	08004874 	.word	0x08004874
 8000ad0:	08004884 	.word	0x08004884
 8000ad4:	08004890 	.word	0x08004890
 8000ad8:	080048a0 	.word	0x080048a0
 8000adc:	080048ac 	.word	0x080048ac
 8000ae0:	000927c0 	.word	0x000927c0
 8000ae4:	20000114 	.word	0x20000114
 8000ae8:	20000118 	.word	0x20000118
 8000aec:	080048d4 	.word	0x080048d4
 8000af0:	080048e8 	.word	0x080048e8
 8000af4:	20000120 	.word	0x20000120
 8000af8:	20000124 	.word	0x20000124
 8000afc:	080048f4 	.word	0x080048f4

08000b00 <process_uart_bytes>:

/* ====== parse incoming bytes into commands separated by ';' ====== */
static void process_uart_bytes(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
    uint8_t b;
    while (rx_ring_pop(&b))
 8000b06:	e031      	b.n	8000b6c <process_uart_bytes+0x6c>
    {
        if (b == '\r' || b == '\n') continue;
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	2b0d      	cmp	r3, #13
 8000b0c:	d02d      	beq.n	8000b6a <process_uart_bytes+0x6a>
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	2b0a      	cmp	r3, #10
 8000b12:	d02a      	beq.n	8000b6a <process_uart_bytes+0x6a>

        if (b == ';')
 8000b14:	79fb      	ldrb	r3, [r7, #7]
 8000b16:	2b3b      	cmp	r3, #59	@ 0x3b
 8000b18:	d10c      	bne.n	8000b34 <process_uart_bytes+0x34>
        {
            cmd_build[cmd_build_len] = 0;
 8000b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b84 <process_uart_bytes+0x84>)
 8000b1c:	881b      	ldrh	r3, [r3, #0]
 8000b1e:	461a      	mov	r2, r3
 8000b20:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <process_uart_bytes+0x88>)
 8000b22:	2100      	movs	r1, #0
 8000b24:	5499      	strb	r1, [r3, r2]
            cmdq_push(cmd_build);
 8000b26:	4818      	ldr	r0, [pc, #96]	@ (8000b88 <process_uart_bytes+0x88>)
 8000b28:	f7ff fe1e 	bl	8000768 <cmdq_push>
            cmd_build_len = 0;
 8000b2c:	4b15      	ldr	r3, [pc, #84]	@ (8000b84 <process_uart_bytes+0x84>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	801a      	strh	r2, [r3, #0]
 8000b32:	e01b      	b.n	8000b6c <process_uart_bytes+0x6c>
        }
        else
        {
            if (cmd_build_len < CMD_MAX_LEN - 1)
 8000b34:	4b13      	ldr	r3, [pc, #76]	@ (8000b84 <process_uart_bytes+0x84>)
 8000b36:	881b      	ldrh	r3, [r3, #0]
 8000b38:	2b7e      	cmp	r3, #126	@ 0x7e
 8000b3a:	d80a      	bhi.n	8000b52 <process_uart_bytes+0x52>
            {
                cmd_build[cmd_build_len++] = (char)b;
 8000b3c:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <process_uart_bytes+0x84>)
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	1c5a      	adds	r2, r3, #1
 8000b42:	b291      	uxth	r1, r2
 8000b44:	4a0f      	ldr	r2, [pc, #60]	@ (8000b84 <process_uart_bytes+0x84>)
 8000b46:	8011      	strh	r1, [r2, #0]
 8000b48:	461a      	mov	r2, r3
 8000b4a:	79f9      	ldrb	r1, [r7, #7]
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <process_uart_bytes+0x88>)
 8000b4e:	5499      	strb	r1, [r3, r2]
 8000b50:	e00c      	b.n	8000b6c <process_uart_bytes+0x6c>
            }
            else
            {
                /* za długa komenda – czyścimy */
                cmd_build_len = 0;
 8000b52:	4b0c      	ldr	r3, [pc, #48]	@ (8000b84 <process_uart_bytes+0x84>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	801a      	strh	r2, [r3, #0]
                memset(cmd_build, 0, CMD_MAX_LEN);
 8000b58:	2280      	movs	r2, #128	@ 0x80
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	480a      	ldr	r0, [pc, #40]	@ (8000b88 <process_uart_bytes+0x88>)
 8000b5e:	f003 f9d3 	bl	8003f08 <memset>
                uart_printf("blad: komenda za dluga\r\n");
 8000b62:	480a      	ldr	r0, [pc, #40]	@ (8000b8c <process_uart_bytes+0x8c>)
 8000b64:	f7ff fd74 	bl	8000650 <uart_printf>
 8000b68:	e000      	b.n	8000b6c <process_uart_bytes+0x6c>
        if (b == '\r' || b == '\n') continue;
 8000b6a:	bf00      	nop
    while (rx_ring_pop(&b))
 8000b6c:	1dfb      	adds	r3, r7, #7
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff fdca 	bl	8000708 <rx_ring_pop>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d1c6      	bne.n	8000b08 <process_uart_bytes+0x8>
            }
        }
    }
}
 8000b7a:	bf00      	nop
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	200006b4 	.word	0x200006b4
 8000b88:	20000634 	.word	0x20000634
 8000b8c:	08004908 	.word	0x08004908

08000b90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b0a0      	sub	sp, #128	@ 0x80
 8000b94:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b96:	f000 fb49 	bl	800122c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b9a:	f000 f841 	bl	8000c20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b9e:	f000 f929 	bl	8000df4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ba2:	f000 f8fd 	bl	8000da0 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000ba6:	f000 f8c5 	bl	8000d34 <MX_TIM6_Init>
  MX_IWDG_Init();
 8000baa:	f000 f8a9 	bl	8000d00 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8000bae:	4815      	ldr	r0, [pc, #84]	@ (8000c04 <main+0x74>)
 8000bb0:	f001 fda6 	bl	8002700 <HAL_TIM_Base_Start_IT>

  /* start RX interrupt 1 byte */
  HAL_UART_Receive_IT(&huart2, &rx_it_byte, 1);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	4914      	ldr	r1, [pc, #80]	@ (8000c08 <main+0x78>)
 8000bb8:	4814      	ldr	r0, [pc, #80]	@ (8000c0c <main+0x7c>)
 8000bba:	f002 f93a 	bl	8002e32 <HAL_UART_Receive_IT>

  uart_printf("Witaj, jestem Nucleo STM32!!\r\n");
 8000bbe:	4814      	ldr	r0, [pc, #80]	@ (8000c10 <main+0x80>)
 8000bc0:	f7ff fd46 	bl	8000650 <uart_printf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_IWDG_Refresh(&hiwdg);
 8000bc4:	4813      	ldr	r0, [pc, #76]	@ (8000c14 <main+0x84>)
 8000bc6:	f000 ff52 	bl	8001a6e <HAL_IWDG_Refresh>
	  /* zbierz bajty z ringa i zbuduj komendy */
	  process_uart_bytes();
 8000bca:	f7ff ff99 	bl	8000b00 <process_uart_bytes>

	  /* jeśli aktywny delay – nie wykonuj kolejnych komend */
	  if (delay_until_ms != 0)
 8000bce:	4b12      	ldr	r3, [pc, #72]	@ (8000c18 <main+0x88>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d008      	beq.n	8000be8 <main+0x58>
	  {
	      if (g_ms >= delay_until_ms) delay_until_ms = 0;
 8000bd6:	4b11      	ldr	r3, [pc, #68]	@ (8000c1c <main+0x8c>)
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	4b0f      	ldr	r3, [pc, #60]	@ (8000c18 <main+0x88>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d30e      	bcc.n	8000c00 <main+0x70>
 8000be2:	4b0d      	ldr	r3, [pc, #52]	@ (8000c18 <main+0x88>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
	      else continue;
	  }

	  /* wykonuj kolejkę komend */
	  char cmd[CMD_MAX_LEN];
	  if (cmdq_pop(cmd))
 8000be8:	463b      	mov	r3, r7
 8000bea:	4618      	mov	r0, r3
 8000bec:	f7ff fdfe 	bl	80007ec <cmdq_pop>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d0e6      	beq.n	8000bc4 <main+0x34>
	  {
	      handle_command(cmd);
 8000bf6:	463b      	mov	r3, r7
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff fe9d 	bl	8000938 <handle_command>
 8000bfe:	e7e1      	b.n	8000bc4 <main+0x34>
	      else continue;
 8000c00:	bf00      	nop
  {
 8000c02:	e7df      	b.n	8000bc4 <main+0x34>
 8000c04:	20000084 	.word	0x20000084
 8000c08:	2000022c 	.word	0x2000022c
 8000c0c:	200000cc 	.word	0x200000cc
 8000c10:	08004924 	.word	0x08004924
 8000c14:	20000078 	.word	0x20000078
 8000c18:	20000118 	.word	0x20000118
 8000c1c:	20000114 	.word	0x20000114

08000c20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b094      	sub	sp, #80	@ 0x50
 8000c24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c26:	f107 031c 	add.w	r3, r7, #28
 8000c2a:	2234      	movs	r2, #52	@ 0x34
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f003 f96a 	bl	8003f08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c34:	f107 0308 	add.w	r3, r7, #8
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c44:	2300      	movs	r3, #0
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf8 <SystemClock_Config+0xd8>)
 8000c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4c:	4a2a      	ldr	r2, [pc, #168]	@ (8000cf8 <SystemClock_Config+0xd8>)
 8000c4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c54:	4b28      	ldr	r3, [pc, #160]	@ (8000cf8 <SystemClock_Config+0xd8>)
 8000c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c60:	2300      	movs	r3, #0
 8000c62:	603b      	str	r3, [r7, #0]
 8000c64:	4b25      	ldr	r3, [pc, #148]	@ (8000cfc <SystemClock_Config+0xdc>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c6c:	4a23      	ldr	r2, [pc, #140]	@ (8000cfc <SystemClock_Config+0xdc>)
 8000c6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c72:	6013      	str	r3, [r2, #0]
 8000c74:	4b21      	ldr	r3, [pc, #132]	@ (8000cfc <SystemClock_Config+0xdc>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c7c:	603b      	str	r3, [r7, #0]
 8000c7e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000c80:	230a      	movs	r3, #10
 8000c82:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c84:	2301      	movs	r3, #1
 8000c86:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c88:	2310      	movs	r3, #16
 8000c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c90:	2302      	movs	r3, #2
 8000c92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c94:	2300      	movs	r3, #0
 8000c96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c98:	2310      	movs	r3, #16
 8000c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c9c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ca0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ca2:	2304      	movs	r3, #4
 8000ca4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000caa:	2302      	movs	r3, #2
 8000cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cae:	f107 031c 	add.w	r3, r7, #28
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f001 fa36 	bl	8002124 <HAL_RCC_OscConfig>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000cbe:	f000 f959 	bl	8000f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc2:	230f      	movs	r3, #15
 8000cc4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cd8:	f107 0308 	add.w	r3, r7, #8
 8000cdc:	2102      	movs	r1, #2
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 fed6 	bl	8001a90 <HAL_RCC_ClockConfig>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000cea:	f000 f943 	bl	8000f74 <Error_Handler>
  }
}
 8000cee:	bf00      	nop
 8000cf0:	3750      	adds	r7, #80	@ 0x50
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40007000 	.word	0x40007000

08000d00 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000d04:	4b09      	ldr	r3, [pc, #36]	@ (8000d2c <MX_IWDG_Init+0x2c>)
 8000d06:	4a0a      	ldr	r2, [pc, #40]	@ (8000d30 <MX_IWDG_Init+0x30>)
 8000d08:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8000d0a:	4b08      	ldr	r3, [pc, #32]	@ (8000d2c <MX_IWDG_Init+0x2c>)
 8000d0c:	2204      	movs	r2, #4
 8000d0e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1000;
 8000d10:	4b06      	ldr	r3, [pc, #24]	@ (8000d2c <MX_IWDG_Init+0x2c>)
 8000d12:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000d16:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000d18:	4804      	ldr	r0, [pc, #16]	@ (8000d2c <MX_IWDG_Init+0x2c>)
 8000d1a:	f000 fe64 	bl	80019e6 <HAL_IWDG_Init>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8000d24:	f000 f926 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20000078 	.word	0x20000078
 8000d30:	40003000 	.word	0x40003000

08000d34 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d3a:	463b      	mov	r3, r7
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d42:	4b15      	ldr	r3, [pc, #84]	@ (8000d98 <MX_TIM6_Init+0x64>)
 8000d44:	4a15      	ldr	r2, [pc, #84]	@ (8000d9c <MX_TIM6_Init+0x68>)
 8000d46:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8399;
 8000d48:	4b13      	ldr	r3, [pc, #76]	@ (8000d98 <MX_TIM6_Init+0x64>)
 8000d4a:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000d4e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d50:	4b11      	ldr	r3, [pc, #68]	@ (8000d98 <MX_TIM6_Init+0x64>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8000d56:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <MX_TIM6_Init+0x64>)
 8000d58:	2209      	movs	r2, #9
 8000d5a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d98 <MX_TIM6_Init+0x64>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d62:	480d      	ldr	r0, [pc, #52]	@ (8000d98 <MX_TIM6_Init+0x64>)
 8000d64:	f001 fc7c 	bl	8002660 <HAL_TIM_Base_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000d6e:	f000 f901 	bl	8000f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d72:	2300      	movs	r3, #0
 8000d74:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d7a:	463b      	mov	r3, r7
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	4806      	ldr	r0, [pc, #24]	@ (8000d98 <MX_TIM6_Init+0x64>)
 8000d80:	f001 feec 	bl	8002b5c <HAL_TIMEx_MasterConfigSynchronization>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000d8a:	f000 f8f3 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000084 	.word	0x20000084
 8000d9c:	40001000 	.word	0x40001000

08000da0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000da4:	4b11      	ldr	r3, [pc, #68]	@ (8000dec <MX_USART2_UART_Init+0x4c>)
 8000da6:	4a12      	ldr	r2, [pc, #72]	@ (8000df0 <MX_USART2_UART_Init+0x50>)
 8000da8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000daa:	4b10      	ldr	r3, [pc, #64]	@ (8000dec <MX_USART2_UART_Init+0x4c>)
 8000dac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000db0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000db2:	4b0e      	ldr	r3, [pc, #56]	@ (8000dec <MX_USART2_UART_Init+0x4c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000db8:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <MX_USART2_UART_Init+0x4c>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000dec <MX_USART2_UART_Init+0x4c>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dc4:	4b09      	ldr	r3, [pc, #36]	@ (8000dec <MX_USART2_UART_Init+0x4c>)
 8000dc6:	220c      	movs	r2, #12
 8000dc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dca:	4b08      	ldr	r3, [pc, #32]	@ (8000dec <MX_USART2_UART_Init+0x4c>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dd0:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <MX_USART2_UART_Init+0x4c>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dd6:	4805      	ldr	r0, [pc, #20]	@ (8000dec <MX_USART2_UART_Init+0x4c>)
 8000dd8:	f001 ff50 	bl	8002c7c <HAL_UART_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000de2:	f000 f8c7 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	200000cc 	.word	0x200000cc
 8000df0:	40004400 	.word	0x40004400

08000df4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b08a      	sub	sp, #40	@ 0x28
 8000df8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	605a      	str	r2, [r3, #4]
 8000e04:	609a      	str	r2, [r3, #8]
 8000e06:	60da      	str	r2, [r3, #12]
 8000e08:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	613b      	str	r3, [r7, #16]
 8000e0e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	4a2c      	ldr	r2, [pc, #176]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e14:	f043 0304 	orr.w	r3, r3, #4
 8000e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	f003 0304 	and.w	r3, r3, #4
 8000e22:	613b      	str	r3, [r7, #16]
 8000e24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	60fb      	str	r3, [r7, #12]
 8000e2a:	4b26      	ldr	r3, [pc, #152]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	4a25      	ldr	r2, [pc, #148]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e36:	4b23      	ldr	r3, [pc, #140]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	60bb      	str	r3, [r7, #8]
 8000e46:	4b1f      	ldr	r3, [pc, #124]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e4c:	f043 0301 	orr.w	r3, r3, #1
 8000e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e52:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	f003 0301 	and.w	r3, r3, #1
 8000e5a:	60bb      	str	r3, [r7, #8]
 8000e5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	607b      	str	r3, [r7, #4]
 8000e62:	4b18      	ldr	r3, [pc, #96]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	4a17      	ldr	r2, [pc, #92]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e68:	f043 0302 	orr.w	r3, r3, #2
 8000e6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6e:	4b15      	ldr	r3, [pc, #84]	@ (8000ec4 <MX_GPIO_Init+0xd0>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	f003 0302 	and.w	r3, r3, #2
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2120      	movs	r1, #32
 8000e7e:	4812      	ldr	r0, [pc, #72]	@ (8000ec8 <MX_GPIO_Init+0xd4>)
 8000e80:	f000 fd7e 	bl	8001980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e8a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	4619      	mov	r1, r3
 8000e9a:	480c      	ldr	r0, [pc, #48]	@ (8000ecc <MX_GPIO_Init+0xd8>)
 8000e9c:	f000 fbdc 	bl	8001658 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ea0:	2320      	movs	r3, #32
 8000ea2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eac:	2300      	movs	r3, #0
 8000eae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4804      	ldr	r0, [pc, #16]	@ (8000ec8 <MX_GPIO_Init+0xd4>)
 8000eb8:	f000 fbce 	bl	8001658 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ebc:	bf00      	nop
 8000ebe:	3728      	adds	r7, #40	@ 0x28
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40023800 	.word	0x40023800
 8000ec8:	40020000 	.word	0x40020000
 8000ecc:	40020800 	.word	0x40020800

08000ed0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a11      	ldr	r2, [pc, #68]	@ (8000f24 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d11c      	bne.n	8000f1c <HAL_TIM_PeriodElapsedCallback+0x4c>
    {
        g_ms++;
 8000ee2:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	4a0f      	ldr	r2, [pc, #60]	@ (8000f28 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000eea:	6013      	str	r3, [r2, #0]

        if (blink_enabled && blink_halfperiod_ms > 0)
 8000eec:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d012      	beq.n	8000f1c <HAL_TIM_PeriodElapsedCallback+0x4c>
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d00e      	beq.n	8000f1c <HAL_TIM_PeriodElapsedCallback+0x4c>
        {
            if (g_ms >= blink_next_toggle_ms)
 8000efe:	4b0a      	ldr	r3, [pc, #40]	@ (8000f28 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	4b0c      	ldr	r3, [pc, #48]	@ (8000f34 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d308      	bcc.n	8000f1c <HAL_TIM_PeriodElapsedCallback+0x4c>
            {
                blink_next_toggle_ms = g_ms + blink_halfperiod_ms;
 8000f0a:	4b07      	ldr	r3, [pc, #28]	@ (8000f28 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	4b08      	ldr	r3, [pc, #32]	@ (8000f30 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4413      	add	r3, r2
 8000f14:	4a07      	ldr	r2, [pc, #28]	@ (8000f34 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000f16:	6013      	str	r3, [r2, #0]
                led_toggle();
 8000f18:	f7ff fb90 	bl	800063c <led_toggle>
            }
        }
    }
}
 8000f1c:	bf00      	nop
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40001000 	.word	0x40001000
 8000f28:	20000114 	.word	0x20000114
 8000f2c:	2000011c 	.word	0x2000011c
 8000f30:	20000120 	.word	0x20000120
 8000f34:	20000124 	.word	0x20000124

08000f38 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a08      	ldr	r2, [pc, #32]	@ (8000f68 <HAL_UART_RxCpltCallback+0x30>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d109      	bne.n	8000f5e <HAL_UART_RxCpltCallback+0x26>
    {
        rx_ring_push(rx_it_byte);
 8000f4a:	4b08      	ldr	r3, [pc, #32]	@ (8000f6c <HAL_UART_RxCpltCallback+0x34>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f7ff fbae 	bl	80006b0 <rx_ring_push>
        HAL_UART_Receive_IT(&huart2, &rx_it_byte, 1);
 8000f54:	2201      	movs	r2, #1
 8000f56:	4905      	ldr	r1, [pc, #20]	@ (8000f6c <HAL_UART_RxCpltCallback+0x34>)
 8000f58:	4805      	ldr	r0, [pc, #20]	@ (8000f70 <HAL_UART_RxCpltCallback+0x38>)
 8000f5a:	f001 ff6a 	bl	8002e32 <HAL_UART_Receive_IT>
    }
}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40004400 	.word	0x40004400
 8000f6c:	2000022c 	.word	0x2000022c
 8000f70:	200000cc 	.word	0x200000cc

08000f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <Error_Handler+0x8>

08000f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	4b10      	ldr	r3, [pc, #64]	@ (8000fcc <HAL_MspInit+0x4c>)
 8000f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8e:	4a0f      	ldr	r2, [pc, #60]	@ (8000fcc <HAL_MspInit+0x4c>)
 8000f90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f96:	4b0d      	ldr	r3, [pc, #52]	@ (8000fcc <HAL_MspInit+0x4c>)
 8000f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f9e:	607b      	str	r3, [r7, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	603b      	str	r3, [r7, #0]
 8000fa6:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <HAL_MspInit+0x4c>)
 8000fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000faa:	4a08      	ldr	r2, [pc, #32]	@ (8000fcc <HAL_MspInit+0x4c>)
 8000fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fb2:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <HAL_MspInit+0x4c>)
 8000fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fba:	603b      	str	r3, [r7, #0]
 8000fbc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000fbe:	2007      	movs	r0, #7
 8000fc0:	f000 fa76 	bl	80014b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40023800 	.word	0x40023800

08000fd0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a0e      	ldr	r2, [pc, #56]	@ (8001018 <HAL_TIM_Base_MspInit+0x48>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d115      	bne.n	800100e <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800101c <HAL_TIM_Base_MspInit+0x4c>)
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fea:	4a0c      	ldr	r2, [pc, #48]	@ (800101c <HAL_TIM_Base_MspInit+0x4c>)
 8000fec:	f043 0310 	orr.w	r3, r3, #16
 8000ff0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800101c <HAL_TIM_Base_MspInit+0x4c>)
 8000ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff6:	f003 0310 	and.w	r3, r3, #16
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2100      	movs	r1, #0
 8001002:	2036      	movs	r0, #54	@ 0x36
 8001004:	f000 fa5f 	bl	80014c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001008:	2036      	movs	r0, #54	@ 0x36
 800100a:	f000 fa78 	bl	80014fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 800100e:	bf00      	nop
 8001010:	3710      	adds	r7, #16
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40001000 	.word	0x40001000
 800101c:	40023800 	.word	0x40023800

08001020 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08a      	sub	sp, #40	@ 0x28
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001028:	f107 0314 	add.w	r3, r7, #20
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a1d      	ldr	r2, [pc, #116]	@ (80010b4 <HAL_UART_MspInit+0x94>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d133      	bne.n	80010aa <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	613b      	str	r3, [r7, #16]
 8001046:	4b1c      	ldr	r3, [pc, #112]	@ (80010b8 <HAL_UART_MspInit+0x98>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104a:	4a1b      	ldr	r2, [pc, #108]	@ (80010b8 <HAL_UART_MspInit+0x98>)
 800104c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001050:	6413      	str	r3, [r2, #64]	@ 0x40
 8001052:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <HAL_UART_MspInit+0x98>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
 8001062:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <HAL_UART_MspInit+0x98>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	4a14      	ldr	r2, [pc, #80]	@ (80010b8 <HAL_UART_MspInit+0x98>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6313      	str	r3, [r2, #48]	@ 0x30
 800106e:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <HAL_UART_MspInit+0x98>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800107a:	230c      	movs	r3, #12
 800107c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107e:	2302      	movs	r3, #2
 8001080:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001086:	2303      	movs	r3, #3
 8001088:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800108a:	2307      	movs	r3, #7
 800108c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	4619      	mov	r1, r3
 8001094:	4809      	ldr	r0, [pc, #36]	@ (80010bc <HAL_UART_MspInit+0x9c>)
 8001096:	f000 fadf 	bl	8001658 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800109a:	2200      	movs	r2, #0
 800109c:	2100      	movs	r1, #0
 800109e:	2026      	movs	r0, #38	@ 0x26
 80010a0:	f000 fa11 	bl	80014c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010a4:	2026      	movs	r0, #38	@ 0x26
 80010a6:	f000 fa2a 	bl	80014fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80010aa:	bf00      	nop
 80010ac:	3728      	adds	r7, #40	@ 0x28
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40004400 	.word	0x40004400
 80010b8:	40023800 	.word	0x40023800
 80010bc:	40020000 	.word	0x40020000

080010c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <NMI_Handler+0x4>

080010c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <HardFault_Handler+0x4>

080010d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <MemManage_Handler+0x4>

080010d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010dc:	bf00      	nop
 80010de:	e7fd      	b.n	80010dc <BusFault_Handler+0x4>

080010e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <UsageFault_Handler+0x4>

080010e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001116:	f000 f8db 	bl	80012d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001124:	4802      	ldr	r0, [pc, #8]	@ (8001130 <USART2_IRQHandler+0x10>)
 8001126:	f001 fea9 	bl	8002e7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200000cc 	.word	0x200000cc

08001134 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001138:	4802      	ldr	r0, [pc, #8]	@ (8001144 <TIM6_DAC_IRQHandler+0x10>)
 800113a:	f001 fb51 	bl	80027e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000084 	.word	0x20000084

08001148 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001150:	4a14      	ldr	r2, [pc, #80]	@ (80011a4 <_sbrk+0x5c>)
 8001152:	4b15      	ldr	r3, [pc, #84]	@ (80011a8 <_sbrk+0x60>)
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800115c:	4b13      	ldr	r3, [pc, #76]	@ (80011ac <_sbrk+0x64>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d102      	bne.n	800116a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001164:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <_sbrk+0x64>)
 8001166:	4a12      	ldr	r2, [pc, #72]	@ (80011b0 <_sbrk+0x68>)
 8001168:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800116a:	4b10      	ldr	r3, [pc, #64]	@ (80011ac <_sbrk+0x64>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4413      	add	r3, r2
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	429a      	cmp	r2, r3
 8001176:	d207      	bcs.n	8001188 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001178:	f002 ff00 	bl	8003f7c <__errno>
 800117c:	4603      	mov	r3, r0
 800117e:	220c      	movs	r2, #12
 8001180:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001182:	f04f 33ff 	mov.w	r3, #4294967295
 8001186:	e009      	b.n	800119c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001188:	4b08      	ldr	r3, [pc, #32]	@ (80011ac <_sbrk+0x64>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800118e:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <_sbrk+0x64>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4413      	add	r3, r2
 8001196:	4a05      	ldr	r2, [pc, #20]	@ (80011ac <_sbrk+0x64>)
 8001198:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800119a:	68fb      	ldr	r3, [r7, #12]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20020000 	.word	0x20020000
 80011a8:	00000400 	.word	0x00000400
 80011ac:	200006b8 	.word	0x200006b8
 80011b0:	20000808 	.word	0x20000808

080011b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <SystemInit+0x20>)
 80011ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011be:	4a05      	ldr	r2, [pc, #20]	@ (80011d4 <SystemInit+0x20>)
 80011c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001210 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80011dc:	f7ff ffea 	bl	80011b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011e0:	480c      	ldr	r0, [pc, #48]	@ (8001214 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011e2:	490d      	ldr	r1, [pc, #52]	@ (8001218 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011e4:	4a0d      	ldr	r2, [pc, #52]	@ (800121c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011e8:	e002      	b.n	80011f0 <LoopCopyDataInit>

080011ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ee:	3304      	adds	r3, #4

080011f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011f4:	d3f9      	bcc.n	80011ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001220 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001224 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011fc:	e001      	b.n	8001202 <LoopFillZerobss>

080011fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001200:	3204      	adds	r2, #4

08001202 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001202:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001204:	d3fb      	bcc.n	80011fe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001206:	f002 febf 	bl	8003f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800120a:	f7ff fcc1 	bl	8000b90 <main>
  bx  lr    
 800120e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001210:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001214:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001218:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800121c:	08004aa0 	.word	0x08004aa0
  ldr r2, =_sbss
 8001220:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001224:	20000808 	.word	0x20000808

08001228 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001228:	e7fe      	b.n	8001228 <ADC_IRQHandler>
	...

0800122c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001230:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <HAL_Init+0x40>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a0d      	ldr	r2, [pc, #52]	@ (800126c <HAL_Init+0x40>)
 8001236:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800123a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800123c:	4b0b      	ldr	r3, [pc, #44]	@ (800126c <HAL_Init+0x40>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a0a      	ldr	r2, [pc, #40]	@ (800126c <HAL_Init+0x40>)
 8001242:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001246:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001248:	4b08      	ldr	r3, [pc, #32]	@ (800126c <HAL_Init+0x40>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a07      	ldr	r2, [pc, #28]	@ (800126c <HAL_Init+0x40>)
 800124e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001252:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001254:	2003      	movs	r0, #3
 8001256:	f000 f92b 	bl	80014b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800125a:	2000      	movs	r0, #0
 800125c:	f000 f808 	bl	8001270 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001260:	f7ff fe8e 	bl	8000f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40023c00 	.word	0x40023c00

08001270 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001278:	4b12      	ldr	r3, [pc, #72]	@ (80012c4 <HAL_InitTick+0x54>)
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <HAL_InitTick+0x58>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	4619      	mov	r1, r3
 8001282:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001286:	fbb3 f3f1 	udiv	r3, r3, r1
 800128a:	fbb2 f3f3 	udiv	r3, r2, r3
 800128e:	4618      	mov	r0, r3
 8001290:	f000 f943 	bl	800151a <HAL_SYSTICK_Config>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e00e      	b.n	80012bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2b0f      	cmp	r3, #15
 80012a2:	d80a      	bhi.n	80012ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012a4:	2200      	movs	r2, #0
 80012a6:	6879      	ldr	r1, [r7, #4]
 80012a8:	f04f 30ff 	mov.w	r0, #4294967295
 80012ac:	f000 f90b 	bl	80014c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012b0:	4a06      	ldr	r2, [pc, #24]	@ (80012cc <HAL_InitTick+0x5c>)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012b6:	2300      	movs	r3, #0
 80012b8:	e000      	b.n	80012bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000000 	.word	0x20000000
 80012c8:	20000008 	.word	0x20000008
 80012cc:	20000004 	.word	0x20000004

080012d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <HAL_IncTick+0x20>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	461a      	mov	r2, r3
 80012da:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <HAL_IncTick+0x24>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4413      	add	r3, r2
 80012e0:	4a04      	ldr	r2, [pc, #16]	@ (80012f4 <HAL_IncTick+0x24>)
 80012e2:	6013      	str	r3, [r2, #0]
}
 80012e4:	bf00      	nop
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	20000008 	.word	0x20000008
 80012f4:	200006bc 	.word	0x200006bc

080012f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  return uwTick;
 80012fc:	4b03      	ldr	r3, [pc, #12]	@ (800130c <HAL_GetTick+0x14>)
 80012fe:	681b      	ldr	r3, [r3, #0]
}
 8001300:	4618      	mov	r0, r3
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	200006bc 	.word	0x200006bc

08001310 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001310:	b480      	push	{r7}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f003 0307 	and.w	r3, r3, #7
 800131e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001320:	4b0c      	ldr	r3, [pc, #48]	@ (8001354 <__NVIC_SetPriorityGrouping+0x44>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001326:	68ba      	ldr	r2, [r7, #8]
 8001328:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800132c:	4013      	ands	r3, r2
 800132e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001338:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800133c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001340:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001342:	4a04      	ldr	r2, [pc, #16]	@ (8001354 <__NVIC_SetPriorityGrouping+0x44>)
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	60d3      	str	r3, [r2, #12]
}
 8001348:	bf00      	nop
 800134a:	3714      	adds	r7, #20
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr
 8001354:	e000ed00 	.word	0xe000ed00

08001358 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800135c:	4b04      	ldr	r3, [pc, #16]	@ (8001370 <__NVIC_GetPriorityGrouping+0x18>)
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	0a1b      	lsrs	r3, r3, #8
 8001362:	f003 0307 	and.w	r3, r3, #7
}
 8001366:	4618      	mov	r0, r3
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	e000ed00 	.word	0xe000ed00

08001374 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800137e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001382:	2b00      	cmp	r3, #0
 8001384:	db0b      	blt.n	800139e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	f003 021f 	and.w	r2, r3, #31
 800138c:	4907      	ldr	r1, [pc, #28]	@ (80013ac <__NVIC_EnableIRQ+0x38>)
 800138e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001392:	095b      	lsrs	r3, r3, #5
 8001394:	2001      	movs	r0, #1
 8001396:	fa00 f202 	lsl.w	r2, r0, r2
 800139a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	e000e100 	.word	0xe000e100

080013b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	6039      	str	r1, [r7, #0]
 80013ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	db0a      	blt.n	80013da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	490c      	ldr	r1, [pc, #48]	@ (80013fc <__NVIC_SetPriority+0x4c>)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	0112      	lsls	r2, r2, #4
 80013d0:	b2d2      	uxtb	r2, r2
 80013d2:	440b      	add	r3, r1
 80013d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013d8:	e00a      	b.n	80013f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	4908      	ldr	r1, [pc, #32]	@ (8001400 <__NVIC_SetPriority+0x50>)
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	f003 030f 	and.w	r3, r3, #15
 80013e6:	3b04      	subs	r3, #4
 80013e8:	0112      	lsls	r2, r2, #4
 80013ea:	b2d2      	uxtb	r2, r2
 80013ec:	440b      	add	r3, r1
 80013ee:	761a      	strb	r2, [r3, #24]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	e000e100 	.word	0xe000e100
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001404:	b480      	push	{r7}
 8001406:	b089      	sub	sp, #36	@ 0x24
 8001408:	af00      	add	r7, sp, #0
 800140a:	60f8      	str	r0, [r7, #12]
 800140c:	60b9      	str	r1, [r7, #8]
 800140e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	f1c3 0307 	rsb	r3, r3, #7
 800141e:	2b04      	cmp	r3, #4
 8001420:	bf28      	it	cs
 8001422:	2304      	movcs	r3, #4
 8001424:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	3304      	adds	r3, #4
 800142a:	2b06      	cmp	r3, #6
 800142c:	d902      	bls.n	8001434 <NVIC_EncodePriority+0x30>
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3b03      	subs	r3, #3
 8001432:	e000      	b.n	8001436 <NVIC_EncodePriority+0x32>
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001438:	f04f 32ff 	mov.w	r2, #4294967295
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	43da      	mvns	r2, r3
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	401a      	ands	r2, r3
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800144c:	f04f 31ff 	mov.w	r1, #4294967295
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	fa01 f303 	lsl.w	r3, r1, r3
 8001456:	43d9      	mvns	r1, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800145c:	4313      	orrs	r3, r2
         );
}
 800145e:	4618      	mov	r0, r3
 8001460:	3724      	adds	r7, #36	@ 0x24
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
	...

0800146c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3b01      	subs	r3, #1
 8001478:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800147c:	d301      	bcc.n	8001482 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800147e:	2301      	movs	r3, #1
 8001480:	e00f      	b.n	80014a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001482:	4a0a      	ldr	r2, [pc, #40]	@ (80014ac <SysTick_Config+0x40>)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3b01      	subs	r3, #1
 8001488:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800148a:	210f      	movs	r1, #15
 800148c:	f04f 30ff 	mov.w	r0, #4294967295
 8001490:	f7ff ff8e 	bl	80013b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001494:	4b05      	ldr	r3, [pc, #20]	@ (80014ac <SysTick_Config+0x40>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800149a:	4b04      	ldr	r3, [pc, #16]	@ (80014ac <SysTick_Config+0x40>)
 800149c:	2207      	movs	r2, #7
 800149e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	e000e010 	.word	0xe000e010

080014b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff ff29 	bl	8001310 <__NVIC_SetPriorityGrouping>
}
 80014be:	bf00      	nop
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b086      	sub	sp, #24
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	4603      	mov	r3, r0
 80014ce:	60b9      	str	r1, [r7, #8]
 80014d0:	607a      	str	r2, [r7, #4]
 80014d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014d8:	f7ff ff3e 	bl	8001358 <__NVIC_GetPriorityGrouping>
 80014dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	68b9      	ldr	r1, [r7, #8]
 80014e2:	6978      	ldr	r0, [r7, #20]
 80014e4:	f7ff ff8e 	bl	8001404 <NVIC_EncodePriority>
 80014e8:	4602      	mov	r2, r0
 80014ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ee:	4611      	mov	r1, r2
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff5d 	bl	80013b0 <__NVIC_SetPriority>
}
 80014f6:	bf00      	nop
 80014f8:	3718      	adds	r7, #24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b082      	sub	sp, #8
 8001502:	af00      	add	r7, sp, #0
 8001504:	4603      	mov	r3, r0
 8001506:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ff31 	bl	8001374 <__NVIC_EnableIRQ>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff ffa2 	bl	800146c <SysTick_Config>
 8001528:	4603      	mov	r3, r0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b084      	sub	sp, #16
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001540:	f7ff feda 	bl	80012f8 <HAL_GetTick>
 8001544:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b02      	cmp	r3, #2
 8001550:	d008      	beq.n	8001564 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2280      	movs	r2, #128	@ 0x80
 8001556:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2200      	movs	r2, #0
 800155c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e052      	b.n	800160a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 0216 	bic.w	r2, r2, #22
 8001572:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	695a      	ldr	r2, [r3, #20]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001582:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001588:	2b00      	cmp	r3, #0
 800158a:	d103      	bne.n	8001594 <HAL_DMA_Abort+0x62>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001590:	2b00      	cmp	r3, #0
 8001592:	d007      	beq.n	80015a4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f022 0208 	bic.w	r2, r2, #8
 80015a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f022 0201 	bic.w	r2, r2, #1
 80015b2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015b4:	e013      	b.n	80015de <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015b6:	f7ff fe9f 	bl	80012f8 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b05      	cmp	r3, #5
 80015c2:	d90c      	bls.n	80015de <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2220      	movs	r2, #32
 80015c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2203      	movs	r2, #3
 80015ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e015      	b.n	800160a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 0301 	and.w	r3, r3, #1
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d1e4      	bne.n	80015b6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015f0:	223f      	movs	r2, #63	@ 0x3f
 80015f2:	409a      	lsls	r2, r3
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001608:	2300      	movs	r3, #0
}
 800160a:	4618      	mov	r0, r3
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d004      	beq.n	8001630 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2280      	movs	r2, #128	@ 0x80
 800162a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e00c      	b.n	800164a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2205      	movs	r2, #5
 8001634:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f022 0201 	bic.w	r2, r2, #1
 8001646:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
	...

08001658 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001658:	b480      	push	{r7}
 800165a:	b089      	sub	sp, #36	@ 0x24
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001666:	2300      	movs	r3, #0
 8001668:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800166a:	2300      	movs	r3, #0
 800166c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
 8001672:	e165      	b.n	8001940 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001674:	2201      	movs	r2, #1
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	697a      	ldr	r2, [r7, #20]
 8001684:	4013      	ands	r3, r2
 8001686:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	429a      	cmp	r2, r3
 800168e:	f040 8154 	bne.w	800193a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f003 0303 	and.w	r3, r3, #3
 800169a:	2b01      	cmp	r3, #1
 800169c:	d005      	beq.n	80016aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d130      	bne.n	800170c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	2203      	movs	r2, #3
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	43db      	mvns	r3, r3
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	4013      	ands	r3, r2
 80016c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	68da      	ldr	r2, [r3, #12]
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	69ba      	ldr	r2, [r7, #24]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016e0:	2201      	movs	r2, #1
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	4013      	ands	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	091b      	lsrs	r3, r3, #4
 80016f6:	f003 0201 	and.w	r2, r3, #1
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	4313      	orrs	r3, r2
 8001704:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 0303 	and.w	r3, r3, #3
 8001714:	2b03      	cmp	r3, #3
 8001716:	d017      	beq.n	8001748 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	2203      	movs	r2, #3
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	4013      	ands	r3, r2
 800172e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4313      	orrs	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f003 0303 	and.w	r3, r3, #3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d123      	bne.n	800179c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	08da      	lsrs	r2, r3, #3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	3208      	adds	r2, #8
 800175c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001760:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	220f      	movs	r2, #15
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	43db      	mvns	r3, r3
 8001772:	69ba      	ldr	r2, [r7, #24]
 8001774:	4013      	ands	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	691a      	ldr	r2, [r3, #16]
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4313      	orrs	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	08da      	lsrs	r2, r3, #3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3208      	adds	r2, #8
 8001796:	69b9      	ldr	r1, [r7, #24]
 8001798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	2203      	movs	r2, #3
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	43db      	mvns	r3, r3
 80017ae:	69ba      	ldr	r2, [r7, #24]
 80017b0:	4013      	ands	r3, r2
 80017b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f003 0203 	and.w	r2, r3, #3
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	f000 80ae 	beq.w	800193a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	4b5d      	ldr	r3, [pc, #372]	@ (8001958 <HAL_GPIO_Init+0x300>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e6:	4a5c      	ldr	r2, [pc, #368]	@ (8001958 <HAL_GPIO_Init+0x300>)
 80017e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80017ee:	4b5a      	ldr	r3, [pc, #360]	@ (8001958 <HAL_GPIO_Init+0x300>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017fa:	4a58      	ldr	r2, [pc, #352]	@ (800195c <HAL_GPIO_Init+0x304>)
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	089b      	lsrs	r3, r3, #2
 8001800:	3302      	adds	r3, #2
 8001802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001806:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	f003 0303 	and.w	r3, r3, #3
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	220f      	movs	r2, #15
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	43db      	mvns	r3, r3
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	4013      	ands	r3, r2
 800181c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a4f      	ldr	r2, [pc, #316]	@ (8001960 <HAL_GPIO_Init+0x308>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d025      	beq.n	8001872 <HAL_GPIO_Init+0x21a>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a4e      	ldr	r2, [pc, #312]	@ (8001964 <HAL_GPIO_Init+0x30c>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d01f      	beq.n	800186e <HAL_GPIO_Init+0x216>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a4d      	ldr	r2, [pc, #308]	@ (8001968 <HAL_GPIO_Init+0x310>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d019      	beq.n	800186a <HAL_GPIO_Init+0x212>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a4c      	ldr	r2, [pc, #304]	@ (800196c <HAL_GPIO_Init+0x314>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d013      	beq.n	8001866 <HAL_GPIO_Init+0x20e>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a4b      	ldr	r2, [pc, #300]	@ (8001970 <HAL_GPIO_Init+0x318>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d00d      	beq.n	8001862 <HAL_GPIO_Init+0x20a>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a4a      	ldr	r2, [pc, #296]	@ (8001974 <HAL_GPIO_Init+0x31c>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d007      	beq.n	800185e <HAL_GPIO_Init+0x206>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a49      	ldr	r2, [pc, #292]	@ (8001978 <HAL_GPIO_Init+0x320>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d101      	bne.n	800185a <HAL_GPIO_Init+0x202>
 8001856:	2306      	movs	r3, #6
 8001858:	e00c      	b.n	8001874 <HAL_GPIO_Init+0x21c>
 800185a:	2307      	movs	r3, #7
 800185c:	e00a      	b.n	8001874 <HAL_GPIO_Init+0x21c>
 800185e:	2305      	movs	r3, #5
 8001860:	e008      	b.n	8001874 <HAL_GPIO_Init+0x21c>
 8001862:	2304      	movs	r3, #4
 8001864:	e006      	b.n	8001874 <HAL_GPIO_Init+0x21c>
 8001866:	2303      	movs	r3, #3
 8001868:	e004      	b.n	8001874 <HAL_GPIO_Init+0x21c>
 800186a:	2302      	movs	r3, #2
 800186c:	e002      	b.n	8001874 <HAL_GPIO_Init+0x21c>
 800186e:	2301      	movs	r3, #1
 8001870:	e000      	b.n	8001874 <HAL_GPIO_Init+0x21c>
 8001872:	2300      	movs	r3, #0
 8001874:	69fa      	ldr	r2, [r7, #28]
 8001876:	f002 0203 	and.w	r2, r2, #3
 800187a:	0092      	lsls	r2, r2, #2
 800187c:	4093      	lsls	r3, r2
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	4313      	orrs	r3, r2
 8001882:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001884:	4935      	ldr	r1, [pc, #212]	@ (800195c <HAL_GPIO_Init+0x304>)
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	089b      	lsrs	r3, r3, #2
 800188a:	3302      	adds	r3, #2
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001892:	4b3a      	ldr	r3, [pc, #232]	@ (800197c <HAL_GPIO_Init+0x324>)
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	43db      	mvns	r3, r3
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	4013      	ands	r3, r2
 80018a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018b6:	4a31      	ldr	r2, [pc, #196]	@ (800197c <HAL_GPIO_Init+0x324>)
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018bc:	4b2f      	ldr	r3, [pc, #188]	@ (800197c <HAL_GPIO_Init+0x324>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	43db      	mvns	r3, r3
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	4013      	ands	r3, r2
 80018ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d003      	beq.n	80018e0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	4313      	orrs	r3, r2
 80018de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018e0:	4a26      	ldr	r2, [pc, #152]	@ (800197c <HAL_GPIO_Init+0x324>)
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018e6:	4b25      	ldr	r3, [pc, #148]	@ (800197c <HAL_GPIO_Init+0x324>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	43db      	mvns	r3, r3
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	4013      	ands	r3, r2
 80018f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d003      	beq.n	800190a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	4313      	orrs	r3, r2
 8001908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800190a:	4a1c      	ldr	r2, [pc, #112]	@ (800197c <HAL_GPIO_Init+0x324>)
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001910:	4b1a      	ldr	r3, [pc, #104]	@ (800197c <HAL_GPIO_Init+0x324>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	43db      	mvns	r3, r3
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	4013      	ands	r3, r2
 800191e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d003      	beq.n	8001934 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	4313      	orrs	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001934:	4a11      	ldr	r2, [pc, #68]	@ (800197c <HAL_GPIO_Init+0x324>)
 8001936:	69bb      	ldr	r3, [r7, #24]
 8001938:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	3301      	adds	r3, #1
 800193e:	61fb      	str	r3, [r7, #28]
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	2b0f      	cmp	r3, #15
 8001944:	f67f ae96 	bls.w	8001674 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001948:	bf00      	nop
 800194a:	bf00      	nop
 800194c:	3724      	adds	r7, #36	@ 0x24
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	40023800 	.word	0x40023800
 800195c:	40013800 	.word	0x40013800
 8001960:	40020000 	.word	0x40020000
 8001964:	40020400 	.word	0x40020400
 8001968:	40020800 	.word	0x40020800
 800196c:	40020c00 	.word	0x40020c00
 8001970:	40021000 	.word	0x40021000
 8001974:	40021400 	.word	0x40021400
 8001978:	40021800 	.word	0x40021800
 800197c:	40013c00 	.word	0x40013c00

08001980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	807b      	strh	r3, [r7, #2]
 800198c:	4613      	mov	r3, r2
 800198e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001990:	787b      	ldrb	r3, [r7, #1]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d003      	beq.n	800199e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001996:	887a      	ldrh	r2, [r7, #2]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800199c:	e003      	b.n	80019a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800199e:	887b      	ldrh	r3, [r7, #2]
 80019a0:	041a      	lsls	r2, r3, #16
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	619a      	str	r2, [r3, #24]
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019b2:	b480      	push	{r7}
 80019b4:	b085      	sub	sp, #20
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
 80019ba:	460b      	mov	r3, r1
 80019bc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019c4:	887a      	ldrh	r2, [r7, #2]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	4013      	ands	r3, r2
 80019ca:	041a      	lsls	r2, r3, #16
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	43d9      	mvns	r1, r3
 80019d0:	887b      	ldrh	r3, [r7, #2]
 80019d2:	400b      	ands	r3, r1
 80019d4:	431a      	orrs	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	619a      	str	r2, [r3, #24]
}
 80019da:	bf00      	nop
 80019dc:	3714      	adds	r7, #20
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b084      	sub	sp, #16
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d101      	bne.n	80019f8 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e036      	b.n	8001a66 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8001a00:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f245 5255 	movw	r2, #21845	@ 0x5555
 8001a0a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	6852      	ldr	r2, [r2, #4]
 8001a14:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	6892      	ldr	r2, [r2, #8]
 8001a1e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001a20:	f7ff fc6a 	bl	80012f8 <HAL_GetTick>
 8001a24:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001a26:	e011      	b.n	8001a4c <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001a28:	f7ff fc66 	bl	80012f8 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	f641 0201 	movw	r2, #6145	@ 0x1801
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d908      	bls.n	8001a4c <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	e00c      	b.n	8001a66 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	f003 0303 	and.w	r3, r3, #3
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1e6      	bne.n	8001a28 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8001a62:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b083      	sub	sp, #12
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8001a7e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
	...

08001a90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e0cc      	b.n	8001c3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001aa4:	4b68      	ldr	r3, [pc, #416]	@ (8001c48 <HAL_RCC_ClockConfig+0x1b8>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 030f 	and.w	r3, r3, #15
 8001aac:	683a      	ldr	r2, [r7, #0]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d90c      	bls.n	8001acc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab2:	4b65      	ldr	r3, [pc, #404]	@ (8001c48 <HAL_RCC_ClockConfig+0x1b8>)
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	b2d2      	uxtb	r2, r2
 8001ab8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aba:	4b63      	ldr	r3, [pc, #396]	@ (8001c48 <HAL_RCC_ClockConfig+0x1b8>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 030f 	and.w	r3, r3, #15
 8001ac2:	683a      	ldr	r2, [r7, #0]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d001      	beq.n	8001acc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e0b8      	b.n	8001c3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d020      	beq.n	8001b1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0304 	and.w	r3, r3, #4
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d005      	beq.n	8001af0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ae4:	4b59      	ldr	r3, [pc, #356]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	4a58      	ldr	r2, [pc, #352]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001aea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001aee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0308 	and.w	r3, r3, #8
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d005      	beq.n	8001b08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001afc:	4b53      	ldr	r3, [pc, #332]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	4a52      	ldr	r2, [pc, #328]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001b02:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b08:	4b50      	ldr	r3, [pc, #320]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	494d      	ldr	r1, [pc, #308]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001b16:	4313      	orrs	r3, r2
 8001b18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d044      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d107      	bne.n	8001b3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2e:	4b47      	ldr	r3, [pc, #284]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d119      	bne.n	8001b6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e07f      	b.n	8001c3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d003      	beq.n	8001b4e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b4a:	2b03      	cmp	r3, #3
 8001b4c:	d107      	bne.n	8001b5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d109      	bne.n	8001b6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e06f      	b.n	8001c3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b5e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e067      	b.n	8001c3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b6e:	4b37      	ldr	r3, [pc, #220]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f023 0203 	bic.w	r2, r3, #3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	4934      	ldr	r1, [pc, #208]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b80:	f7ff fbba 	bl	80012f8 <HAL_GetTick>
 8001b84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b86:	e00a      	b.n	8001b9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b88:	f7ff fbb6 	bl	80012f8 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e04f      	b.n	8001c3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b9e:	4b2b      	ldr	r3, [pc, #172]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 020c 	and.w	r2, r3, #12
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d1eb      	bne.n	8001b88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bb0:	4b25      	ldr	r3, [pc, #148]	@ (8001c48 <HAL_RCC_ClockConfig+0x1b8>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 030f 	and.w	r3, r3, #15
 8001bb8:	683a      	ldr	r2, [r7, #0]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d20c      	bcs.n	8001bd8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bbe:	4b22      	ldr	r3, [pc, #136]	@ (8001c48 <HAL_RCC_ClockConfig+0x1b8>)
 8001bc0:	683a      	ldr	r2, [r7, #0]
 8001bc2:	b2d2      	uxtb	r2, r2
 8001bc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bc6:	4b20      	ldr	r3, [pc, #128]	@ (8001c48 <HAL_RCC_ClockConfig+0x1b8>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 030f 	and.w	r3, r3, #15
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d001      	beq.n	8001bd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e032      	b.n	8001c3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0304 	and.w	r3, r3, #4
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d008      	beq.n	8001bf6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001be4:	4b19      	ldr	r3, [pc, #100]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	4916      	ldr	r1, [pc, #88]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0308 	and.w	r3, r3, #8
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d009      	beq.n	8001c16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c02:	4b12      	ldr	r3, [pc, #72]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	691b      	ldr	r3, [r3, #16]
 8001c0e:	00db      	lsls	r3, r3, #3
 8001c10:	490e      	ldr	r1, [pc, #56]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001c12:	4313      	orrs	r3, r2
 8001c14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c16:	f000 f855 	bl	8001cc4 <HAL_RCC_GetSysClockFreq>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c4c <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	091b      	lsrs	r3, r3, #4
 8001c22:	f003 030f 	and.w	r3, r3, #15
 8001c26:	490a      	ldr	r1, [pc, #40]	@ (8001c50 <HAL_RCC_ClockConfig+0x1c0>)
 8001c28:	5ccb      	ldrb	r3, [r1, r3]
 8001c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c2e:	4a09      	ldr	r2, [pc, #36]	@ (8001c54 <HAL_RCC_ClockConfig+0x1c4>)
 8001c30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001c32:	4b09      	ldr	r3, [pc, #36]	@ (8001c58 <HAL_RCC_ClockConfig+0x1c8>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff fb1a 	bl	8001270 <HAL_InitTick>

  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40023c00 	.word	0x40023c00
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	08004944 	.word	0x08004944
 8001c54:	20000000 	.word	0x20000000
 8001c58:	20000004 	.word	0x20000004

08001c5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c60:	4b03      	ldr	r3, [pc, #12]	@ (8001c70 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c62:	681b      	ldr	r3, [r3, #0]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	20000000 	.word	0x20000000

08001c74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c78:	f7ff fff0 	bl	8001c5c <HAL_RCC_GetHCLKFreq>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	4b05      	ldr	r3, [pc, #20]	@ (8001c94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	0a9b      	lsrs	r3, r3, #10
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	4903      	ldr	r1, [pc, #12]	@ (8001c98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c8a:	5ccb      	ldrb	r3, [r1, r3]
 8001c8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	40023800 	.word	0x40023800
 8001c98:	08004954 	.word	0x08004954

08001c9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ca0:	f7ff ffdc 	bl	8001c5c <HAL_RCC_GetHCLKFreq>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	4b05      	ldr	r3, [pc, #20]	@ (8001cbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	0b5b      	lsrs	r3, r3, #13
 8001cac:	f003 0307 	and.w	r3, r3, #7
 8001cb0:	4903      	ldr	r1, [pc, #12]	@ (8001cc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cb2:	5ccb      	ldrb	r3, [r1, r3]
 8001cb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	08004954 	.word	0x08004954

08001cc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cc8:	b0ae      	sub	sp, #184	@ 0xb8
 8001cca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cea:	4bcb      	ldr	r3, [pc, #812]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x354>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f003 030c 	and.w	r3, r3, #12
 8001cf2:	2b0c      	cmp	r3, #12
 8001cf4:	f200 8206 	bhi.w	8002104 <HAL_RCC_GetSysClockFreq+0x440>
 8001cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8001d00 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cfe:	bf00      	nop
 8001d00:	08001d35 	.word	0x08001d35
 8001d04:	08002105 	.word	0x08002105
 8001d08:	08002105 	.word	0x08002105
 8001d0c:	08002105 	.word	0x08002105
 8001d10:	08001d3d 	.word	0x08001d3d
 8001d14:	08002105 	.word	0x08002105
 8001d18:	08002105 	.word	0x08002105
 8001d1c:	08002105 	.word	0x08002105
 8001d20:	08001d45 	.word	0x08001d45
 8001d24:	08002105 	.word	0x08002105
 8001d28:	08002105 	.word	0x08002105
 8001d2c:	08002105 	.word	0x08002105
 8001d30:	08001f35 	.word	0x08001f35
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d34:	4bb9      	ldr	r3, [pc, #740]	@ (800201c <HAL_RCC_GetSysClockFreq+0x358>)
 8001d36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001d3a:	e1e7      	b.n	800210c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d3c:	4bb8      	ldr	r3, [pc, #736]	@ (8002020 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001d3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001d42:	e1e3      	b.n	800210c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d44:	4bb4      	ldr	r3, [pc, #720]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d50:	4bb1      	ldr	r3, [pc, #708]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d071      	beq.n	8001e40 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d5c:	4bae      	ldr	r3, [pc, #696]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	099b      	lsrs	r3, r3, #6
 8001d62:	2200      	movs	r2, #0
 8001d64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001d68:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001d6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001d70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001d78:	2300      	movs	r3, #0
 8001d7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001d7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001d82:	4622      	mov	r2, r4
 8001d84:	462b      	mov	r3, r5
 8001d86:	f04f 0000 	mov.w	r0, #0
 8001d8a:	f04f 0100 	mov.w	r1, #0
 8001d8e:	0159      	lsls	r1, r3, #5
 8001d90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d94:	0150      	lsls	r0, r2, #5
 8001d96:	4602      	mov	r2, r0
 8001d98:	460b      	mov	r3, r1
 8001d9a:	4621      	mov	r1, r4
 8001d9c:	1a51      	subs	r1, r2, r1
 8001d9e:	6439      	str	r1, [r7, #64]	@ 0x40
 8001da0:	4629      	mov	r1, r5
 8001da2:	eb63 0301 	sbc.w	r3, r3, r1
 8001da6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	f04f 0300 	mov.w	r3, #0
 8001db0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001db4:	4649      	mov	r1, r9
 8001db6:	018b      	lsls	r3, r1, #6
 8001db8:	4641      	mov	r1, r8
 8001dba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dbe:	4641      	mov	r1, r8
 8001dc0:	018a      	lsls	r2, r1, #6
 8001dc2:	4641      	mov	r1, r8
 8001dc4:	1a51      	subs	r1, r2, r1
 8001dc6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001dc8:	4649      	mov	r1, r9
 8001dca:	eb63 0301 	sbc.w	r3, r3, r1
 8001dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001dd0:	f04f 0200 	mov.w	r2, #0
 8001dd4:	f04f 0300 	mov.w	r3, #0
 8001dd8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001ddc:	4649      	mov	r1, r9
 8001dde:	00cb      	lsls	r3, r1, #3
 8001de0:	4641      	mov	r1, r8
 8001de2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001de6:	4641      	mov	r1, r8
 8001de8:	00ca      	lsls	r2, r1, #3
 8001dea:	4610      	mov	r0, r2
 8001dec:	4619      	mov	r1, r3
 8001dee:	4603      	mov	r3, r0
 8001df0:	4622      	mov	r2, r4
 8001df2:	189b      	adds	r3, r3, r2
 8001df4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001df6:	462b      	mov	r3, r5
 8001df8:	460a      	mov	r2, r1
 8001dfa:	eb42 0303 	adc.w	r3, r2, r3
 8001dfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	f04f 0300 	mov.w	r3, #0
 8001e08:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001e0c:	4629      	mov	r1, r5
 8001e0e:	024b      	lsls	r3, r1, #9
 8001e10:	4621      	mov	r1, r4
 8001e12:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e16:	4621      	mov	r1, r4
 8001e18:	024a      	lsls	r2, r1, #9
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e22:	2200      	movs	r2, #0
 8001e24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001e28:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001e2c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001e30:	f7fe fa56 	bl	80002e0 <__aeabi_uldivmod>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4613      	mov	r3, r2
 8001e3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001e3e:	e067      	b.n	8001f10 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e40:	4b75      	ldr	r3, [pc, #468]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	099b      	lsrs	r3, r3, #6
 8001e46:	2200      	movs	r2, #0
 8001e48:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001e4c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001e50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001e5e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001e62:	4622      	mov	r2, r4
 8001e64:	462b      	mov	r3, r5
 8001e66:	f04f 0000 	mov.w	r0, #0
 8001e6a:	f04f 0100 	mov.w	r1, #0
 8001e6e:	0159      	lsls	r1, r3, #5
 8001e70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e74:	0150      	lsls	r0, r2, #5
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	4621      	mov	r1, r4
 8001e7c:	1a51      	subs	r1, r2, r1
 8001e7e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001e80:	4629      	mov	r1, r5
 8001e82:	eb63 0301 	sbc.w	r3, r3, r1
 8001e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	f04f 0300 	mov.w	r3, #0
 8001e90:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001e94:	4649      	mov	r1, r9
 8001e96:	018b      	lsls	r3, r1, #6
 8001e98:	4641      	mov	r1, r8
 8001e9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e9e:	4641      	mov	r1, r8
 8001ea0:	018a      	lsls	r2, r1, #6
 8001ea2:	4641      	mov	r1, r8
 8001ea4:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ea8:	4649      	mov	r1, r9
 8001eaa:	eb63 0b01 	sbc.w	fp, r3, r1
 8001eae:	f04f 0200 	mov.w	r2, #0
 8001eb2:	f04f 0300 	mov.w	r3, #0
 8001eb6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001eba:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001ebe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001ec2:	4692      	mov	sl, r2
 8001ec4:	469b      	mov	fp, r3
 8001ec6:	4623      	mov	r3, r4
 8001ec8:	eb1a 0303 	adds.w	r3, sl, r3
 8001ecc:	623b      	str	r3, [r7, #32]
 8001ece:	462b      	mov	r3, r5
 8001ed0:	eb4b 0303 	adc.w	r3, fp, r3
 8001ed4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	f04f 0300 	mov.w	r3, #0
 8001ede:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001ee2:	4629      	mov	r1, r5
 8001ee4:	028b      	lsls	r3, r1, #10
 8001ee6:	4621      	mov	r1, r4
 8001ee8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001eec:	4621      	mov	r1, r4
 8001eee:	028a      	lsls	r2, r1, #10
 8001ef0:	4610      	mov	r0, r2
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ef8:	2200      	movs	r2, #0
 8001efa:	673b      	str	r3, [r7, #112]	@ 0x70
 8001efc:	677a      	str	r2, [r7, #116]	@ 0x74
 8001efe:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001f02:	f7fe f9ed 	bl	80002e0 <__aeabi_uldivmod>
 8001f06:	4602      	mov	r2, r0
 8001f08:	460b      	mov	r3, r1
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001f10:	4b41      	ldr	r3, [pc, #260]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	0c1b      	lsrs	r3, r3, #16
 8001f16:	f003 0303 	and.w	r3, r3, #3
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001f22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001f26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f32:	e0eb      	b.n	800210c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f34:	4b38      	ldr	r3, [pc, #224]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f40:	4b35      	ldr	r3, [pc, #212]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d06b      	beq.n	8002024 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f4c:	4b32      	ldr	r3, [pc, #200]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	099b      	lsrs	r3, r3, #6
 8001f52:	2200      	movs	r2, #0
 8001f54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001f56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001f58:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001f5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f5e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001f60:	2300      	movs	r3, #0
 8001f62:	667b      	str	r3, [r7, #100]	@ 0x64
 8001f64:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001f68:	4622      	mov	r2, r4
 8001f6a:	462b      	mov	r3, r5
 8001f6c:	f04f 0000 	mov.w	r0, #0
 8001f70:	f04f 0100 	mov.w	r1, #0
 8001f74:	0159      	lsls	r1, r3, #5
 8001f76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f7a:	0150      	lsls	r0, r2, #5
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	4621      	mov	r1, r4
 8001f82:	1a51      	subs	r1, r2, r1
 8001f84:	61b9      	str	r1, [r7, #24]
 8001f86:	4629      	mov	r1, r5
 8001f88:	eb63 0301 	sbc.w	r3, r3, r1
 8001f8c:	61fb      	str	r3, [r7, #28]
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	f04f 0300 	mov.w	r3, #0
 8001f96:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001f9a:	4659      	mov	r1, fp
 8001f9c:	018b      	lsls	r3, r1, #6
 8001f9e:	4651      	mov	r1, sl
 8001fa0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fa4:	4651      	mov	r1, sl
 8001fa6:	018a      	lsls	r2, r1, #6
 8001fa8:	4651      	mov	r1, sl
 8001faa:	ebb2 0801 	subs.w	r8, r2, r1
 8001fae:	4659      	mov	r1, fp
 8001fb0:	eb63 0901 	sbc.w	r9, r3, r1
 8001fb4:	f04f 0200 	mov.w	r2, #0
 8001fb8:	f04f 0300 	mov.w	r3, #0
 8001fbc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fc0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fc4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001fc8:	4690      	mov	r8, r2
 8001fca:	4699      	mov	r9, r3
 8001fcc:	4623      	mov	r3, r4
 8001fce:	eb18 0303 	adds.w	r3, r8, r3
 8001fd2:	613b      	str	r3, [r7, #16]
 8001fd4:	462b      	mov	r3, r5
 8001fd6:	eb49 0303 	adc.w	r3, r9, r3
 8001fda:	617b      	str	r3, [r7, #20]
 8001fdc:	f04f 0200 	mov.w	r2, #0
 8001fe0:	f04f 0300 	mov.w	r3, #0
 8001fe4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001fe8:	4629      	mov	r1, r5
 8001fea:	024b      	lsls	r3, r1, #9
 8001fec:	4621      	mov	r1, r4
 8001fee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ff2:	4621      	mov	r1, r4
 8001ff4:	024a      	lsls	r2, r1, #9
 8001ff6:	4610      	mov	r0, r2
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ffe:	2200      	movs	r2, #0
 8002000:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002002:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002004:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002008:	f7fe f96a 	bl	80002e0 <__aeabi_uldivmod>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4613      	mov	r3, r2
 8002012:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002016:	e065      	b.n	80020e4 <HAL_RCC_GetSysClockFreq+0x420>
 8002018:	40023800 	.word	0x40023800
 800201c:	00f42400 	.word	0x00f42400
 8002020:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002024:	4b3d      	ldr	r3, [pc, #244]	@ (800211c <HAL_RCC_GetSysClockFreq+0x458>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	099b      	lsrs	r3, r3, #6
 800202a:	2200      	movs	r2, #0
 800202c:	4618      	mov	r0, r3
 800202e:	4611      	mov	r1, r2
 8002030:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002034:	653b      	str	r3, [r7, #80]	@ 0x50
 8002036:	2300      	movs	r3, #0
 8002038:	657b      	str	r3, [r7, #84]	@ 0x54
 800203a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800203e:	4642      	mov	r2, r8
 8002040:	464b      	mov	r3, r9
 8002042:	f04f 0000 	mov.w	r0, #0
 8002046:	f04f 0100 	mov.w	r1, #0
 800204a:	0159      	lsls	r1, r3, #5
 800204c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002050:	0150      	lsls	r0, r2, #5
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	4641      	mov	r1, r8
 8002058:	1a51      	subs	r1, r2, r1
 800205a:	60b9      	str	r1, [r7, #8]
 800205c:	4649      	mov	r1, r9
 800205e:	eb63 0301 	sbc.w	r3, r3, r1
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	f04f 0200 	mov.w	r2, #0
 8002068:	f04f 0300 	mov.w	r3, #0
 800206c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002070:	4659      	mov	r1, fp
 8002072:	018b      	lsls	r3, r1, #6
 8002074:	4651      	mov	r1, sl
 8002076:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800207a:	4651      	mov	r1, sl
 800207c:	018a      	lsls	r2, r1, #6
 800207e:	4651      	mov	r1, sl
 8002080:	1a54      	subs	r4, r2, r1
 8002082:	4659      	mov	r1, fp
 8002084:	eb63 0501 	sbc.w	r5, r3, r1
 8002088:	f04f 0200 	mov.w	r2, #0
 800208c:	f04f 0300 	mov.w	r3, #0
 8002090:	00eb      	lsls	r3, r5, #3
 8002092:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002096:	00e2      	lsls	r2, r4, #3
 8002098:	4614      	mov	r4, r2
 800209a:	461d      	mov	r5, r3
 800209c:	4643      	mov	r3, r8
 800209e:	18e3      	adds	r3, r4, r3
 80020a0:	603b      	str	r3, [r7, #0]
 80020a2:	464b      	mov	r3, r9
 80020a4:	eb45 0303 	adc.w	r3, r5, r3
 80020a8:	607b      	str	r3, [r7, #4]
 80020aa:	f04f 0200 	mov.w	r2, #0
 80020ae:	f04f 0300 	mov.w	r3, #0
 80020b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020b6:	4629      	mov	r1, r5
 80020b8:	028b      	lsls	r3, r1, #10
 80020ba:	4621      	mov	r1, r4
 80020bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020c0:	4621      	mov	r1, r4
 80020c2:	028a      	lsls	r2, r1, #10
 80020c4:	4610      	mov	r0, r2
 80020c6:	4619      	mov	r1, r3
 80020c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80020cc:	2200      	movs	r2, #0
 80020ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80020d0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80020d2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80020d6:	f7fe f903 	bl	80002e0 <__aeabi_uldivmod>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4613      	mov	r3, r2
 80020e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80020e4:	4b0d      	ldr	r3, [pc, #52]	@ (800211c <HAL_RCC_GetSysClockFreq+0x458>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	0f1b      	lsrs	r3, r3, #28
 80020ea:	f003 0307 	and.w	r3, r3, #7
 80020ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80020f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80020f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80020fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002102:	e003      	b.n	800210c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002104:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002106:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800210a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800210c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002110:	4618      	mov	r0, r3
 8002112:	37b8      	adds	r7, #184	@ 0xb8
 8002114:	46bd      	mov	sp, r7
 8002116:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800
 8002120:	00f42400 	.word	0x00f42400

08002124 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e28d      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	2b00      	cmp	r3, #0
 8002140:	f000 8083 	beq.w	800224a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002144:	4b94      	ldr	r3, [pc, #592]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f003 030c 	and.w	r3, r3, #12
 800214c:	2b04      	cmp	r3, #4
 800214e:	d019      	beq.n	8002184 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002150:	4b91      	ldr	r3, [pc, #580]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f003 030c 	and.w	r3, r3, #12
        || \
 8002158:	2b08      	cmp	r3, #8
 800215a:	d106      	bne.n	800216a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800215c:	4b8e      	ldr	r3, [pc, #568]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002164:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002168:	d00c      	beq.n	8002184 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800216a:	4b8b      	ldr	r3, [pc, #556]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002172:	2b0c      	cmp	r3, #12
 8002174:	d112      	bne.n	800219c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002176:	4b88      	ldr	r3, [pc, #544]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800217e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002182:	d10b      	bne.n	800219c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002184:	4b84      	ldr	r3, [pc, #528]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d05b      	beq.n	8002248 <HAL_RCC_OscConfig+0x124>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d157      	bne.n	8002248 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e25a      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021a4:	d106      	bne.n	80021b4 <HAL_RCC_OscConfig+0x90>
 80021a6:	4b7c      	ldr	r3, [pc, #496]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a7b      	ldr	r2, [pc, #492]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80021ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021b0:	6013      	str	r3, [r2, #0]
 80021b2:	e01d      	b.n	80021f0 <HAL_RCC_OscConfig+0xcc>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021bc:	d10c      	bne.n	80021d8 <HAL_RCC_OscConfig+0xb4>
 80021be:	4b76      	ldr	r3, [pc, #472]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a75      	ldr	r2, [pc, #468]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80021c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021c8:	6013      	str	r3, [r2, #0]
 80021ca:	4b73      	ldr	r3, [pc, #460]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a72      	ldr	r2, [pc, #456]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80021d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	e00b      	b.n	80021f0 <HAL_RCC_OscConfig+0xcc>
 80021d8:	4b6f      	ldr	r3, [pc, #444]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a6e      	ldr	r2, [pc, #440]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80021de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021e2:	6013      	str	r3, [r2, #0]
 80021e4:	4b6c      	ldr	r3, [pc, #432]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a6b      	ldr	r2, [pc, #428]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80021ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d013      	beq.n	8002220 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f8:	f7ff f87e 	bl	80012f8 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002200:	f7ff f87a 	bl	80012f8 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b64      	cmp	r3, #100	@ 0x64
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e21f      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002212:	4b61      	ldr	r3, [pc, #388]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f0      	beq.n	8002200 <HAL_RCC_OscConfig+0xdc>
 800221e:	e014      	b.n	800224a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002220:	f7ff f86a 	bl	80012f8 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002228:	f7ff f866 	bl	80012f8 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b64      	cmp	r3, #100	@ 0x64
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e20b      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800223a:	4b57      	ldr	r3, [pc, #348]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1f0      	bne.n	8002228 <HAL_RCC_OscConfig+0x104>
 8002246:	e000      	b.n	800224a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d06f      	beq.n	8002336 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002256:	4b50      	ldr	r3, [pc, #320]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 030c 	and.w	r3, r3, #12
 800225e:	2b00      	cmp	r3, #0
 8002260:	d017      	beq.n	8002292 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002262:	4b4d      	ldr	r3, [pc, #308]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 030c 	and.w	r3, r3, #12
        || \
 800226a:	2b08      	cmp	r3, #8
 800226c:	d105      	bne.n	800227a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800226e:	4b4a      	ldr	r3, [pc, #296]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00b      	beq.n	8002292 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800227a:	4b47      	ldr	r3, [pc, #284]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002282:	2b0c      	cmp	r3, #12
 8002284:	d11c      	bne.n	80022c0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002286:	4b44      	ldr	r3, [pc, #272]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d116      	bne.n	80022c0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002292:	4b41      	ldr	r3, [pc, #260]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d005      	beq.n	80022aa <HAL_RCC_OscConfig+0x186>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d001      	beq.n	80022aa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e1d3      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	4937      	ldr	r1, [pc, #220]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80022ba:	4313      	orrs	r3, r2
 80022bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022be:	e03a      	b.n	8002336 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d020      	beq.n	800230a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022c8:	4b34      	ldr	r3, [pc, #208]	@ (800239c <HAL_RCC_OscConfig+0x278>)
 80022ca:	2201      	movs	r2, #1
 80022cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ce:	f7ff f813 	bl	80012f8 <HAL_GetTick>
 80022d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022d4:	e008      	b.n	80022e8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022d6:	f7ff f80f 	bl	80012f8 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e1b4      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d0f0      	beq.n	80022d6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f4:	4b28      	ldr	r3, [pc, #160]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	4925      	ldr	r1, [pc, #148]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 8002304:	4313      	orrs	r3, r2
 8002306:	600b      	str	r3, [r1, #0]
 8002308:	e015      	b.n	8002336 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800230a:	4b24      	ldr	r3, [pc, #144]	@ (800239c <HAL_RCC_OscConfig+0x278>)
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002310:	f7fe fff2 	bl	80012f8 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002318:	f7fe ffee 	bl	80012f8 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e193      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800232a:	4b1b      	ldr	r3, [pc, #108]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1f0      	bne.n	8002318 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0308 	and.w	r3, r3, #8
 800233e:	2b00      	cmp	r3, #0
 8002340:	d036      	beq.n	80023b0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d016      	beq.n	8002378 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800234a:	4b15      	ldr	r3, [pc, #84]	@ (80023a0 <HAL_RCC_OscConfig+0x27c>)
 800234c:	2201      	movs	r2, #1
 800234e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002350:	f7fe ffd2 	bl	80012f8 <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002358:	f7fe ffce 	bl	80012f8 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e173      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800236a:	4b0b      	ldr	r3, [pc, #44]	@ (8002398 <HAL_RCC_OscConfig+0x274>)
 800236c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0f0      	beq.n	8002358 <HAL_RCC_OscConfig+0x234>
 8002376:	e01b      	b.n	80023b0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002378:	4b09      	ldr	r3, [pc, #36]	@ (80023a0 <HAL_RCC_OscConfig+0x27c>)
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237e:	f7fe ffbb 	bl	80012f8 <HAL_GetTick>
 8002382:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002384:	e00e      	b.n	80023a4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002386:	f7fe ffb7 	bl	80012f8 <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d907      	bls.n	80023a4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e15c      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
 8002398:	40023800 	.word	0x40023800
 800239c:	42470000 	.word	0x42470000
 80023a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023a4:	4b8a      	ldr	r3, [pc, #552]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80023a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d1ea      	bne.n	8002386 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f000 8097 	beq.w	80024ec <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023be:	2300      	movs	r3, #0
 80023c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023c2:	4b83      	ldr	r3, [pc, #524]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d10f      	bne.n	80023ee <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60bb      	str	r3, [r7, #8]
 80023d2:	4b7f      	ldr	r3, [pc, #508]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80023d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d6:	4a7e      	ldr	r2, [pc, #504]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80023d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80023de:	4b7c      	ldr	r3, [pc, #496]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023ea:	2301      	movs	r3, #1
 80023ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ee:	4b79      	ldr	r3, [pc, #484]	@ (80025d4 <HAL_RCC_OscConfig+0x4b0>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d118      	bne.n	800242c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023fa:	4b76      	ldr	r3, [pc, #472]	@ (80025d4 <HAL_RCC_OscConfig+0x4b0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a75      	ldr	r2, [pc, #468]	@ (80025d4 <HAL_RCC_OscConfig+0x4b0>)
 8002400:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002404:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002406:	f7fe ff77 	bl	80012f8 <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800240e:	f7fe ff73 	bl	80012f8 <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e118      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002420:	4b6c      	ldr	r3, [pc, #432]	@ (80025d4 <HAL_RCC_OscConfig+0x4b0>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0f0      	beq.n	800240e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d106      	bne.n	8002442 <HAL_RCC_OscConfig+0x31e>
 8002434:	4b66      	ldr	r3, [pc, #408]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 8002436:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002438:	4a65      	ldr	r2, [pc, #404]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 800243a:	f043 0301 	orr.w	r3, r3, #1
 800243e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002440:	e01c      	b.n	800247c <HAL_RCC_OscConfig+0x358>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	2b05      	cmp	r3, #5
 8002448:	d10c      	bne.n	8002464 <HAL_RCC_OscConfig+0x340>
 800244a:	4b61      	ldr	r3, [pc, #388]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 800244c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800244e:	4a60      	ldr	r2, [pc, #384]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 8002450:	f043 0304 	orr.w	r3, r3, #4
 8002454:	6713      	str	r3, [r2, #112]	@ 0x70
 8002456:	4b5e      	ldr	r3, [pc, #376]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 8002458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800245a:	4a5d      	ldr	r2, [pc, #372]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 800245c:	f043 0301 	orr.w	r3, r3, #1
 8002460:	6713      	str	r3, [r2, #112]	@ 0x70
 8002462:	e00b      	b.n	800247c <HAL_RCC_OscConfig+0x358>
 8002464:	4b5a      	ldr	r3, [pc, #360]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 8002466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002468:	4a59      	ldr	r2, [pc, #356]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 800246a:	f023 0301 	bic.w	r3, r3, #1
 800246e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002470:	4b57      	ldr	r3, [pc, #348]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 8002472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002474:	4a56      	ldr	r2, [pc, #344]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 8002476:	f023 0304 	bic.w	r3, r3, #4
 800247a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d015      	beq.n	80024b0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002484:	f7fe ff38 	bl	80012f8 <HAL_GetTick>
 8002488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248a:	e00a      	b.n	80024a2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800248c:	f7fe ff34 	bl	80012f8 <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800249a:	4293      	cmp	r3, r2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e0d7      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024a2:	4b4b      	ldr	r3, [pc, #300]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80024a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d0ee      	beq.n	800248c <HAL_RCC_OscConfig+0x368>
 80024ae:	e014      	b.n	80024da <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b0:	f7fe ff22 	bl	80012f8 <HAL_GetTick>
 80024b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024b6:	e00a      	b.n	80024ce <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024b8:	f7fe ff1e 	bl	80012f8 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e0c1      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ce:	4b40      	ldr	r3, [pc, #256]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80024d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1ee      	bne.n	80024b8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80024da:	7dfb      	ldrb	r3, [r7, #23]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d105      	bne.n	80024ec <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024e0:	4b3b      	ldr	r3, [pc, #236]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80024e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e4:	4a3a      	ldr	r2, [pc, #232]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80024e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f000 80ad 	beq.w	8002650 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024f6:	4b36      	ldr	r3, [pc, #216]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f003 030c 	and.w	r3, r3, #12
 80024fe:	2b08      	cmp	r3, #8
 8002500:	d060      	beq.n	80025c4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	2b02      	cmp	r3, #2
 8002508:	d145      	bne.n	8002596 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800250a:	4b33      	ldr	r3, [pc, #204]	@ (80025d8 <HAL_RCC_OscConfig+0x4b4>)
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002510:	f7fe fef2 	bl	80012f8 <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002518:	f7fe feee 	bl	80012f8 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e093      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800252a:	4b29      	ldr	r3, [pc, #164]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1f0      	bne.n	8002518 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	69da      	ldr	r2, [r3, #28]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a1b      	ldr	r3, [r3, #32]
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002544:	019b      	lsls	r3, r3, #6
 8002546:	431a      	orrs	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800254c:	085b      	lsrs	r3, r3, #1
 800254e:	3b01      	subs	r3, #1
 8002550:	041b      	lsls	r3, r3, #16
 8002552:	431a      	orrs	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002558:	061b      	lsls	r3, r3, #24
 800255a:	431a      	orrs	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002560:	071b      	lsls	r3, r3, #28
 8002562:	491b      	ldr	r1, [pc, #108]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 8002564:	4313      	orrs	r3, r2
 8002566:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002568:	4b1b      	ldr	r3, [pc, #108]	@ (80025d8 <HAL_RCC_OscConfig+0x4b4>)
 800256a:	2201      	movs	r2, #1
 800256c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800256e:	f7fe fec3 	bl	80012f8 <HAL_GetTick>
 8002572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002574:	e008      	b.n	8002588 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002576:	f7fe febf 	bl	80012f8 <HAL_GetTick>
 800257a:	4602      	mov	r2, r0
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	2b02      	cmp	r3, #2
 8002582:	d901      	bls.n	8002588 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002584:	2303      	movs	r3, #3
 8002586:	e064      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002588:	4b11      	ldr	r3, [pc, #68]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d0f0      	beq.n	8002576 <HAL_RCC_OscConfig+0x452>
 8002594:	e05c      	b.n	8002650 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002596:	4b10      	ldr	r3, [pc, #64]	@ (80025d8 <HAL_RCC_OscConfig+0x4b4>)
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800259c:	f7fe feac 	bl	80012f8 <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025a2:	e008      	b.n	80025b6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025a4:	f7fe fea8 	bl	80012f8 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e04d      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025b6:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <HAL_RCC_OscConfig+0x4ac>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1f0      	bne.n	80025a4 <HAL_RCC_OscConfig+0x480>
 80025c2:	e045      	b.n	8002650 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d107      	bne.n	80025dc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e040      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40007000 	.word	0x40007000
 80025d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025dc:	4b1f      	ldr	r3, [pc, #124]	@ (800265c <HAL_RCC_OscConfig+0x538>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d030      	beq.n	800264c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d129      	bne.n	800264c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002602:	429a      	cmp	r2, r3
 8002604:	d122      	bne.n	800264c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800260c:	4013      	ands	r3, r2
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002612:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002614:	4293      	cmp	r3, r2
 8002616:	d119      	bne.n	800264c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002622:	085b      	lsrs	r3, r3, #1
 8002624:	3b01      	subs	r3, #1
 8002626:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002628:	429a      	cmp	r2, r3
 800262a:	d10f      	bne.n	800264c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002636:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002638:	429a      	cmp	r2, r3
 800263a:	d107      	bne.n	800264c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002648:	429a      	cmp	r2, r3
 800264a:	d001      	beq.n	8002650 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e000      	b.n	8002652 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3718      	adds	r7, #24
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40023800 	.word	0x40023800

08002660 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e041      	b.n	80026f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d106      	bne.n	800268c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f7fe fca2 	bl	8000fd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2202      	movs	r2, #2
 8002690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	3304      	adds	r3, #4
 800269c:	4619      	mov	r1, r3
 800269e:	4610      	mov	r0, r2
 80026a0:	f000 f9b6 	bl	8002a10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b01      	cmp	r3, #1
 8002712:	d001      	beq.n	8002718 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e04e      	b.n	80027b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2202      	movs	r2, #2
 800271c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68da      	ldr	r2, [r3, #12]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 0201 	orr.w	r2, r2, #1
 800272e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a23      	ldr	r2, [pc, #140]	@ (80027c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d022      	beq.n	8002780 <HAL_TIM_Base_Start_IT+0x80>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002742:	d01d      	beq.n	8002780 <HAL_TIM_Base_Start_IT+0x80>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a1f      	ldr	r2, [pc, #124]	@ (80027c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d018      	beq.n	8002780 <HAL_TIM_Base_Start_IT+0x80>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a1e      	ldr	r2, [pc, #120]	@ (80027cc <HAL_TIM_Base_Start_IT+0xcc>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d013      	beq.n	8002780 <HAL_TIM_Base_Start_IT+0x80>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a1c      	ldr	r2, [pc, #112]	@ (80027d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d00e      	beq.n	8002780 <HAL_TIM_Base_Start_IT+0x80>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a1b      	ldr	r2, [pc, #108]	@ (80027d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d009      	beq.n	8002780 <HAL_TIM_Base_Start_IT+0x80>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a19      	ldr	r2, [pc, #100]	@ (80027d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d004      	beq.n	8002780 <HAL_TIM_Base_Start_IT+0x80>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a18      	ldr	r2, [pc, #96]	@ (80027dc <HAL_TIM_Base_Start_IT+0xdc>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d111      	bne.n	80027a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2b06      	cmp	r3, #6
 8002790:	d010      	beq.n	80027b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f042 0201 	orr.w	r2, r2, #1
 80027a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027a2:	e007      	b.n	80027b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f042 0201 	orr.w	r2, r2, #1
 80027b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	40010000 	.word	0x40010000
 80027c8:	40000400 	.word	0x40000400
 80027cc:	40000800 	.word	0x40000800
 80027d0:	40000c00 	.word	0x40000c00
 80027d4:	40010400 	.word	0x40010400
 80027d8:	40014000 	.word	0x40014000
 80027dc:	40001800 	.word	0x40001800

080027e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d020      	beq.n	8002844 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d01b      	beq.n	8002844 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f06f 0202 	mvn.w	r2, #2
 8002814:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2201      	movs	r2, #1
 800281a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	f003 0303 	and.w	r3, r3, #3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f8d2 	bl	80029d4 <HAL_TIM_IC_CaptureCallback>
 8002830:	e005      	b.n	800283e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f8c4 	bl	80029c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f000 f8d5 	bl	80029e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	f003 0304 	and.w	r3, r3, #4
 800284a:	2b00      	cmp	r3, #0
 800284c:	d020      	beq.n	8002890 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	d01b      	beq.n	8002890 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f06f 0204 	mvn.w	r2, #4
 8002860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2202      	movs	r2, #2
 8002866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002872:	2b00      	cmp	r3, #0
 8002874:	d003      	beq.n	800287e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f8ac 	bl	80029d4 <HAL_TIM_IC_CaptureCallback>
 800287c:	e005      	b.n	800288a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 f89e 	bl	80029c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 f8af 	bl	80029e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	f003 0308 	and.w	r3, r3, #8
 8002896:	2b00      	cmp	r3, #0
 8002898:	d020      	beq.n	80028dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f003 0308 	and.w	r3, r3, #8
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d01b      	beq.n	80028dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f06f 0208 	mvn.w	r2, #8
 80028ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2204      	movs	r2, #4
 80028b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d003      	beq.n	80028ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f886 	bl	80029d4 <HAL_TIM_IC_CaptureCallback>
 80028c8:	e005      	b.n	80028d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 f878 	bl	80029c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f000 f889 	bl	80029e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	f003 0310 	and.w	r3, r3, #16
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d020      	beq.n	8002928 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f003 0310 	and.w	r3, r3, #16
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d01b      	beq.n	8002928 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f06f 0210 	mvn.w	r2, #16
 80028f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2208      	movs	r2, #8
 80028fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800290a:	2b00      	cmp	r3, #0
 800290c:	d003      	beq.n	8002916 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f860 	bl	80029d4 <HAL_TIM_IC_CaptureCallback>
 8002914:	e005      	b.n	8002922 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f852 	bl	80029c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f000 f863 	bl	80029e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00c      	beq.n	800294c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	2b00      	cmp	r3, #0
 800293a:	d007      	beq.n	800294c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f06f 0201 	mvn.w	r2, #1
 8002944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f7fe fac2 	bl	8000ed0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00c      	beq.n	8002970 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800295c:	2b00      	cmp	r3, #0
 800295e:	d007      	beq.n	8002970 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f000 f97c 	bl	8002c68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00c      	beq.n	8002994 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002980:	2b00      	cmp	r3, #0
 8002982:	d007      	beq.n	8002994 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800298c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f834 	bl	80029fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	f003 0320 	and.w	r3, r3, #32
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00c      	beq.n	80029b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f003 0320 	and.w	r3, r3, #32
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d007      	beq.n	80029b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f06f 0220 	mvn.w	r2, #32
 80029b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f94e 	bl	8002c54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029b8:	bf00      	nop
 80029ba:	3710      	adds	r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a43      	ldr	r2, [pc, #268]	@ (8002b30 <TIM_Base_SetConfig+0x120>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d013      	beq.n	8002a50 <TIM_Base_SetConfig+0x40>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a2e:	d00f      	beq.n	8002a50 <TIM_Base_SetConfig+0x40>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4a40      	ldr	r2, [pc, #256]	@ (8002b34 <TIM_Base_SetConfig+0x124>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d00b      	beq.n	8002a50 <TIM_Base_SetConfig+0x40>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b38 <TIM_Base_SetConfig+0x128>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d007      	beq.n	8002a50 <TIM_Base_SetConfig+0x40>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4a3e      	ldr	r2, [pc, #248]	@ (8002b3c <TIM_Base_SetConfig+0x12c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d003      	beq.n	8002a50 <TIM_Base_SetConfig+0x40>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a3d      	ldr	r2, [pc, #244]	@ (8002b40 <TIM_Base_SetConfig+0x130>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d108      	bne.n	8002a62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	68fa      	ldr	r2, [r7, #12]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a32      	ldr	r2, [pc, #200]	@ (8002b30 <TIM_Base_SetConfig+0x120>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d02b      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a70:	d027      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a2f      	ldr	r2, [pc, #188]	@ (8002b34 <TIM_Base_SetConfig+0x124>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d023      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a2e      	ldr	r2, [pc, #184]	@ (8002b38 <TIM_Base_SetConfig+0x128>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d01f      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a2d      	ldr	r2, [pc, #180]	@ (8002b3c <TIM_Base_SetConfig+0x12c>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d01b      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a2c      	ldr	r2, [pc, #176]	@ (8002b40 <TIM_Base_SetConfig+0x130>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d017      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a2b      	ldr	r2, [pc, #172]	@ (8002b44 <TIM_Base_SetConfig+0x134>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d013      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002b48 <TIM_Base_SetConfig+0x138>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d00f      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a29      	ldr	r2, [pc, #164]	@ (8002b4c <TIM_Base_SetConfig+0x13c>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d00b      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a28      	ldr	r2, [pc, #160]	@ (8002b50 <TIM_Base_SetConfig+0x140>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d007      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a27      	ldr	r2, [pc, #156]	@ (8002b54 <TIM_Base_SetConfig+0x144>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d003      	beq.n	8002ac2 <TIM_Base_SetConfig+0xb2>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a26      	ldr	r2, [pc, #152]	@ (8002b58 <TIM_Base_SetConfig+0x148>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d108      	bne.n	8002ad4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ac8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a0e      	ldr	r2, [pc, #56]	@ (8002b30 <TIM_Base_SetConfig+0x120>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d003      	beq.n	8002b02 <TIM_Base_SetConfig+0xf2>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a10      	ldr	r2, [pc, #64]	@ (8002b40 <TIM_Base_SetConfig+0x130>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d103      	bne.n	8002b0a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	691a      	ldr	r2, [r3, #16]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f043 0204 	orr.w	r2, r3, #4
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	601a      	str	r2, [r3, #0]
}
 8002b22:	bf00      	nop
 8002b24:	3714      	adds	r7, #20
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40010000 	.word	0x40010000
 8002b34:	40000400 	.word	0x40000400
 8002b38:	40000800 	.word	0x40000800
 8002b3c:	40000c00 	.word	0x40000c00
 8002b40:	40010400 	.word	0x40010400
 8002b44:	40014000 	.word	0x40014000
 8002b48:	40014400 	.word	0x40014400
 8002b4c:	40014800 	.word	0x40014800
 8002b50:	40001800 	.word	0x40001800
 8002b54:	40001c00 	.word	0x40001c00
 8002b58:	40002000 	.word	0x40002000

08002b5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d101      	bne.n	8002b74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e05a      	b.n	8002c2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2202      	movs	r2, #2
 8002b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a21      	ldr	r2, [pc, #132]	@ (8002c38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d022      	beq.n	8002bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bc0:	d01d      	beq.n	8002bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a1d      	ldr	r2, [pc, #116]	@ (8002c3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d018      	beq.n	8002bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d013      	beq.n	8002bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a1a      	ldr	r2, [pc, #104]	@ (8002c44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d00e      	beq.n	8002bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a18      	ldr	r2, [pc, #96]	@ (8002c48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d009      	beq.n	8002bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a17      	ldr	r2, [pc, #92]	@ (8002c4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d004      	beq.n	8002bfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a15      	ldr	r2, [pc, #84]	@ (8002c50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d10c      	bne.n	8002c18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	68ba      	ldr	r2, [r7, #8]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68ba      	ldr	r2, [r7, #8]
 8002c16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3714      	adds	r7, #20
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	40010000 	.word	0x40010000
 8002c3c:	40000400 	.word	0x40000400
 8002c40:	40000800 	.word	0x40000800
 8002c44:	40000c00 	.word	0x40000c00
 8002c48:	40010400 	.word	0x40010400
 8002c4c:	40014000 	.word	0x40014000
 8002c50:	40001800 	.word	0x40001800

08002c54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e042      	b.n	8002d14 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d106      	bne.n	8002ca8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7fe f9bc 	bl	8001020 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2224      	movs	r2, #36	@ 0x24
 8002cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68da      	ldr	r2, [r3, #12]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 fdd3 	bl	800386c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	691a      	ldr	r2, [r3, #16]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002cd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	695a      	ldr	r2, [r3, #20]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ce4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68da      	ldr	r2, [r3, #12]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002cf4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2220      	movs	r2, #32
 8002d08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3708      	adds	r7, #8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b08a      	sub	sp, #40	@ 0x28
 8002d20:	af02      	add	r7, sp, #8
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	2b20      	cmp	r3, #32
 8002d3a:	d175      	bne.n	8002e28 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d002      	beq.n	8002d48 <HAL_UART_Transmit+0x2c>
 8002d42:	88fb      	ldrh	r3, [r7, #6]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d101      	bne.n	8002d4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e06e      	b.n	8002e2a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2221      	movs	r2, #33	@ 0x21
 8002d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d5a:	f7fe facd 	bl	80012f8 <HAL_GetTick>
 8002d5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	88fa      	ldrh	r2, [r7, #6]
 8002d64:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	88fa      	ldrh	r2, [r7, #6]
 8002d6a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d74:	d108      	bne.n	8002d88 <HAL_UART_Transmit+0x6c>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d104      	bne.n	8002d88 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	61bb      	str	r3, [r7, #24]
 8002d86:	e003      	b.n	8002d90 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d90:	e02e      	b.n	8002df0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	9300      	str	r3, [sp, #0]
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	2180      	movs	r1, #128	@ 0x80
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f000 fb37 	bl	8003410 <UART_WaitOnFlagUntilTimeout>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d005      	beq.n	8002db4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2220      	movs	r2, #32
 8002dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e03a      	b.n	8002e2a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10b      	bne.n	8002dd2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	881b      	ldrh	r3, [r3, #0]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	3302      	adds	r3, #2
 8002dce:	61bb      	str	r3, [r7, #24]
 8002dd0:	e007      	b.n	8002de2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	781a      	ldrb	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	3301      	adds	r3, #1
 8002de0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	3b01      	subs	r3, #1
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1cb      	bne.n	8002d92 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	2200      	movs	r2, #0
 8002e02:	2140      	movs	r1, #64	@ 0x40
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f000 fb03 	bl	8003410 <UART_WaitOnFlagUntilTimeout>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d005      	beq.n	8002e1c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e006      	b.n	8002e2a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2220      	movs	r2, #32
 8002e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002e24:	2300      	movs	r3, #0
 8002e26:	e000      	b.n	8002e2a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002e28:	2302      	movs	r3, #2
  }
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3720      	adds	r7, #32
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b084      	sub	sp, #16
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	60f8      	str	r0, [r7, #12]
 8002e3a:	60b9      	str	r1, [r7, #8]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2b20      	cmp	r3, #32
 8002e4a:	d112      	bne.n	8002e72 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d002      	beq.n	8002e58 <HAL_UART_Receive_IT+0x26>
 8002e52:	88fb      	ldrh	r3, [r7, #6]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d101      	bne.n	8002e5c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e00b      	b.n	8002e74 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002e62:	88fb      	ldrh	r3, [r7, #6]
 8002e64:	461a      	mov	r2, r3
 8002e66:	68b9      	ldr	r1, [r7, #8]
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f000 fb2a 	bl	80034c2 <UART_Start_Receive_IT>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	e000      	b.n	8002e74 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002e72:	2302      	movs	r3, #2
  }
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b0ba      	sub	sp, #232	@ 0xe8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002eb2:	f003 030f 	and.w	r3, r3, #15
 8002eb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002eba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10f      	bne.n	8002ee2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ec6:	f003 0320 	and.w	r3, r3, #32
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d009      	beq.n	8002ee2 <HAL_UART_IRQHandler+0x66>
 8002ece:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ed2:	f003 0320 	and.w	r3, r3, #32
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 fc07 	bl	80036ee <UART_Receive_IT>
      return;
 8002ee0:	e273      	b.n	80033ca <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002ee2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	f000 80de 	beq.w	80030a8 <HAL_UART_IRQHandler+0x22c>
 8002eec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d106      	bne.n	8002f06 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002efc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f000 80d1 	beq.w	80030a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00b      	beq.n	8002f2a <HAL_UART_IRQHandler+0xae>
 8002f12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d005      	beq.n	8002f2a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	f043 0201 	orr.w	r2, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f2e:	f003 0304 	and.w	r3, r3, #4
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00b      	beq.n	8002f4e <HAL_UART_IRQHandler+0xd2>
 8002f36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d005      	beq.n	8002f4e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f46:	f043 0202 	orr.w	r2, r3, #2
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00b      	beq.n	8002f72 <HAL_UART_IRQHandler+0xf6>
 8002f5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d005      	beq.n	8002f72 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f6a:	f043 0204 	orr.w	r2, r3, #4
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f76:	f003 0308 	and.w	r3, r3, #8
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d011      	beq.n	8002fa2 <HAL_UART_IRQHandler+0x126>
 8002f7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f82:	f003 0320 	and.w	r3, r3, #32
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d105      	bne.n	8002f96 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002f8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d005      	beq.n	8002fa2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9a:	f043 0208 	orr.w	r2, r3, #8
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 820a 	beq.w	80033c0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002fac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fb0:	f003 0320 	and.w	r3, r3, #32
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d008      	beq.n	8002fca <HAL_UART_IRQHandler+0x14e>
 8002fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002fbc:	f003 0320 	and.w	r3, r3, #32
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 fb92 	bl	80036ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fd4:	2b40      	cmp	r3, #64	@ 0x40
 8002fd6:	bf0c      	ite	eq
 8002fd8:	2301      	moveq	r3, #1
 8002fda:	2300      	movne	r3, #0
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fe6:	f003 0308 	and.w	r3, r3, #8
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d103      	bne.n	8002ff6 <HAL_UART_IRQHandler+0x17a>
 8002fee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d04f      	beq.n	8003096 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 fa9d 	bl	8003536 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003006:	2b40      	cmp	r3, #64	@ 0x40
 8003008:	d141      	bne.n	800308e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	3314      	adds	r3, #20
 8003010:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003014:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003018:	e853 3f00 	ldrex	r3, [r3]
 800301c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003020:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003024:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003028:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	3314      	adds	r3, #20
 8003032:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003036:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800303a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800303e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003042:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003046:	e841 2300 	strex	r3, r2, [r1]
 800304a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800304e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1d9      	bne.n	800300a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800305a:	2b00      	cmp	r3, #0
 800305c:	d013      	beq.n	8003086 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003062:	4a8a      	ldr	r2, [pc, #552]	@ (800328c <HAL_UART_IRQHandler+0x410>)
 8003064:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800306a:	4618      	mov	r0, r3
 800306c:	f7fe fad1 	bl	8001612 <HAL_DMA_Abort_IT>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d016      	beq.n	80030a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800307a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003080:	4610      	mov	r0, r2
 8003082:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003084:	e00e      	b.n	80030a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 f9ac 	bl	80033e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800308c:	e00a      	b.n	80030a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f9a8 	bl	80033e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003094:	e006      	b.n	80030a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f000 f9a4 	bl	80033e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80030a2:	e18d      	b.n	80033c0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030a4:	bf00      	nop
    return;
 80030a6:	e18b      	b.n	80033c0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	f040 8167 	bne.w	8003380 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80030b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030b6:	f003 0310 	and.w	r3, r3, #16
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 8160 	beq.w	8003380 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80030c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030c4:	f003 0310 	and.w	r3, r3, #16
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f000 8159 	beq.w	8003380 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80030ce:	2300      	movs	r3, #0
 80030d0:	60bb      	str	r3, [r7, #8]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	60bb      	str	r3, [r7, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	60bb      	str	r3, [r7, #8]
 80030e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030ee:	2b40      	cmp	r3, #64	@ 0x40
 80030f0:	f040 80ce 	bne.w	8003290 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003100:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 80a9 	beq.w	800325c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800310e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003112:	429a      	cmp	r2, r3
 8003114:	f080 80a2 	bcs.w	800325c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800311e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800312a:	f000 8088 	beq.w	800323e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	330c      	adds	r3, #12
 8003134:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003138:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800313c:	e853 3f00 	ldrex	r3, [r3]
 8003140:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003144:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003148:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800314c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	330c      	adds	r3, #12
 8003156:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800315a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800315e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003162:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003166:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800316a:	e841 2300 	strex	r3, r2, [r1]
 800316e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003172:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1d9      	bne.n	800312e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	3314      	adds	r3, #20
 8003180:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003182:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003184:	e853 3f00 	ldrex	r3, [r3]
 8003188:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800318a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800318c:	f023 0301 	bic.w	r3, r3, #1
 8003190:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	3314      	adds	r3, #20
 800319a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800319e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80031a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80031a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80031aa:	e841 2300 	strex	r3, r2, [r1]
 80031ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80031b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1e1      	bne.n	800317a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	3314      	adds	r3, #20
 80031bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031c0:	e853 3f00 	ldrex	r3, [r3]
 80031c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80031c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	3314      	adds	r3, #20
 80031d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80031da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80031dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80031e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80031e2:	e841 2300 	strex	r3, r2, [r1]
 80031e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80031e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1e3      	bne.n	80031b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2220      	movs	r2, #32
 80031f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	330c      	adds	r3, #12
 8003202:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003206:	e853 3f00 	ldrex	r3, [r3]
 800320a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800320c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800320e:	f023 0310 	bic.w	r3, r3, #16
 8003212:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	330c      	adds	r3, #12
 800321c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003220:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003222:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003224:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003226:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003228:	e841 2300 	strex	r3, r2, [r1]
 800322c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800322e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003230:	2b00      	cmp	r3, #0
 8003232:	d1e3      	bne.n	80031fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003238:	4618      	mov	r0, r3
 800323a:	f7fe f97a 	bl	8001532 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2202      	movs	r2, #2
 8003242:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800324c:	b29b      	uxth	r3, r3
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	b29b      	uxth	r3, r3
 8003252:	4619      	mov	r1, r3
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f8cf 	bl	80033f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800325a:	e0b3      	b.n	80033c4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003260:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003264:	429a      	cmp	r2, r3
 8003266:	f040 80ad 	bne.w	80033c4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800326e:	69db      	ldr	r3, [r3, #28]
 8003270:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003274:	f040 80a6 	bne.w	80033c4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2202      	movs	r2, #2
 800327c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003282:	4619      	mov	r1, r3
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f8b7 	bl	80033f8 <HAL_UARTEx_RxEventCallback>
      return;
 800328a:	e09b      	b.n	80033c4 <HAL_UART_IRQHandler+0x548>
 800328c:	080035fd 	.word	0x080035fd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003298:	b29b      	uxth	r3, r3
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f000 808e 	beq.w	80033c8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80032ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f000 8089 	beq.w	80033c8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	330c      	adds	r3, #12
 80032bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032c0:	e853 3f00 	ldrex	r3, [r3]
 80032c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80032c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	330c      	adds	r3, #12
 80032d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80032da:	647a      	str	r2, [r7, #68]	@ 0x44
 80032dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80032e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80032e2:	e841 2300 	strex	r3, r2, [r1]
 80032e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80032e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1e3      	bne.n	80032b6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	3314      	adds	r3, #20
 80032f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f8:	e853 3f00 	ldrex	r3, [r3]
 80032fc:	623b      	str	r3, [r7, #32]
   return(result);
 80032fe:	6a3b      	ldr	r3, [r7, #32]
 8003300:	f023 0301 	bic.w	r3, r3, #1
 8003304:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	3314      	adds	r3, #20
 800330e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003312:	633a      	str	r2, [r7, #48]	@ 0x30
 8003314:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003316:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003318:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800331a:	e841 2300 	strex	r3, r2, [r1]
 800331e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1e3      	bne.n	80032ee <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2220      	movs	r2, #32
 800332a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	330c      	adds	r3, #12
 800333a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	e853 3f00 	ldrex	r3, [r3]
 8003342:	60fb      	str	r3, [r7, #12]
   return(result);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f023 0310 	bic.w	r3, r3, #16
 800334a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	330c      	adds	r3, #12
 8003354:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003358:	61fa      	str	r2, [r7, #28]
 800335a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800335c:	69b9      	ldr	r1, [r7, #24]
 800335e:	69fa      	ldr	r2, [r7, #28]
 8003360:	e841 2300 	strex	r3, r2, [r1]
 8003364:	617b      	str	r3, [r7, #20]
   return(result);
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d1e3      	bne.n	8003334 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2202      	movs	r2, #2
 8003370:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003372:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003376:	4619      	mov	r1, r3
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 f83d 	bl	80033f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800337e:	e023      	b.n	80033c8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003388:	2b00      	cmp	r3, #0
 800338a:	d009      	beq.n	80033a0 <HAL_UART_IRQHandler+0x524>
 800338c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003390:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003394:	2b00      	cmp	r3, #0
 8003396:	d003      	beq.n	80033a0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 f940 	bl	800361e <UART_Transmit_IT>
    return;
 800339e:	e014      	b.n	80033ca <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80033a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00e      	beq.n	80033ca <HAL_UART_IRQHandler+0x54e>
 80033ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d008      	beq.n	80033ca <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f000 f980 	bl	80036be <UART_EndTransmit_IT>
    return;
 80033be:	e004      	b.n	80033ca <HAL_UART_IRQHandler+0x54e>
    return;
 80033c0:	bf00      	nop
 80033c2:	e002      	b.n	80033ca <HAL_UART_IRQHandler+0x54e>
      return;
 80033c4:	bf00      	nop
 80033c6:	e000      	b.n	80033ca <HAL_UART_IRQHandler+0x54e>
      return;
 80033c8:	bf00      	nop
  }
}
 80033ca:	37e8      	adds	r7, #232	@ 0xe8
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b086      	sub	sp, #24
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	603b      	str	r3, [r7, #0]
 800341c:	4613      	mov	r3, r2
 800341e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003420:	e03b      	b.n	800349a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003428:	d037      	beq.n	800349a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800342a:	f7fd ff65 	bl	80012f8 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	6a3a      	ldr	r2, [r7, #32]
 8003436:	429a      	cmp	r2, r3
 8003438:	d302      	bcc.n	8003440 <UART_WaitOnFlagUntilTimeout+0x30>
 800343a:	6a3b      	ldr	r3, [r7, #32]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e03a      	b.n	80034ba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	f003 0304 	and.w	r3, r3, #4
 800344e:	2b00      	cmp	r3, #0
 8003450:	d023      	beq.n	800349a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b80      	cmp	r3, #128	@ 0x80
 8003456:	d020      	beq.n	800349a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	2b40      	cmp	r3, #64	@ 0x40
 800345c:	d01d      	beq.n	800349a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0308 	and.w	r3, r3, #8
 8003468:	2b08      	cmp	r3, #8
 800346a:	d116      	bne.n	800349a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800346c:	2300      	movs	r3, #0
 800346e:	617b      	str	r3, [r7, #20]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	617b      	str	r3, [r7, #20]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	617b      	str	r3, [r7, #20]
 8003480:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 f857 	bl	8003536 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2208      	movs	r2, #8
 800348c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e00f      	b.n	80034ba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	4013      	ands	r3, r2
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	bf0c      	ite	eq
 80034aa:	2301      	moveq	r3, #1
 80034ac:	2300      	movne	r3, #0
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	461a      	mov	r2, r3
 80034b2:	79fb      	ldrb	r3, [r7, #7]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d0b4      	beq.n	8003422 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3718      	adds	r7, #24
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b085      	sub	sp, #20
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	60f8      	str	r0, [r7, #12]
 80034ca:	60b9      	str	r1, [r7, #8]
 80034cc:	4613      	mov	r3, r2
 80034ce:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	68ba      	ldr	r2, [r7, #8]
 80034d4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	88fa      	ldrh	r2, [r7, #6]
 80034da:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	88fa      	ldrh	r2, [r7, #6]
 80034e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2222      	movs	r2, #34	@ 0x22
 80034ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d007      	beq.n	8003508 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68da      	ldr	r2, [r3, #12]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003506:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	695a      	ldr	r2, [r3, #20]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0201 	orr.w	r2, r2, #1
 8003516:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	68da      	ldr	r2, [r3, #12]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0220 	orr.w	r2, r2, #32
 8003526:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3714      	adds	r7, #20
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003536:	b480      	push	{r7}
 8003538:	b095      	sub	sp, #84	@ 0x54
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	330c      	adds	r3, #12
 8003544:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003548:	e853 3f00 	ldrex	r3, [r3]
 800354c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800354e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003550:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003554:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	330c      	adds	r3, #12
 800355c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800355e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003560:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003562:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003564:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003566:	e841 2300 	strex	r3, r2, [r1]
 800356a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800356c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1e5      	bne.n	800353e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	3314      	adds	r3, #20
 8003578:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	e853 3f00 	ldrex	r3, [r3]
 8003580:	61fb      	str	r3, [r7, #28]
   return(result);
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	f023 0301 	bic.w	r3, r3, #1
 8003588:	64bb      	str	r3, [r7, #72]	@ 0x48
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	3314      	adds	r3, #20
 8003590:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003592:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003594:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003596:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003598:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800359a:	e841 2300 	strex	r3, r2, [r1]
 800359e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80035a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1e5      	bne.n	8003572 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d119      	bne.n	80035e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	330c      	adds	r3, #12
 80035b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	e853 3f00 	ldrex	r3, [r3]
 80035bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	f023 0310 	bic.w	r3, r3, #16
 80035c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	330c      	adds	r3, #12
 80035cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035ce:	61ba      	str	r2, [r7, #24]
 80035d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035d2:	6979      	ldr	r1, [r7, #20]
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	e841 2300 	strex	r3, r2, [r1]
 80035da:	613b      	str	r3, [r7, #16]
   return(result);
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1e5      	bne.n	80035ae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2220      	movs	r2, #32
 80035e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80035f0:	bf00      	nop
 80035f2:	3754      	adds	r7, #84	@ 0x54
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003608:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f7ff fee7 	bl	80033e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003616:	bf00      	nop
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800361e:	b480      	push	{r7}
 8003620:	b085      	sub	sp, #20
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b21      	cmp	r3, #33	@ 0x21
 8003630:	d13e      	bne.n	80036b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800363a:	d114      	bne.n	8003666 <UART_Transmit_IT+0x48>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d110      	bne.n	8003666 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	881b      	ldrh	r3, [r3, #0]
 800364e:	461a      	mov	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003658:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	1c9a      	adds	r2, r3, #2
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	621a      	str	r2, [r3, #32]
 8003664:	e008      	b.n	8003678 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	1c59      	adds	r1, r3, #1
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	6211      	str	r1, [r2, #32]
 8003670:	781a      	ldrb	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800367c:	b29b      	uxth	r3, r3
 800367e:	3b01      	subs	r3, #1
 8003680:	b29b      	uxth	r3, r3
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	4619      	mov	r1, r3
 8003686:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10f      	bne.n	80036ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68da      	ldr	r2, [r3, #12]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800369a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80036ac:	2300      	movs	r3, #0
 80036ae:	e000      	b.n	80036b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80036b0:	2302      	movs	r3, #2
  }
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3714      	adds	r7, #20
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr

080036be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b082      	sub	sp, #8
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68da      	ldr	r2, [r3, #12]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2220      	movs	r2, #32
 80036da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7ff fe76 	bl	80033d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3708      	adds	r7, #8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b08c      	sub	sp, #48	@ 0x30
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80036f6:	2300      	movs	r3, #0
 80036f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80036fa:	2300      	movs	r3, #0
 80036fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b22      	cmp	r3, #34	@ 0x22
 8003708:	f040 80aa 	bne.w	8003860 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003714:	d115      	bne.n	8003742 <UART_Receive_IT+0x54>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d111      	bne.n	8003742 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003722:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	b29b      	uxth	r3, r3
 800372c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003730:	b29a      	uxth	r2, r3
 8003732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003734:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373a:	1c9a      	adds	r2, r3, #2
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003740:	e024      	b.n	800378c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003746:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003750:	d007      	beq.n	8003762 <UART_Receive_IT+0x74>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10a      	bne.n	8003770 <UART_Receive_IT+0x82>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d106      	bne.n	8003770 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	b2da      	uxtb	r2, r3
 800376a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800376c:	701a      	strb	r2, [r3, #0]
 800376e:	e008      	b.n	8003782 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	b2db      	uxtb	r3, r3
 8003778:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800377c:	b2da      	uxtb	r2, r3
 800377e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003780:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003786:	1c5a      	adds	r2, r3, #1
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003790:	b29b      	uxth	r3, r3
 8003792:	3b01      	subs	r3, #1
 8003794:	b29b      	uxth	r3, r3
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	4619      	mov	r1, r3
 800379a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800379c:	2b00      	cmp	r3, #0
 800379e:	d15d      	bne.n	800385c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	68da      	ldr	r2, [r3, #12]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f022 0220 	bic.w	r2, r2, #32
 80037ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	68da      	ldr	r2, [r3, #12]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80037be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	695a      	ldr	r2, [r3, #20]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 0201 	bic.w	r2, r2, #1
 80037ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d135      	bne.n	8003852 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	330c      	adds	r3, #12
 80037f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	e853 3f00 	ldrex	r3, [r3]
 80037fa:	613b      	str	r3, [r7, #16]
   return(result);
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	f023 0310 	bic.w	r3, r3, #16
 8003802:	627b      	str	r3, [r7, #36]	@ 0x24
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	330c      	adds	r3, #12
 800380a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800380c:	623a      	str	r2, [r7, #32]
 800380e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003810:	69f9      	ldr	r1, [r7, #28]
 8003812:	6a3a      	ldr	r2, [r7, #32]
 8003814:	e841 2300 	strex	r3, r2, [r1]
 8003818:	61bb      	str	r3, [r7, #24]
   return(result);
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1e5      	bne.n	80037ec <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0310 	and.w	r3, r3, #16
 800382a:	2b10      	cmp	r3, #16
 800382c:	d10a      	bne.n	8003844 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800382e:	2300      	movs	r3, #0
 8003830:	60fb      	str	r3, [r7, #12]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	60fb      	str	r3, [r7, #12]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	60fb      	str	r3, [r7, #12]
 8003842:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003848:	4619      	mov	r1, r3
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f7ff fdd4 	bl	80033f8 <HAL_UARTEx_RxEventCallback>
 8003850:	e002      	b.n	8003858 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f7fd fb70 	bl	8000f38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003858:	2300      	movs	r3, #0
 800385a:	e002      	b.n	8003862 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800385c:	2300      	movs	r3, #0
 800385e:	e000      	b.n	8003862 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003860:	2302      	movs	r3, #2
  }
}
 8003862:	4618      	mov	r0, r3
 8003864:	3730      	adds	r7, #48	@ 0x30
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
	...

0800386c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800386c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003870:	b0c0      	sub	sp, #256	@ 0x100
 8003872:	af00      	add	r7, sp, #0
 8003874:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003888:	68d9      	ldr	r1, [r3, #12]
 800388a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	ea40 0301 	orr.w	r3, r0, r1
 8003894:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800389a:	689a      	ldr	r2, [r3, #8]
 800389c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	431a      	orrs	r2, r3
 80038a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	431a      	orrs	r2, r3
 80038ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80038b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80038c4:	f021 010c 	bic.w	r1, r1, #12
 80038c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80038d2:	430b      	orrs	r3, r1
 80038d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80038e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038e6:	6999      	ldr	r1, [r3, #24]
 80038e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	ea40 0301 	orr.w	r3, r0, r1
 80038f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80038f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	4b8f      	ldr	r3, [pc, #572]	@ (8003b38 <UART_SetConfig+0x2cc>)
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d005      	beq.n	800390c <UART_SetConfig+0xa0>
 8003900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	4b8d      	ldr	r3, [pc, #564]	@ (8003b3c <UART_SetConfig+0x2d0>)
 8003908:	429a      	cmp	r2, r3
 800390a:	d104      	bne.n	8003916 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800390c:	f7fe f9c6 	bl	8001c9c <HAL_RCC_GetPCLK2Freq>
 8003910:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003914:	e003      	b.n	800391e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003916:	f7fe f9ad 	bl	8001c74 <HAL_RCC_GetPCLK1Freq>
 800391a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800391e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003922:	69db      	ldr	r3, [r3, #28]
 8003924:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003928:	f040 810c 	bne.w	8003b44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800392c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003930:	2200      	movs	r2, #0
 8003932:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003936:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800393a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800393e:	4622      	mov	r2, r4
 8003940:	462b      	mov	r3, r5
 8003942:	1891      	adds	r1, r2, r2
 8003944:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003946:	415b      	adcs	r3, r3
 8003948:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800394a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800394e:	4621      	mov	r1, r4
 8003950:	eb12 0801 	adds.w	r8, r2, r1
 8003954:	4629      	mov	r1, r5
 8003956:	eb43 0901 	adc.w	r9, r3, r1
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	f04f 0300 	mov.w	r3, #0
 8003962:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003966:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800396a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800396e:	4690      	mov	r8, r2
 8003970:	4699      	mov	r9, r3
 8003972:	4623      	mov	r3, r4
 8003974:	eb18 0303 	adds.w	r3, r8, r3
 8003978:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800397c:	462b      	mov	r3, r5
 800397e:	eb49 0303 	adc.w	r3, r9, r3
 8003982:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003986:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003992:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003996:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800399a:	460b      	mov	r3, r1
 800399c:	18db      	adds	r3, r3, r3
 800399e:	653b      	str	r3, [r7, #80]	@ 0x50
 80039a0:	4613      	mov	r3, r2
 80039a2:	eb42 0303 	adc.w	r3, r2, r3
 80039a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80039a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80039ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80039b0:	f7fc fc96 	bl	80002e0 <__aeabi_uldivmod>
 80039b4:	4602      	mov	r2, r0
 80039b6:	460b      	mov	r3, r1
 80039b8:	4b61      	ldr	r3, [pc, #388]	@ (8003b40 <UART_SetConfig+0x2d4>)
 80039ba:	fba3 2302 	umull	r2, r3, r3, r2
 80039be:	095b      	lsrs	r3, r3, #5
 80039c0:	011c      	lsls	r4, r3, #4
 80039c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039c6:	2200      	movs	r2, #0
 80039c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80039cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80039d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80039d4:	4642      	mov	r2, r8
 80039d6:	464b      	mov	r3, r9
 80039d8:	1891      	adds	r1, r2, r2
 80039da:	64b9      	str	r1, [r7, #72]	@ 0x48
 80039dc:	415b      	adcs	r3, r3
 80039de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80039e4:	4641      	mov	r1, r8
 80039e6:	eb12 0a01 	adds.w	sl, r2, r1
 80039ea:	4649      	mov	r1, r9
 80039ec:	eb43 0b01 	adc.w	fp, r3, r1
 80039f0:	f04f 0200 	mov.w	r2, #0
 80039f4:	f04f 0300 	mov.w	r3, #0
 80039f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80039fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a04:	4692      	mov	sl, r2
 8003a06:	469b      	mov	fp, r3
 8003a08:	4643      	mov	r3, r8
 8003a0a:	eb1a 0303 	adds.w	r3, sl, r3
 8003a0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a12:	464b      	mov	r3, r9
 8003a14:	eb4b 0303 	adc.w	r3, fp, r3
 8003a18:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a28:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003a2c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003a30:	460b      	mov	r3, r1
 8003a32:	18db      	adds	r3, r3, r3
 8003a34:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a36:	4613      	mov	r3, r2
 8003a38:	eb42 0303 	adc.w	r3, r2, r3
 8003a3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a3e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003a42:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003a46:	f7fc fc4b 	bl	80002e0 <__aeabi_uldivmod>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	4611      	mov	r1, r2
 8003a50:	4b3b      	ldr	r3, [pc, #236]	@ (8003b40 <UART_SetConfig+0x2d4>)
 8003a52:	fba3 2301 	umull	r2, r3, r3, r1
 8003a56:	095b      	lsrs	r3, r3, #5
 8003a58:	2264      	movs	r2, #100	@ 0x64
 8003a5a:	fb02 f303 	mul.w	r3, r2, r3
 8003a5e:	1acb      	subs	r3, r1, r3
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003a66:	4b36      	ldr	r3, [pc, #216]	@ (8003b40 <UART_SetConfig+0x2d4>)
 8003a68:	fba3 2302 	umull	r2, r3, r3, r2
 8003a6c:	095b      	lsrs	r3, r3, #5
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003a74:	441c      	add	r4, r3
 8003a76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a80:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003a84:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003a88:	4642      	mov	r2, r8
 8003a8a:	464b      	mov	r3, r9
 8003a8c:	1891      	adds	r1, r2, r2
 8003a8e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003a90:	415b      	adcs	r3, r3
 8003a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003a98:	4641      	mov	r1, r8
 8003a9a:	1851      	adds	r1, r2, r1
 8003a9c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003a9e:	4649      	mov	r1, r9
 8003aa0:	414b      	adcs	r3, r1
 8003aa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003aa4:	f04f 0200 	mov.w	r2, #0
 8003aa8:	f04f 0300 	mov.w	r3, #0
 8003aac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003ab0:	4659      	mov	r1, fp
 8003ab2:	00cb      	lsls	r3, r1, #3
 8003ab4:	4651      	mov	r1, sl
 8003ab6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003aba:	4651      	mov	r1, sl
 8003abc:	00ca      	lsls	r2, r1, #3
 8003abe:	4610      	mov	r0, r2
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	4642      	mov	r2, r8
 8003ac6:	189b      	adds	r3, r3, r2
 8003ac8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003acc:	464b      	mov	r3, r9
 8003ace:	460a      	mov	r2, r1
 8003ad0:	eb42 0303 	adc.w	r3, r2, r3
 8003ad4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ae4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003ae8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003aec:	460b      	mov	r3, r1
 8003aee:	18db      	adds	r3, r3, r3
 8003af0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003af2:	4613      	mov	r3, r2
 8003af4:	eb42 0303 	adc.w	r3, r2, r3
 8003af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003afa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003afe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003b02:	f7fc fbed 	bl	80002e0 <__aeabi_uldivmod>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b40 <UART_SetConfig+0x2d4>)
 8003b0c:	fba3 1302 	umull	r1, r3, r3, r2
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	2164      	movs	r1, #100	@ 0x64
 8003b14:	fb01 f303 	mul.w	r3, r1, r3
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	00db      	lsls	r3, r3, #3
 8003b1c:	3332      	adds	r3, #50	@ 0x32
 8003b1e:	4a08      	ldr	r2, [pc, #32]	@ (8003b40 <UART_SetConfig+0x2d4>)
 8003b20:	fba2 2303 	umull	r2, r3, r2, r3
 8003b24:	095b      	lsrs	r3, r3, #5
 8003b26:	f003 0207 	and.w	r2, r3, #7
 8003b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4422      	add	r2, r4
 8003b32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b34:	e106      	b.n	8003d44 <UART_SetConfig+0x4d8>
 8003b36:	bf00      	nop
 8003b38:	40011000 	.word	0x40011000
 8003b3c:	40011400 	.word	0x40011400
 8003b40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b4e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003b52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003b56:	4642      	mov	r2, r8
 8003b58:	464b      	mov	r3, r9
 8003b5a:	1891      	adds	r1, r2, r2
 8003b5c:	6239      	str	r1, [r7, #32]
 8003b5e:	415b      	adcs	r3, r3
 8003b60:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b66:	4641      	mov	r1, r8
 8003b68:	1854      	adds	r4, r2, r1
 8003b6a:	4649      	mov	r1, r9
 8003b6c:	eb43 0501 	adc.w	r5, r3, r1
 8003b70:	f04f 0200 	mov.w	r2, #0
 8003b74:	f04f 0300 	mov.w	r3, #0
 8003b78:	00eb      	lsls	r3, r5, #3
 8003b7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b7e:	00e2      	lsls	r2, r4, #3
 8003b80:	4614      	mov	r4, r2
 8003b82:	461d      	mov	r5, r3
 8003b84:	4643      	mov	r3, r8
 8003b86:	18e3      	adds	r3, r4, r3
 8003b88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b8c:	464b      	mov	r3, r9
 8003b8e:	eb45 0303 	adc.w	r3, r5, r3
 8003b92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ba2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ba6:	f04f 0200 	mov.w	r2, #0
 8003baa:	f04f 0300 	mov.w	r3, #0
 8003bae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003bb2:	4629      	mov	r1, r5
 8003bb4:	008b      	lsls	r3, r1, #2
 8003bb6:	4621      	mov	r1, r4
 8003bb8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bbc:	4621      	mov	r1, r4
 8003bbe:	008a      	lsls	r2, r1, #2
 8003bc0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003bc4:	f7fc fb8c 	bl	80002e0 <__aeabi_uldivmod>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	460b      	mov	r3, r1
 8003bcc:	4b60      	ldr	r3, [pc, #384]	@ (8003d50 <UART_SetConfig+0x4e4>)
 8003bce:	fba3 2302 	umull	r2, r3, r3, r2
 8003bd2:	095b      	lsrs	r3, r3, #5
 8003bd4:	011c      	lsls	r4, r3, #4
 8003bd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003be0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003be4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003be8:	4642      	mov	r2, r8
 8003bea:	464b      	mov	r3, r9
 8003bec:	1891      	adds	r1, r2, r2
 8003bee:	61b9      	str	r1, [r7, #24]
 8003bf0:	415b      	adcs	r3, r3
 8003bf2:	61fb      	str	r3, [r7, #28]
 8003bf4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bf8:	4641      	mov	r1, r8
 8003bfa:	1851      	adds	r1, r2, r1
 8003bfc:	6139      	str	r1, [r7, #16]
 8003bfe:	4649      	mov	r1, r9
 8003c00:	414b      	adcs	r3, r1
 8003c02:	617b      	str	r3, [r7, #20]
 8003c04:	f04f 0200 	mov.w	r2, #0
 8003c08:	f04f 0300 	mov.w	r3, #0
 8003c0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c10:	4659      	mov	r1, fp
 8003c12:	00cb      	lsls	r3, r1, #3
 8003c14:	4651      	mov	r1, sl
 8003c16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c1a:	4651      	mov	r1, sl
 8003c1c:	00ca      	lsls	r2, r1, #3
 8003c1e:	4610      	mov	r0, r2
 8003c20:	4619      	mov	r1, r3
 8003c22:	4603      	mov	r3, r0
 8003c24:	4642      	mov	r2, r8
 8003c26:	189b      	adds	r3, r3, r2
 8003c28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c2c:	464b      	mov	r3, r9
 8003c2e:	460a      	mov	r2, r1
 8003c30:	eb42 0303 	adc.w	r3, r2, r3
 8003c34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c42:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003c44:	f04f 0200 	mov.w	r2, #0
 8003c48:	f04f 0300 	mov.w	r3, #0
 8003c4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003c50:	4649      	mov	r1, r9
 8003c52:	008b      	lsls	r3, r1, #2
 8003c54:	4641      	mov	r1, r8
 8003c56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c5a:	4641      	mov	r1, r8
 8003c5c:	008a      	lsls	r2, r1, #2
 8003c5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003c62:	f7fc fb3d 	bl	80002e0 <__aeabi_uldivmod>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4611      	mov	r1, r2
 8003c6c:	4b38      	ldr	r3, [pc, #224]	@ (8003d50 <UART_SetConfig+0x4e4>)
 8003c6e:	fba3 2301 	umull	r2, r3, r3, r1
 8003c72:	095b      	lsrs	r3, r3, #5
 8003c74:	2264      	movs	r2, #100	@ 0x64
 8003c76:	fb02 f303 	mul.w	r3, r2, r3
 8003c7a:	1acb      	subs	r3, r1, r3
 8003c7c:	011b      	lsls	r3, r3, #4
 8003c7e:	3332      	adds	r3, #50	@ 0x32
 8003c80:	4a33      	ldr	r2, [pc, #204]	@ (8003d50 <UART_SetConfig+0x4e4>)
 8003c82:	fba2 2303 	umull	r2, r3, r2, r3
 8003c86:	095b      	lsrs	r3, r3, #5
 8003c88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c8c:	441c      	add	r4, r3
 8003c8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c92:	2200      	movs	r2, #0
 8003c94:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c96:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c98:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003c9c:	4642      	mov	r2, r8
 8003c9e:	464b      	mov	r3, r9
 8003ca0:	1891      	adds	r1, r2, r2
 8003ca2:	60b9      	str	r1, [r7, #8]
 8003ca4:	415b      	adcs	r3, r3
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cac:	4641      	mov	r1, r8
 8003cae:	1851      	adds	r1, r2, r1
 8003cb0:	6039      	str	r1, [r7, #0]
 8003cb2:	4649      	mov	r1, r9
 8003cb4:	414b      	adcs	r3, r1
 8003cb6:	607b      	str	r3, [r7, #4]
 8003cb8:	f04f 0200 	mov.w	r2, #0
 8003cbc:	f04f 0300 	mov.w	r3, #0
 8003cc0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003cc4:	4659      	mov	r1, fp
 8003cc6:	00cb      	lsls	r3, r1, #3
 8003cc8:	4651      	mov	r1, sl
 8003cca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cce:	4651      	mov	r1, sl
 8003cd0:	00ca      	lsls	r2, r1, #3
 8003cd2:	4610      	mov	r0, r2
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	4642      	mov	r2, r8
 8003cda:	189b      	adds	r3, r3, r2
 8003cdc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cde:	464b      	mov	r3, r9
 8003ce0:	460a      	mov	r2, r1
 8003ce2:	eb42 0303 	adc.w	r3, r2, r3
 8003ce6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003cf2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003cf4:	f04f 0200 	mov.w	r2, #0
 8003cf8:	f04f 0300 	mov.w	r3, #0
 8003cfc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003d00:	4649      	mov	r1, r9
 8003d02:	008b      	lsls	r3, r1, #2
 8003d04:	4641      	mov	r1, r8
 8003d06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d0a:	4641      	mov	r1, r8
 8003d0c:	008a      	lsls	r2, r1, #2
 8003d0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003d12:	f7fc fae5 	bl	80002e0 <__aeabi_uldivmod>
 8003d16:	4602      	mov	r2, r0
 8003d18:	460b      	mov	r3, r1
 8003d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d50 <UART_SetConfig+0x4e4>)
 8003d1c:	fba3 1302 	umull	r1, r3, r3, r2
 8003d20:	095b      	lsrs	r3, r3, #5
 8003d22:	2164      	movs	r1, #100	@ 0x64
 8003d24:	fb01 f303 	mul.w	r3, r1, r3
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	011b      	lsls	r3, r3, #4
 8003d2c:	3332      	adds	r3, #50	@ 0x32
 8003d2e:	4a08      	ldr	r2, [pc, #32]	@ (8003d50 <UART_SetConfig+0x4e4>)
 8003d30:	fba2 2303 	umull	r2, r3, r2, r3
 8003d34:	095b      	lsrs	r3, r3, #5
 8003d36:	f003 020f 	and.w	r2, r3, #15
 8003d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4422      	add	r2, r4
 8003d42:	609a      	str	r2, [r3, #8]
}
 8003d44:	bf00      	nop
 8003d46:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d50:	51eb851f 	.word	0x51eb851f

08003d54 <_strtol_l.isra.0>:
 8003d54:	2b24      	cmp	r3, #36	@ 0x24
 8003d56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d5a:	4686      	mov	lr, r0
 8003d5c:	4690      	mov	r8, r2
 8003d5e:	d801      	bhi.n	8003d64 <_strtol_l.isra.0+0x10>
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d106      	bne.n	8003d72 <_strtol_l.isra.0+0x1e>
 8003d64:	f000 f90a 	bl	8003f7c <__errno>
 8003d68:	2316      	movs	r3, #22
 8003d6a:	6003      	str	r3, [r0, #0]
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d72:	4834      	ldr	r0, [pc, #208]	@ (8003e44 <_strtol_l.isra.0+0xf0>)
 8003d74:	460d      	mov	r5, r1
 8003d76:	462a      	mov	r2, r5
 8003d78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003d7c:	5d06      	ldrb	r6, [r0, r4]
 8003d7e:	f016 0608 	ands.w	r6, r6, #8
 8003d82:	d1f8      	bne.n	8003d76 <_strtol_l.isra.0+0x22>
 8003d84:	2c2d      	cmp	r4, #45	@ 0x2d
 8003d86:	d110      	bne.n	8003daa <_strtol_l.isra.0+0x56>
 8003d88:	782c      	ldrb	r4, [r5, #0]
 8003d8a:	2601      	movs	r6, #1
 8003d8c:	1c95      	adds	r5, r2, #2
 8003d8e:	f033 0210 	bics.w	r2, r3, #16
 8003d92:	d115      	bne.n	8003dc0 <_strtol_l.isra.0+0x6c>
 8003d94:	2c30      	cmp	r4, #48	@ 0x30
 8003d96:	d10d      	bne.n	8003db4 <_strtol_l.isra.0+0x60>
 8003d98:	782a      	ldrb	r2, [r5, #0]
 8003d9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003d9e:	2a58      	cmp	r2, #88	@ 0x58
 8003da0:	d108      	bne.n	8003db4 <_strtol_l.isra.0+0x60>
 8003da2:	786c      	ldrb	r4, [r5, #1]
 8003da4:	3502      	adds	r5, #2
 8003da6:	2310      	movs	r3, #16
 8003da8:	e00a      	b.n	8003dc0 <_strtol_l.isra.0+0x6c>
 8003daa:	2c2b      	cmp	r4, #43	@ 0x2b
 8003dac:	bf04      	itt	eq
 8003dae:	782c      	ldrbeq	r4, [r5, #0]
 8003db0:	1c95      	addeq	r5, r2, #2
 8003db2:	e7ec      	b.n	8003d8e <_strtol_l.isra.0+0x3a>
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d1f6      	bne.n	8003da6 <_strtol_l.isra.0+0x52>
 8003db8:	2c30      	cmp	r4, #48	@ 0x30
 8003dba:	bf14      	ite	ne
 8003dbc:	230a      	movne	r3, #10
 8003dbe:	2308      	moveq	r3, #8
 8003dc0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003dc4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003dc8:	2200      	movs	r2, #0
 8003dca:	fbbc f9f3 	udiv	r9, ip, r3
 8003dce:	4610      	mov	r0, r2
 8003dd0:	fb03 ca19 	mls	sl, r3, r9, ip
 8003dd4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003dd8:	2f09      	cmp	r7, #9
 8003dda:	d80f      	bhi.n	8003dfc <_strtol_l.isra.0+0xa8>
 8003ddc:	463c      	mov	r4, r7
 8003dde:	42a3      	cmp	r3, r4
 8003de0:	dd1b      	ble.n	8003e1a <_strtol_l.isra.0+0xc6>
 8003de2:	1c57      	adds	r7, r2, #1
 8003de4:	d007      	beq.n	8003df6 <_strtol_l.isra.0+0xa2>
 8003de6:	4581      	cmp	r9, r0
 8003de8:	d314      	bcc.n	8003e14 <_strtol_l.isra.0+0xc0>
 8003dea:	d101      	bne.n	8003df0 <_strtol_l.isra.0+0x9c>
 8003dec:	45a2      	cmp	sl, r4
 8003dee:	db11      	blt.n	8003e14 <_strtol_l.isra.0+0xc0>
 8003df0:	fb00 4003 	mla	r0, r0, r3, r4
 8003df4:	2201      	movs	r2, #1
 8003df6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003dfa:	e7eb      	b.n	8003dd4 <_strtol_l.isra.0+0x80>
 8003dfc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003e00:	2f19      	cmp	r7, #25
 8003e02:	d801      	bhi.n	8003e08 <_strtol_l.isra.0+0xb4>
 8003e04:	3c37      	subs	r4, #55	@ 0x37
 8003e06:	e7ea      	b.n	8003dde <_strtol_l.isra.0+0x8a>
 8003e08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003e0c:	2f19      	cmp	r7, #25
 8003e0e:	d804      	bhi.n	8003e1a <_strtol_l.isra.0+0xc6>
 8003e10:	3c57      	subs	r4, #87	@ 0x57
 8003e12:	e7e4      	b.n	8003dde <_strtol_l.isra.0+0x8a>
 8003e14:	f04f 32ff 	mov.w	r2, #4294967295
 8003e18:	e7ed      	b.n	8003df6 <_strtol_l.isra.0+0xa2>
 8003e1a:	1c53      	adds	r3, r2, #1
 8003e1c:	d108      	bne.n	8003e30 <_strtol_l.isra.0+0xdc>
 8003e1e:	2322      	movs	r3, #34	@ 0x22
 8003e20:	f8ce 3000 	str.w	r3, [lr]
 8003e24:	4660      	mov	r0, ip
 8003e26:	f1b8 0f00 	cmp.w	r8, #0
 8003e2a:	d0a0      	beq.n	8003d6e <_strtol_l.isra.0+0x1a>
 8003e2c:	1e69      	subs	r1, r5, #1
 8003e2e:	e006      	b.n	8003e3e <_strtol_l.isra.0+0xea>
 8003e30:	b106      	cbz	r6, 8003e34 <_strtol_l.isra.0+0xe0>
 8003e32:	4240      	negs	r0, r0
 8003e34:	f1b8 0f00 	cmp.w	r8, #0
 8003e38:	d099      	beq.n	8003d6e <_strtol_l.isra.0+0x1a>
 8003e3a:	2a00      	cmp	r2, #0
 8003e3c:	d1f6      	bne.n	8003e2c <_strtol_l.isra.0+0xd8>
 8003e3e:	f8c8 1000 	str.w	r1, [r8]
 8003e42:	e794      	b.n	8003d6e <_strtol_l.isra.0+0x1a>
 8003e44:	0800495d 	.word	0x0800495d

08003e48 <strtol>:
 8003e48:	4613      	mov	r3, r2
 8003e4a:	460a      	mov	r2, r1
 8003e4c:	4601      	mov	r1, r0
 8003e4e:	4802      	ldr	r0, [pc, #8]	@ (8003e58 <strtol+0x10>)
 8003e50:	6800      	ldr	r0, [r0, #0]
 8003e52:	f7ff bf7f 	b.w	8003d54 <_strtol_l.isra.0>
 8003e56:	bf00      	nop
 8003e58:	2000000c 	.word	0x2000000c

08003e5c <_vsniprintf_r>:
 8003e5c:	b530      	push	{r4, r5, lr}
 8003e5e:	4614      	mov	r4, r2
 8003e60:	2c00      	cmp	r4, #0
 8003e62:	b09b      	sub	sp, #108	@ 0x6c
 8003e64:	4605      	mov	r5, r0
 8003e66:	461a      	mov	r2, r3
 8003e68:	da05      	bge.n	8003e76 <_vsniprintf_r+0x1a>
 8003e6a:	238b      	movs	r3, #139	@ 0x8b
 8003e6c:	6003      	str	r3, [r0, #0]
 8003e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8003e72:	b01b      	add	sp, #108	@ 0x6c
 8003e74:	bd30      	pop	{r4, r5, pc}
 8003e76:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003e7a:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003e7e:	f04f 0300 	mov.w	r3, #0
 8003e82:	9319      	str	r3, [sp, #100]	@ 0x64
 8003e84:	bf14      	ite	ne
 8003e86:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003e8a:	4623      	moveq	r3, r4
 8003e8c:	9302      	str	r3, [sp, #8]
 8003e8e:	9305      	str	r3, [sp, #20]
 8003e90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003e94:	9100      	str	r1, [sp, #0]
 8003e96:	9104      	str	r1, [sp, #16]
 8003e98:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003e9c:	4669      	mov	r1, sp
 8003e9e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8003ea0:	f000 f9ec 	bl	800427c <_svfiprintf_r>
 8003ea4:	1c43      	adds	r3, r0, #1
 8003ea6:	bfbc      	itt	lt
 8003ea8:	238b      	movlt	r3, #139	@ 0x8b
 8003eaa:	602b      	strlt	r3, [r5, #0]
 8003eac:	2c00      	cmp	r4, #0
 8003eae:	d0e0      	beq.n	8003e72 <_vsniprintf_r+0x16>
 8003eb0:	9b00      	ldr	r3, [sp, #0]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	701a      	strb	r2, [r3, #0]
 8003eb6:	e7dc      	b.n	8003e72 <_vsniprintf_r+0x16>

08003eb8 <vsniprintf>:
 8003eb8:	b507      	push	{r0, r1, r2, lr}
 8003eba:	9300      	str	r3, [sp, #0]
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	460a      	mov	r2, r1
 8003ec0:	4601      	mov	r1, r0
 8003ec2:	4803      	ldr	r0, [pc, #12]	@ (8003ed0 <vsniprintf+0x18>)
 8003ec4:	6800      	ldr	r0, [r0, #0]
 8003ec6:	f7ff ffc9 	bl	8003e5c <_vsniprintf_r>
 8003eca:	b003      	add	sp, #12
 8003ecc:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ed0:	2000000c 	.word	0x2000000c

08003ed4 <memmove>:
 8003ed4:	4288      	cmp	r0, r1
 8003ed6:	b510      	push	{r4, lr}
 8003ed8:	eb01 0402 	add.w	r4, r1, r2
 8003edc:	d902      	bls.n	8003ee4 <memmove+0x10>
 8003ede:	4284      	cmp	r4, r0
 8003ee0:	4623      	mov	r3, r4
 8003ee2:	d807      	bhi.n	8003ef4 <memmove+0x20>
 8003ee4:	1e43      	subs	r3, r0, #1
 8003ee6:	42a1      	cmp	r1, r4
 8003ee8:	d008      	beq.n	8003efc <memmove+0x28>
 8003eea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003eee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ef2:	e7f8      	b.n	8003ee6 <memmove+0x12>
 8003ef4:	4402      	add	r2, r0
 8003ef6:	4601      	mov	r1, r0
 8003ef8:	428a      	cmp	r2, r1
 8003efa:	d100      	bne.n	8003efe <memmove+0x2a>
 8003efc:	bd10      	pop	{r4, pc}
 8003efe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003f02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003f06:	e7f7      	b.n	8003ef8 <memmove+0x24>

08003f08 <memset>:
 8003f08:	4402      	add	r2, r0
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d100      	bne.n	8003f12 <memset+0xa>
 8003f10:	4770      	bx	lr
 8003f12:	f803 1b01 	strb.w	r1, [r3], #1
 8003f16:	e7f9      	b.n	8003f0c <memset+0x4>

08003f18 <strchr>:
 8003f18:	b2c9      	uxtb	r1, r1
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f22:	b112      	cbz	r2, 8003f2a <strchr+0x12>
 8003f24:	428a      	cmp	r2, r1
 8003f26:	d1f9      	bne.n	8003f1c <strchr+0x4>
 8003f28:	4770      	bx	lr
 8003f2a:	2900      	cmp	r1, #0
 8003f2c:	bf18      	it	ne
 8003f2e:	2000      	movne	r0, #0
 8003f30:	4770      	bx	lr

08003f32 <strncmp>:
 8003f32:	b510      	push	{r4, lr}
 8003f34:	b16a      	cbz	r2, 8003f52 <strncmp+0x20>
 8003f36:	3901      	subs	r1, #1
 8003f38:	1884      	adds	r4, r0, r2
 8003f3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f3e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d103      	bne.n	8003f4e <strncmp+0x1c>
 8003f46:	42a0      	cmp	r0, r4
 8003f48:	d001      	beq.n	8003f4e <strncmp+0x1c>
 8003f4a:	2a00      	cmp	r2, #0
 8003f4c:	d1f5      	bne.n	8003f3a <strncmp+0x8>
 8003f4e:	1ad0      	subs	r0, r2, r3
 8003f50:	bd10      	pop	{r4, pc}
 8003f52:	4610      	mov	r0, r2
 8003f54:	e7fc      	b.n	8003f50 <strncmp+0x1e>

08003f56 <strncpy>:
 8003f56:	b510      	push	{r4, lr}
 8003f58:	3901      	subs	r1, #1
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	b132      	cbz	r2, 8003f6c <strncpy+0x16>
 8003f5e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8003f62:	f803 4b01 	strb.w	r4, [r3], #1
 8003f66:	3a01      	subs	r2, #1
 8003f68:	2c00      	cmp	r4, #0
 8003f6a:	d1f7      	bne.n	8003f5c <strncpy+0x6>
 8003f6c:	441a      	add	r2, r3
 8003f6e:	2100      	movs	r1, #0
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d100      	bne.n	8003f76 <strncpy+0x20>
 8003f74:	bd10      	pop	{r4, pc}
 8003f76:	f803 1b01 	strb.w	r1, [r3], #1
 8003f7a:	e7f9      	b.n	8003f70 <strncpy+0x1a>

08003f7c <__errno>:
 8003f7c:	4b01      	ldr	r3, [pc, #4]	@ (8003f84 <__errno+0x8>)
 8003f7e:	6818      	ldr	r0, [r3, #0]
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	2000000c 	.word	0x2000000c

08003f88 <__libc_init_array>:
 8003f88:	b570      	push	{r4, r5, r6, lr}
 8003f8a:	4d0d      	ldr	r5, [pc, #52]	@ (8003fc0 <__libc_init_array+0x38>)
 8003f8c:	4c0d      	ldr	r4, [pc, #52]	@ (8003fc4 <__libc_init_array+0x3c>)
 8003f8e:	1b64      	subs	r4, r4, r5
 8003f90:	10a4      	asrs	r4, r4, #2
 8003f92:	2600      	movs	r6, #0
 8003f94:	42a6      	cmp	r6, r4
 8003f96:	d109      	bne.n	8003fac <__libc_init_array+0x24>
 8003f98:	4d0b      	ldr	r5, [pc, #44]	@ (8003fc8 <__libc_init_array+0x40>)
 8003f9a:	4c0c      	ldr	r4, [pc, #48]	@ (8003fcc <__libc_init_array+0x44>)
 8003f9c:	f000 fc4a 	bl	8004834 <_init>
 8003fa0:	1b64      	subs	r4, r4, r5
 8003fa2:	10a4      	asrs	r4, r4, #2
 8003fa4:	2600      	movs	r6, #0
 8003fa6:	42a6      	cmp	r6, r4
 8003fa8:	d105      	bne.n	8003fb6 <__libc_init_array+0x2e>
 8003faa:	bd70      	pop	{r4, r5, r6, pc}
 8003fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fb0:	4798      	blx	r3
 8003fb2:	3601      	adds	r6, #1
 8003fb4:	e7ee      	b.n	8003f94 <__libc_init_array+0xc>
 8003fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fba:	4798      	blx	r3
 8003fbc:	3601      	adds	r6, #1
 8003fbe:	e7f2      	b.n	8003fa6 <__libc_init_array+0x1e>
 8003fc0:	08004a98 	.word	0x08004a98
 8003fc4:	08004a98 	.word	0x08004a98
 8003fc8:	08004a98 	.word	0x08004a98
 8003fcc:	08004a9c 	.word	0x08004a9c

08003fd0 <__retarget_lock_acquire_recursive>:
 8003fd0:	4770      	bx	lr

08003fd2 <__retarget_lock_release_recursive>:
 8003fd2:	4770      	bx	lr

08003fd4 <_free_r>:
 8003fd4:	b538      	push	{r3, r4, r5, lr}
 8003fd6:	4605      	mov	r5, r0
 8003fd8:	2900      	cmp	r1, #0
 8003fda:	d041      	beq.n	8004060 <_free_r+0x8c>
 8003fdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fe0:	1f0c      	subs	r4, r1, #4
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	bfb8      	it	lt
 8003fe6:	18e4      	addlt	r4, r4, r3
 8003fe8:	f000 f8e0 	bl	80041ac <__malloc_lock>
 8003fec:	4a1d      	ldr	r2, [pc, #116]	@ (8004064 <_free_r+0x90>)
 8003fee:	6813      	ldr	r3, [r2, #0]
 8003ff0:	b933      	cbnz	r3, 8004000 <_free_r+0x2c>
 8003ff2:	6063      	str	r3, [r4, #4]
 8003ff4:	6014      	str	r4, [r2, #0]
 8003ff6:	4628      	mov	r0, r5
 8003ff8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ffc:	f000 b8dc 	b.w	80041b8 <__malloc_unlock>
 8004000:	42a3      	cmp	r3, r4
 8004002:	d908      	bls.n	8004016 <_free_r+0x42>
 8004004:	6820      	ldr	r0, [r4, #0]
 8004006:	1821      	adds	r1, r4, r0
 8004008:	428b      	cmp	r3, r1
 800400a:	bf01      	itttt	eq
 800400c:	6819      	ldreq	r1, [r3, #0]
 800400e:	685b      	ldreq	r3, [r3, #4]
 8004010:	1809      	addeq	r1, r1, r0
 8004012:	6021      	streq	r1, [r4, #0]
 8004014:	e7ed      	b.n	8003ff2 <_free_r+0x1e>
 8004016:	461a      	mov	r2, r3
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	b10b      	cbz	r3, 8004020 <_free_r+0x4c>
 800401c:	42a3      	cmp	r3, r4
 800401e:	d9fa      	bls.n	8004016 <_free_r+0x42>
 8004020:	6811      	ldr	r1, [r2, #0]
 8004022:	1850      	adds	r0, r2, r1
 8004024:	42a0      	cmp	r0, r4
 8004026:	d10b      	bne.n	8004040 <_free_r+0x6c>
 8004028:	6820      	ldr	r0, [r4, #0]
 800402a:	4401      	add	r1, r0
 800402c:	1850      	adds	r0, r2, r1
 800402e:	4283      	cmp	r3, r0
 8004030:	6011      	str	r1, [r2, #0]
 8004032:	d1e0      	bne.n	8003ff6 <_free_r+0x22>
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	6053      	str	r3, [r2, #4]
 800403a:	4408      	add	r0, r1
 800403c:	6010      	str	r0, [r2, #0]
 800403e:	e7da      	b.n	8003ff6 <_free_r+0x22>
 8004040:	d902      	bls.n	8004048 <_free_r+0x74>
 8004042:	230c      	movs	r3, #12
 8004044:	602b      	str	r3, [r5, #0]
 8004046:	e7d6      	b.n	8003ff6 <_free_r+0x22>
 8004048:	6820      	ldr	r0, [r4, #0]
 800404a:	1821      	adds	r1, r4, r0
 800404c:	428b      	cmp	r3, r1
 800404e:	bf04      	itt	eq
 8004050:	6819      	ldreq	r1, [r3, #0]
 8004052:	685b      	ldreq	r3, [r3, #4]
 8004054:	6063      	str	r3, [r4, #4]
 8004056:	bf04      	itt	eq
 8004058:	1809      	addeq	r1, r1, r0
 800405a:	6021      	streq	r1, [r4, #0]
 800405c:	6054      	str	r4, [r2, #4]
 800405e:	e7ca      	b.n	8003ff6 <_free_r+0x22>
 8004060:	bd38      	pop	{r3, r4, r5, pc}
 8004062:	bf00      	nop
 8004064:	20000804 	.word	0x20000804

08004068 <sbrk_aligned>:
 8004068:	b570      	push	{r4, r5, r6, lr}
 800406a:	4e0f      	ldr	r6, [pc, #60]	@ (80040a8 <sbrk_aligned+0x40>)
 800406c:	460c      	mov	r4, r1
 800406e:	6831      	ldr	r1, [r6, #0]
 8004070:	4605      	mov	r5, r0
 8004072:	b911      	cbnz	r1, 800407a <sbrk_aligned+0x12>
 8004074:	f000 fb8a 	bl	800478c <_sbrk_r>
 8004078:	6030      	str	r0, [r6, #0]
 800407a:	4621      	mov	r1, r4
 800407c:	4628      	mov	r0, r5
 800407e:	f000 fb85 	bl	800478c <_sbrk_r>
 8004082:	1c43      	adds	r3, r0, #1
 8004084:	d103      	bne.n	800408e <sbrk_aligned+0x26>
 8004086:	f04f 34ff 	mov.w	r4, #4294967295
 800408a:	4620      	mov	r0, r4
 800408c:	bd70      	pop	{r4, r5, r6, pc}
 800408e:	1cc4      	adds	r4, r0, #3
 8004090:	f024 0403 	bic.w	r4, r4, #3
 8004094:	42a0      	cmp	r0, r4
 8004096:	d0f8      	beq.n	800408a <sbrk_aligned+0x22>
 8004098:	1a21      	subs	r1, r4, r0
 800409a:	4628      	mov	r0, r5
 800409c:	f000 fb76 	bl	800478c <_sbrk_r>
 80040a0:	3001      	adds	r0, #1
 80040a2:	d1f2      	bne.n	800408a <sbrk_aligned+0x22>
 80040a4:	e7ef      	b.n	8004086 <sbrk_aligned+0x1e>
 80040a6:	bf00      	nop
 80040a8:	20000800 	.word	0x20000800

080040ac <_malloc_r>:
 80040ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040b0:	1ccd      	adds	r5, r1, #3
 80040b2:	f025 0503 	bic.w	r5, r5, #3
 80040b6:	3508      	adds	r5, #8
 80040b8:	2d0c      	cmp	r5, #12
 80040ba:	bf38      	it	cc
 80040bc:	250c      	movcc	r5, #12
 80040be:	2d00      	cmp	r5, #0
 80040c0:	4606      	mov	r6, r0
 80040c2:	db01      	blt.n	80040c8 <_malloc_r+0x1c>
 80040c4:	42a9      	cmp	r1, r5
 80040c6:	d904      	bls.n	80040d2 <_malloc_r+0x26>
 80040c8:	230c      	movs	r3, #12
 80040ca:	6033      	str	r3, [r6, #0]
 80040cc:	2000      	movs	r0, #0
 80040ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80041a8 <_malloc_r+0xfc>
 80040d6:	f000 f869 	bl	80041ac <__malloc_lock>
 80040da:	f8d8 3000 	ldr.w	r3, [r8]
 80040de:	461c      	mov	r4, r3
 80040e0:	bb44      	cbnz	r4, 8004134 <_malloc_r+0x88>
 80040e2:	4629      	mov	r1, r5
 80040e4:	4630      	mov	r0, r6
 80040e6:	f7ff ffbf 	bl	8004068 <sbrk_aligned>
 80040ea:	1c43      	adds	r3, r0, #1
 80040ec:	4604      	mov	r4, r0
 80040ee:	d158      	bne.n	80041a2 <_malloc_r+0xf6>
 80040f0:	f8d8 4000 	ldr.w	r4, [r8]
 80040f4:	4627      	mov	r7, r4
 80040f6:	2f00      	cmp	r7, #0
 80040f8:	d143      	bne.n	8004182 <_malloc_r+0xd6>
 80040fa:	2c00      	cmp	r4, #0
 80040fc:	d04b      	beq.n	8004196 <_malloc_r+0xea>
 80040fe:	6823      	ldr	r3, [r4, #0]
 8004100:	4639      	mov	r1, r7
 8004102:	4630      	mov	r0, r6
 8004104:	eb04 0903 	add.w	r9, r4, r3
 8004108:	f000 fb40 	bl	800478c <_sbrk_r>
 800410c:	4581      	cmp	r9, r0
 800410e:	d142      	bne.n	8004196 <_malloc_r+0xea>
 8004110:	6821      	ldr	r1, [r4, #0]
 8004112:	1a6d      	subs	r5, r5, r1
 8004114:	4629      	mov	r1, r5
 8004116:	4630      	mov	r0, r6
 8004118:	f7ff ffa6 	bl	8004068 <sbrk_aligned>
 800411c:	3001      	adds	r0, #1
 800411e:	d03a      	beq.n	8004196 <_malloc_r+0xea>
 8004120:	6823      	ldr	r3, [r4, #0]
 8004122:	442b      	add	r3, r5
 8004124:	6023      	str	r3, [r4, #0]
 8004126:	f8d8 3000 	ldr.w	r3, [r8]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	bb62      	cbnz	r2, 8004188 <_malloc_r+0xdc>
 800412e:	f8c8 7000 	str.w	r7, [r8]
 8004132:	e00f      	b.n	8004154 <_malloc_r+0xa8>
 8004134:	6822      	ldr	r2, [r4, #0]
 8004136:	1b52      	subs	r2, r2, r5
 8004138:	d420      	bmi.n	800417c <_malloc_r+0xd0>
 800413a:	2a0b      	cmp	r2, #11
 800413c:	d917      	bls.n	800416e <_malloc_r+0xc2>
 800413e:	1961      	adds	r1, r4, r5
 8004140:	42a3      	cmp	r3, r4
 8004142:	6025      	str	r5, [r4, #0]
 8004144:	bf18      	it	ne
 8004146:	6059      	strne	r1, [r3, #4]
 8004148:	6863      	ldr	r3, [r4, #4]
 800414a:	bf08      	it	eq
 800414c:	f8c8 1000 	streq.w	r1, [r8]
 8004150:	5162      	str	r2, [r4, r5]
 8004152:	604b      	str	r3, [r1, #4]
 8004154:	4630      	mov	r0, r6
 8004156:	f000 f82f 	bl	80041b8 <__malloc_unlock>
 800415a:	f104 000b 	add.w	r0, r4, #11
 800415e:	1d23      	adds	r3, r4, #4
 8004160:	f020 0007 	bic.w	r0, r0, #7
 8004164:	1ac2      	subs	r2, r0, r3
 8004166:	bf1c      	itt	ne
 8004168:	1a1b      	subne	r3, r3, r0
 800416a:	50a3      	strne	r3, [r4, r2]
 800416c:	e7af      	b.n	80040ce <_malloc_r+0x22>
 800416e:	6862      	ldr	r2, [r4, #4]
 8004170:	42a3      	cmp	r3, r4
 8004172:	bf0c      	ite	eq
 8004174:	f8c8 2000 	streq.w	r2, [r8]
 8004178:	605a      	strne	r2, [r3, #4]
 800417a:	e7eb      	b.n	8004154 <_malloc_r+0xa8>
 800417c:	4623      	mov	r3, r4
 800417e:	6864      	ldr	r4, [r4, #4]
 8004180:	e7ae      	b.n	80040e0 <_malloc_r+0x34>
 8004182:	463c      	mov	r4, r7
 8004184:	687f      	ldr	r7, [r7, #4]
 8004186:	e7b6      	b.n	80040f6 <_malloc_r+0x4a>
 8004188:	461a      	mov	r2, r3
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	42a3      	cmp	r3, r4
 800418e:	d1fb      	bne.n	8004188 <_malloc_r+0xdc>
 8004190:	2300      	movs	r3, #0
 8004192:	6053      	str	r3, [r2, #4]
 8004194:	e7de      	b.n	8004154 <_malloc_r+0xa8>
 8004196:	230c      	movs	r3, #12
 8004198:	6033      	str	r3, [r6, #0]
 800419a:	4630      	mov	r0, r6
 800419c:	f000 f80c 	bl	80041b8 <__malloc_unlock>
 80041a0:	e794      	b.n	80040cc <_malloc_r+0x20>
 80041a2:	6005      	str	r5, [r0, #0]
 80041a4:	e7d6      	b.n	8004154 <_malloc_r+0xa8>
 80041a6:	bf00      	nop
 80041a8:	20000804 	.word	0x20000804

080041ac <__malloc_lock>:
 80041ac:	4801      	ldr	r0, [pc, #4]	@ (80041b4 <__malloc_lock+0x8>)
 80041ae:	f7ff bf0f 	b.w	8003fd0 <__retarget_lock_acquire_recursive>
 80041b2:	bf00      	nop
 80041b4:	200007fc 	.word	0x200007fc

080041b8 <__malloc_unlock>:
 80041b8:	4801      	ldr	r0, [pc, #4]	@ (80041c0 <__malloc_unlock+0x8>)
 80041ba:	f7ff bf0a 	b.w	8003fd2 <__retarget_lock_release_recursive>
 80041be:	bf00      	nop
 80041c0:	200007fc 	.word	0x200007fc

080041c4 <__ssputs_r>:
 80041c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041c8:	688e      	ldr	r6, [r1, #8]
 80041ca:	461f      	mov	r7, r3
 80041cc:	42be      	cmp	r6, r7
 80041ce:	680b      	ldr	r3, [r1, #0]
 80041d0:	4682      	mov	sl, r0
 80041d2:	460c      	mov	r4, r1
 80041d4:	4690      	mov	r8, r2
 80041d6:	d82d      	bhi.n	8004234 <__ssputs_r+0x70>
 80041d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80041dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80041e0:	d026      	beq.n	8004230 <__ssputs_r+0x6c>
 80041e2:	6965      	ldr	r5, [r4, #20]
 80041e4:	6909      	ldr	r1, [r1, #16]
 80041e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041ea:	eba3 0901 	sub.w	r9, r3, r1
 80041ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80041f2:	1c7b      	adds	r3, r7, #1
 80041f4:	444b      	add	r3, r9
 80041f6:	106d      	asrs	r5, r5, #1
 80041f8:	429d      	cmp	r5, r3
 80041fa:	bf38      	it	cc
 80041fc:	461d      	movcc	r5, r3
 80041fe:	0553      	lsls	r3, r2, #21
 8004200:	d527      	bpl.n	8004252 <__ssputs_r+0x8e>
 8004202:	4629      	mov	r1, r5
 8004204:	f7ff ff52 	bl	80040ac <_malloc_r>
 8004208:	4606      	mov	r6, r0
 800420a:	b360      	cbz	r0, 8004266 <__ssputs_r+0xa2>
 800420c:	6921      	ldr	r1, [r4, #16]
 800420e:	464a      	mov	r2, r9
 8004210:	f000 facc 	bl	80047ac <memcpy>
 8004214:	89a3      	ldrh	r3, [r4, #12]
 8004216:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800421a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800421e:	81a3      	strh	r3, [r4, #12]
 8004220:	6126      	str	r6, [r4, #16]
 8004222:	6165      	str	r5, [r4, #20]
 8004224:	444e      	add	r6, r9
 8004226:	eba5 0509 	sub.w	r5, r5, r9
 800422a:	6026      	str	r6, [r4, #0]
 800422c:	60a5      	str	r5, [r4, #8]
 800422e:	463e      	mov	r6, r7
 8004230:	42be      	cmp	r6, r7
 8004232:	d900      	bls.n	8004236 <__ssputs_r+0x72>
 8004234:	463e      	mov	r6, r7
 8004236:	6820      	ldr	r0, [r4, #0]
 8004238:	4632      	mov	r2, r6
 800423a:	4641      	mov	r1, r8
 800423c:	f7ff fe4a 	bl	8003ed4 <memmove>
 8004240:	68a3      	ldr	r3, [r4, #8]
 8004242:	1b9b      	subs	r3, r3, r6
 8004244:	60a3      	str	r3, [r4, #8]
 8004246:	6823      	ldr	r3, [r4, #0]
 8004248:	4433      	add	r3, r6
 800424a:	6023      	str	r3, [r4, #0]
 800424c:	2000      	movs	r0, #0
 800424e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004252:	462a      	mov	r2, r5
 8004254:	f000 fab8 	bl	80047c8 <_realloc_r>
 8004258:	4606      	mov	r6, r0
 800425a:	2800      	cmp	r0, #0
 800425c:	d1e0      	bne.n	8004220 <__ssputs_r+0x5c>
 800425e:	6921      	ldr	r1, [r4, #16]
 8004260:	4650      	mov	r0, sl
 8004262:	f7ff feb7 	bl	8003fd4 <_free_r>
 8004266:	230c      	movs	r3, #12
 8004268:	f8ca 3000 	str.w	r3, [sl]
 800426c:	89a3      	ldrh	r3, [r4, #12]
 800426e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004272:	81a3      	strh	r3, [r4, #12]
 8004274:	f04f 30ff 	mov.w	r0, #4294967295
 8004278:	e7e9      	b.n	800424e <__ssputs_r+0x8a>
	...

0800427c <_svfiprintf_r>:
 800427c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004280:	4698      	mov	r8, r3
 8004282:	898b      	ldrh	r3, [r1, #12]
 8004284:	061b      	lsls	r3, r3, #24
 8004286:	b09d      	sub	sp, #116	@ 0x74
 8004288:	4607      	mov	r7, r0
 800428a:	460d      	mov	r5, r1
 800428c:	4614      	mov	r4, r2
 800428e:	d510      	bpl.n	80042b2 <_svfiprintf_r+0x36>
 8004290:	690b      	ldr	r3, [r1, #16]
 8004292:	b973      	cbnz	r3, 80042b2 <_svfiprintf_r+0x36>
 8004294:	2140      	movs	r1, #64	@ 0x40
 8004296:	f7ff ff09 	bl	80040ac <_malloc_r>
 800429a:	6028      	str	r0, [r5, #0]
 800429c:	6128      	str	r0, [r5, #16]
 800429e:	b930      	cbnz	r0, 80042ae <_svfiprintf_r+0x32>
 80042a0:	230c      	movs	r3, #12
 80042a2:	603b      	str	r3, [r7, #0]
 80042a4:	f04f 30ff 	mov.w	r0, #4294967295
 80042a8:	b01d      	add	sp, #116	@ 0x74
 80042aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042ae:	2340      	movs	r3, #64	@ 0x40
 80042b0:	616b      	str	r3, [r5, #20]
 80042b2:	2300      	movs	r3, #0
 80042b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80042b6:	2320      	movs	r3, #32
 80042b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80042bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80042c0:	2330      	movs	r3, #48	@ 0x30
 80042c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004460 <_svfiprintf_r+0x1e4>
 80042c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80042ca:	f04f 0901 	mov.w	r9, #1
 80042ce:	4623      	mov	r3, r4
 80042d0:	469a      	mov	sl, r3
 80042d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042d6:	b10a      	cbz	r2, 80042dc <_svfiprintf_r+0x60>
 80042d8:	2a25      	cmp	r2, #37	@ 0x25
 80042da:	d1f9      	bne.n	80042d0 <_svfiprintf_r+0x54>
 80042dc:	ebba 0b04 	subs.w	fp, sl, r4
 80042e0:	d00b      	beq.n	80042fa <_svfiprintf_r+0x7e>
 80042e2:	465b      	mov	r3, fp
 80042e4:	4622      	mov	r2, r4
 80042e6:	4629      	mov	r1, r5
 80042e8:	4638      	mov	r0, r7
 80042ea:	f7ff ff6b 	bl	80041c4 <__ssputs_r>
 80042ee:	3001      	adds	r0, #1
 80042f0:	f000 80a7 	beq.w	8004442 <_svfiprintf_r+0x1c6>
 80042f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042f6:	445a      	add	r2, fp
 80042f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80042fa:	f89a 3000 	ldrb.w	r3, [sl]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	f000 809f 	beq.w	8004442 <_svfiprintf_r+0x1c6>
 8004304:	2300      	movs	r3, #0
 8004306:	f04f 32ff 	mov.w	r2, #4294967295
 800430a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800430e:	f10a 0a01 	add.w	sl, sl, #1
 8004312:	9304      	str	r3, [sp, #16]
 8004314:	9307      	str	r3, [sp, #28]
 8004316:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800431a:	931a      	str	r3, [sp, #104]	@ 0x68
 800431c:	4654      	mov	r4, sl
 800431e:	2205      	movs	r2, #5
 8004320:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004324:	484e      	ldr	r0, [pc, #312]	@ (8004460 <_svfiprintf_r+0x1e4>)
 8004326:	f7fb ff8b 	bl	8000240 <memchr>
 800432a:	9a04      	ldr	r2, [sp, #16]
 800432c:	b9d8      	cbnz	r0, 8004366 <_svfiprintf_r+0xea>
 800432e:	06d0      	lsls	r0, r2, #27
 8004330:	bf44      	itt	mi
 8004332:	2320      	movmi	r3, #32
 8004334:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004338:	0711      	lsls	r1, r2, #28
 800433a:	bf44      	itt	mi
 800433c:	232b      	movmi	r3, #43	@ 0x2b
 800433e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004342:	f89a 3000 	ldrb.w	r3, [sl]
 8004346:	2b2a      	cmp	r3, #42	@ 0x2a
 8004348:	d015      	beq.n	8004376 <_svfiprintf_r+0xfa>
 800434a:	9a07      	ldr	r2, [sp, #28]
 800434c:	4654      	mov	r4, sl
 800434e:	2000      	movs	r0, #0
 8004350:	f04f 0c0a 	mov.w	ip, #10
 8004354:	4621      	mov	r1, r4
 8004356:	f811 3b01 	ldrb.w	r3, [r1], #1
 800435a:	3b30      	subs	r3, #48	@ 0x30
 800435c:	2b09      	cmp	r3, #9
 800435e:	d94b      	bls.n	80043f8 <_svfiprintf_r+0x17c>
 8004360:	b1b0      	cbz	r0, 8004390 <_svfiprintf_r+0x114>
 8004362:	9207      	str	r2, [sp, #28]
 8004364:	e014      	b.n	8004390 <_svfiprintf_r+0x114>
 8004366:	eba0 0308 	sub.w	r3, r0, r8
 800436a:	fa09 f303 	lsl.w	r3, r9, r3
 800436e:	4313      	orrs	r3, r2
 8004370:	9304      	str	r3, [sp, #16]
 8004372:	46a2      	mov	sl, r4
 8004374:	e7d2      	b.n	800431c <_svfiprintf_r+0xa0>
 8004376:	9b03      	ldr	r3, [sp, #12]
 8004378:	1d19      	adds	r1, r3, #4
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	9103      	str	r1, [sp, #12]
 800437e:	2b00      	cmp	r3, #0
 8004380:	bfbb      	ittet	lt
 8004382:	425b      	neglt	r3, r3
 8004384:	f042 0202 	orrlt.w	r2, r2, #2
 8004388:	9307      	strge	r3, [sp, #28]
 800438a:	9307      	strlt	r3, [sp, #28]
 800438c:	bfb8      	it	lt
 800438e:	9204      	strlt	r2, [sp, #16]
 8004390:	7823      	ldrb	r3, [r4, #0]
 8004392:	2b2e      	cmp	r3, #46	@ 0x2e
 8004394:	d10a      	bne.n	80043ac <_svfiprintf_r+0x130>
 8004396:	7863      	ldrb	r3, [r4, #1]
 8004398:	2b2a      	cmp	r3, #42	@ 0x2a
 800439a:	d132      	bne.n	8004402 <_svfiprintf_r+0x186>
 800439c:	9b03      	ldr	r3, [sp, #12]
 800439e:	1d1a      	adds	r2, r3, #4
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	9203      	str	r2, [sp, #12]
 80043a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80043a8:	3402      	adds	r4, #2
 80043aa:	9305      	str	r3, [sp, #20]
 80043ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004470 <_svfiprintf_r+0x1f4>
 80043b0:	7821      	ldrb	r1, [r4, #0]
 80043b2:	2203      	movs	r2, #3
 80043b4:	4650      	mov	r0, sl
 80043b6:	f7fb ff43 	bl	8000240 <memchr>
 80043ba:	b138      	cbz	r0, 80043cc <_svfiprintf_r+0x150>
 80043bc:	9b04      	ldr	r3, [sp, #16]
 80043be:	eba0 000a 	sub.w	r0, r0, sl
 80043c2:	2240      	movs	r2, #64	@ 0x40
 80043c4:	4082      	lsls	r2, r0
 80043c6:	4313      	orrs	r3, r2
 80043c8:	3401      	adds	r4, #1
 80043ca:	9304      	str	r3, [sp, #16]
 80043cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043d0:	4824      	ldr	r0, [pc, #144]	@ (8004464 <_svfiprintf_r+0x1e8>)
 80043d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80043d6:	2206      	movs	r2, #6
 80043d8:	f7fb ff32 	bl	8000240 <memchr>
 80043dc:	2800      	cmp	r0, #0
 80043de:	d036      	beq.n	800444e <_svfiprintf_r+0x1d2>
 80043e0:	4b21      	ldr	r3, [pc, #132]	@ (8004468 <_svfiprintf_r+0x1ec>)
 80043e2:	bb1b      	cbnz	r3, 800442c <_svfiprintf_r+0x1b0>
 80043e4:	9b03      	ldr	r3, [sp, #12]
 80043e6:	3307      	adds	r3, #7
 80043e8:	f023 0307 	bic.w	r3, r3, #7
 80043ec:	3308      	adds	r3, #8
 80043ee:	9303      	str	r3, [sp, #12]
 80043f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043f2:	4433      	add	r3, r6
 80043f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80043f6:	e76a      	b.n	80042ce <_svfiprintf_r+0x52>
 80043f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80043fc:	460c      	mov	r4, r1
 80043fe:	2001      	movs	r0, #1
 8004400:	e7a8      	b.n	8004354 <_svfiprintf_r+0xd8>
 8004402:	2300      	movs	r3, #0
 8004404:	3401      	adds	r4, #1
 8004406:	9305      	str	r3, [sp, #20]
 8004408:	4619      	mov	r1, r3
 800440a:	f04f 0c0a 	mov.w	ip, #10
 800440e:	4620      	mov	r0, r4
 8004410:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004414:	3a30      	subs	r2, #48	@ 0x30
 8004416:	2a09      	cmp	r2, #9
 8004418:	d903      	bls.n	8004422 <_svfiprintf_r+0x1a6>
 800441a:	2b00      	cmp	r3, #0
 800441c:	d0c6      	beq.n	80043ac <_svfiprintf_r+0x130>
 800441e:	9105      	str	r1, [sp, #20]
 8004420:	e7c4      	b.n	80043ac <_svfiprintf_r+0x130>
 8004422:	fb0c 2101 	mla	r1, ip, r1, r2
 8004426:	4604      	mov	r4, r0
 8004428:	2301      	movs	r3, #1
 800442a:	e7f0      	b.n	800440e <_svfiprintf_r+0x192>
 800442c:	ab03      	add	r3, sp, #12
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	462a      	mov	r2, r5
 8004432:	4b0e      	ldr	r3, [pc, #56]	@ (800446c <_svfiprintf_r+0x1f0>)
 8004434:	a904      	add	r1, sp, #16
 8004436:	4638      	mov	r0, r7
 8004438:	f3af 8000 	nop.w
 800443c:	1c42      	adds	r2, r0, #1
 800443e:	4606      	mov	r6, r0
 8004440:	d1d6      	bne.n	80043f0 <_svfiprintf_r+0x174>
 8004442:	89ab      	ldrh	r3, [r5, #12]
 8004444:	065b      	lsls	r3, r3, #25
 8004446:	f53f af2d 	bmi.w	80042a4 <_svfiprintf_r+0x28>
 800444a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800444c:	e72c      	b.n	80042a8 <_svfiprintf_r+0x2c>
 800444e:	ab03      	add	r3, sp, #12
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	462a      	mov	r2, r5
 8004454:	4b05      	ldr	r3, [pc, #20]	@ (800446c <_svfiprintf_r+0x1f0>)
 8004456:	a904      	add	r1, sp, #16
 8004458:	4638      	mov	r0, r7
 800445a:	f000 f879 	bl	8004550 <_printf_i>
 800445e:	e7ed      	b.n	800443c <_svfiprintf_r+0x1c0>
 8004460:	08004a5d 	.word	0x08004a5d
 8004464:	08004a67 	.word	0x08004a67
 8004468:	00000000 	.word	0x00000000
 800446c:	080041c5 	.word	0x080041c5
 8004470:	08004a63 	.word	0x08004a63

08004474 <_printf_common>:
 8004474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004478:	4616      	mov	r6, r2
 800447a:	4698      	mov	r8, r3
 800447c:	688a      	ldr	r2, [r1, #8]
 800447e:	690b      	ldr	r3, [r1, #16]
 8004480:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004484:	4293      	cmp	r3, r2
 8004486:	bfb8      	it	lt
 8004488:	4613      	movlt	r3, r2
 800448a:	6033      	str	r3, [r6, #0]
 800448c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004490:	4607      	mov	r7, r0
 8004492:	460c      	mov	r4, r1
 8004494:	b10a      	cbz	r2, 800449a <_printf_common+0x26>
 8004496:	3301      	adds	r3, #1
 8004498:	6033      	str	r3, [r6, #0]
 800449a:	6823      	ldr	r3, [r4, #0]
 800449c:	0699      	lsls	r1, r3, #26
 800449e:	bf42      	ittt	mi
 80044a0:	6833      	ldrmi	r3, [r6, #0]
 80044a2:	3302      	addmi	r3, #2
 80044a4:	6033      	strmi	r3, [r6, #0]
 80044a6:	6825      	ldr	r5, [r4, #0]
 80044a8:	f015 0506 	ands.w	r5, r5, #6
 80044ac:	d106      	bne.n	80044bc <_printf_common+0x48>
 80044ae:	f104 0a19 	add.w	sl, r4, #25
 80044b2:	68e3      	ldr	r3, [r4, #12]
 80044b4:	6832      	ldr	r2, [r6, #0]
 80044b6:	1a9b      	subs	r3, r3, r2
 80044b8:	42ab      	cmp	r3, r5
 80044ba:	dc26      	bgt.n	800450a <_printf_common+0x96>
 80044bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80044c0:	6822      	ldr	r2, [r4, #0]
 80044c2:	3b00      	subs	r3, #0
 80044c4:	bf18      	it	ne
 80044c6:	2301      	movne	r3, #1
 80044c8:	0692      	lsls	r2, r2, #26
 80044ca:	d42b      	bmi.n	8004524 <_printf_common+0xb0>
 80044cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80044d0:	4641      	mov	r1, r8
 80044d2:	4638      	mov	r0, r7
 80044d4:	47c8      	blx	r9
 80044d6:	3001      	adds	r0, #1
 80044d8:	d01e      	beq.n	8004518 <_printf_common+0xa4>
 80044da:	6823      	ldr	r3, [r4, #0]
 80044dc:	6922      	ldr	r2, [r4, #16]
 80044de:	f003 0306 	and.w	r3, r3, #6
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	bf02      	ittt	eq
 80044e6:	68e5      	ldreq	r5, [r4, #12]
 80044e8:	6833      	ldreq	r3, [r6, #0]
 80044ea:	1aed      	subeq	r5, r5, r3
 80044ec:	68a3      	ldr	r3, [r4, #8]
 80044ee:	bf0c      	ite	eq
 80044f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044f4:	2500      	movne	r5, #0
 80044f6:	4293      	cmp	r3, r2
 80044f8:	bfc4      	itt	gt
 80044fa:	1a9b      	subgt	r3, r3, r2
 80044fc:	18ed      	addgt	r5, r5, r3
 80044fe:	2600      	movs	r6, #0
 8004500:	341a      	adds	r4, #26
 8004502:	42b5      	cmp	r5, r6
 8004504:	d11a      	bne.n	800453c <_printf_common+0xc8>
 8004506:	2000      	movs	r0, #0
 8004508:	e008      	b.n	800451c <_printf_common+0xa8>
 800450a:	2301      	movs	r3, #1
 800450c:	4652      	mov	r2, sl
 800450e:	4641      	mov	r1, r8
 8004510:	4638      	mov	r0, r7
 8004512:	47c8      	blx	r9
 8004514:	3001      	adds	r0, #1
 8004516:	d103      	bne.n	8004520 <_printf_common+0xac>
 8004518:	f04f 30ff 	mov.w	r0, #4294967295
 800451c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004520:	3501      	adds	r5, #1
 8004522:	e7c6      	b.n	80044b2 <_printf_common+0x3e>
 8004524:	18e1      	adds	r1, r4, r3
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	2030      	movs	r0, #48	@ 0x30
 800452a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800452e:	4422      	add	r2, r4
 8004530:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004534:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004538:	3302      	adds	r3, #2
 800453a:	e7c7      	b.n	80044cc <_printf_common+0x58>
 800453c:	2301      	movs	r3, #1
 800453e:	4622      	mov	r2, r4
 8004540:	4641      	mov	r1, r8
 8004542:	4638      	mov	r0, r7
 8004544:	47c8      	blx	r9
 8004546:	3001      	adds	r0, #1
 8004548:	d0e6      	beq.n	8004518 <_printf_common+0xa4>
 800454a:	3601      	adds	r6, #1
 800454c:	e7d9      	b.n	8004502 <_printf_common+0x8e>
	...

08004550 <_printf_i>:
 8004550:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004554:	7e0f      	ldrb	r7, [r1, #24]
 8004556:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004558:	2f78      	cmp	r7, #120	@ 0x78
 800455a:	4691      	mov	r9, r2
 800455c:	4680      	mov	r8, r0
 800455e:	460c      	mov	r4, r1
 8004560:	469a      	mov	sl, r3
 8004562:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004566:	d807      	bhi.n	8004578 <_printf_i+0x28>
 8004568:	2f62      	cmp	r7, #98	@ 0x62
 800456a:	d80a      	bhi.n	8004582 <_printf_i+0x32>
 800456c:	2f00      	cmp	r7, #0
 800456e:	f000 80d1 	beq.w	8004714 <_printf_i+0x1c4>
 8004572:	2f58      	cmp	r7, #88	@ 0x58
 8004574:	f000 80b8 	beq.w	80046e8 <_printf_i+0x198>
 8004578:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800457c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004580:	e03a      	b.n	80045f8 <_printf_i+0xa8>
 8004582:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004586:	2b15      	cmp	r3, #21
 8004588:	d8f6      	bhi.n	8004578 <_printf_i+0x28>
 800458a:	a101      	add	r1, pc, #4	@ (adr r1, 8004590 <_printf_i+0x40>)
 800458c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004590:	080045e9 	.word	0x080045e9
 8004594:	080045fd 	.word	0x080045fd
 8004598:	08004579 	.word	0x08004579
 800459c:	08004579 	.word	0x08004579
 80045a0:	08004579 	.word	0x08004579
 80045a4:	08004579 	.word	0x08004579
 80045a8:	080045fd 	.word	0x080045fd
 80045ac:	08004579 	.word	0x08004579
 80045b0:	08004579 	.word	0x08004579
 80045b4:	08004579 	.word	0x08004579
 80045b8:	08004579 	.word	0x08004579
 80045bc:	080046fb 	.word	0x080046fb
 80045c0:	08004627 	.word	0x08004627
 80045c4:	080046b5 	.word	0x080046b5
 80045c8:	08004579 	.word	0x08004579
 80045cc:	08004579 	.word	0x08004579
 80045d0:	0800471d 	.word	0x0800471d
 80045d4:	08004579 	.word	0x08004579
 80045d8:	08004627 	.word	0x08004627
 80045dc:	08004579 	.word	0x08004579
 80045e0:	08004579 	.word	0x08004579
 80045e4:	080046bd 	.word	0x080046bd
 80045e8:	6833      	ldr	r3, [r6, #0]
 80045ea:	1d1a      	adds	r2, r3, #4
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	6032      	str	r2, [r6, #0]
 80045f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80045f8:	2301      	movs	r3, #1
 80045fa:	e09c      	b.n	8004736 <_printf_i+0x1e6>
 80045fc:	6833      	ldr	r3, [r6, #0]
 80045fe:	6820      	ldr	r0, [r4, #0]
 8004600:	1d19      	adds	r1, r3, #4
 8004602:	6031      	str	r1, [r6, #0]
 8004604:	0606      	lsls	r6, r0, #24
 8004606:	d501      	bpl.n	800460c <_printf_i+0xbc>
 8004608:	681d      	ldr	r5, [r3, #0]
 800460a:	e003      	b.n	8004614 <_printf_i+0xc4>
 800460c:	0645      	lsls	r5, r0, #25
 800460e:	d5fb      	bpl.n	8004608 <_printf_i+0xb8>
 8004610:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004614:	2d00      	cmp	r5, #0
 8004616:	da03      	bge.n	8004620 <_printf_i+0xd0>
 8004618:	232d      	movs	r3, #45	@ 0x2d
 800461a:	426d      	negs	r5, r5
 800461c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004620:	4858      	ldr	r0, [pc, #352]	@ (8004784 <_printf_i+0x234>)
 8004622:	230a      	movs	r3, #10
 8004624:	e011      	b.n	800464a <_printf_i+0xfa>
 8004626:	6821      	ldr	r1, [r4, #0]
 8004628:	6833      	ldr	r3, [r6, #0]
 800462a:	0608      	lsls	r0, r1, #24
 800462c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004630:	d402      	bmi.n	8004638 <_printf_i+0xe8>
 8004632:	0649      	lsls	r1, r1, #25
 8004634:	bf48      	it	mi
 8004636:	b2ad      	uxthmi	r5, r5
 8004638:	2f6f      	cmp	r7, #111	@ 0x6f
 800463a:	4852      	ldr	r0, [pc, #328]	@ (8004784 <_printf_i+0x234>)
 800463c:	6033      	str	r3, [r6, #0]
 800463e:	bf14      	ite	ne
 8004640:	230a      	movne	r3, #10
 8004642:	2308      	moveq	r3, #8
 8004644:	2100      	movs	r1, #0
 8004646:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800464a:	6866      	ldr	r6, [r4, #4]
 800464c:	60a6      	str	r6, [r4, #8]
 800464e:	2e00      	cmp	r6, #0
 8004650:	db05      	blt.n	800465e <_printf_i+0x10e>
 8004652:	6821      	ldr	r1, [r4, #0]
 8004654:	432e      	orrs	r6, r5
 8004656:	f021 0104 	bic.w	r1, r1, #4
 800465a:	6021      	str	r1, [r4, #0]
 800465c:	d04b      	beq.n	80046f6 <_printf_i+0x1a6>
 800465e:	4616      	mov	r6, r2
 8004660:	fbb5 f1f3 	udiv	r1, r5, r3
 8004664:	fb03 5711 	mls	r7, r3, r1, r5
 8004668:	5dc7      	ldrb	r7, [r0, r7]
 800466a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800466e:	462f      	mov	r7, r5
 8004670:	42bb      	cmp	r3, r7
 8004672:	460d      	mov	r5, r1
 8004674:	d9f4      	bls.n	8004660 <_printf_i+0x110>
 8004676:	2b08      	cmp	r3, #8
 8004678:	d10b      	bne.n	8004692 <_printf_i+0x142>
 800467a:	6823      	ldr	r3, [r4, #0]
 800467c:	07df      	lsls	r7, r3, #31
 800467e:	d508      	bpl.n	8004692 <_printf_i+0x142>
 8004680:	6923      	ldr	r3, [r4, #16]
 8004682:	6861      	ldr	r1, [r4, #4]
 8004684:	4299      	cmp	r1, r3
 8004686:	bfde      	ittt	le
 8004688:	2330      	movle	r3, #48	@ 0x30
 800468a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800468e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004692:	1b92      	subs	r2, r2, r6
 8004694:	6122      	str	r2, [r4, #16]
 8004696:	f8cd a000 	str.w	sl, [sp]
 800469a:	464b      	mov	r3, r9
 800469c:	aa03      	add	r2, sp, #12
 800469e:	4621      	mov	r1, r4
 80046a0:	4640      	mov	r0, r8
 80046a2:	f7ff fee7 	bl	8004474 <_printf_common>
 80046a6:	3001      	adds	r0, #1
 80046a8:	d14a      	bne.n	8004740 <_printf_i+0x1f0>
 80046aa:	f04f 30ff 	mov.w	r0, #4294967295
 80046ae:	b004      	add	sp, #16
 80046b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046b4:	6823      	ldr	r3, [r4, #0]
 80046b6:	f043 0320 	orr.w	r3, r3, #32
 80046ba:	6023      	str	r3, [r4, #0]
 80046bc:	4832      	ldr	r0, [pc, #200]	@ (8004788 <_printf_i+0x238>)
 80046be:	2778      	movs	r7, #120	@ 0x78
 80046c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80046c4:	6823      	ldr	r3, [r4, #0]
 80046c6:	6831      	ldr	r1, [r6, #0]
 80046c8:	061f      	lsls	r7, r3, #24
 80046ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80046ce:	d402      	bmi.n	80046d6 <_printf_i+0x186>
 80046d0:	065f      	lsls	r7, r3, #25
 80046d2:	bf48      	it	mi
 80046d4:	b2ad      	uxthmi	r5, r5
 80046d6:	6031      	str	r1, [r6, #0]
 80046d8:	07d9      	lsls	r1, r3, #31
 80046da:	bf44      	itt	mi
 80046dc:	f043 0320 	orrmi.w	r3, r3, #32
 80046e0:	6023      	strmi	r3, [r4, #0]
 80046e2:	b11d      	cbz	r5, 80046ec <_printf_i+0x19c>
 80046e4:	2310      	movs	r3, #16
 80046e6:	e7ad      	b.n	8004644 <_printf_i+0xf4>
 80046e8:	4826      	ldr	r0, [pc, #152]	@ (8004784 <_printf_i+0x234>)
 80046ea:	e7e9      	b.n	80046c0 <_printf_i+0x170>
 80046ec:	6823      	ldr	r3, [r4, #0]
 80046ee:	f023 0320 	bic.w	r3, r3, #32
 80046f2:	6023      	str	r3, [r4, #0]
 80046f4:	e7f6      	b.n	80046e4 <_printf_i+0x194>
 80046f6:	4616      	mov	r6, r2
 80046f8:	e7bd      	b.n	8004676 <_printf_i+0x126>
 80046fa:	6833      	ldr	r3, [r6, #0]
 80046fc:	6825      	ldr	r5, [r4, #0]
 80046fe:	6961      	ldr	r1, [r4, #20]
 8004700:	1d18      	adds	r0, r3, #4
 8004702:	6030      	str	r0, [r6, #0]
 8004704:	062e      	lsls	r6, r5, #24
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	d501      	bpl.n	800470e <_printf_i+0x1be>
 800470a:	6019      	str	r1, [r3, #0]
 800470c:	e002      	b.n	8004714 <_printf_i+0x1c4>
 800470e:	0668      	lsls	r0, r5, #25
 8004710:	d5fb      	bpl.n	800470a <_printf_i+0x1ba>
 8004712:	8019      	strh	r1, [r3, #0]
 8004714:	2300      	movs	r3, #0
 8004716:	6123      	str	r3, [r4, #16]
 8004718:	4616      	mov	r6, r2
 800471a:	e7bc      	b.n	8004696 <_printf_i+0x146>
 800471c:	6833      	ldr	r3, [r6, #0]
 800471e:	1d1a      	adds	r2, r3, #4
 8004720:	6032      	str	r2, [r6, #0]
 8004722:	681e      	ldr	r6, [r3, #0]
 8004724:	6862      	ldr	r2, [r4, #4]
 8004726:	2100      	movs	r1, #0
 8004728:	4630      	mov	r0, r6
 800472a:	f7fb fd89 	bl	8000240 <memchr>
 800472e:	b108      	cbz	r0, 8004734 <_printf_i+0x1e4>
 8004730:	1b80      	subs	r0, r0, r6
 8004732:	6060      	str	r0, [r4, #4]
 8004734:	6863      	ldr	r3, [r4, #4]
 8004736:	6123      	str	r3, [r4, #16]
 8004738:	2300      	movs	r3, #0
 800473a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800473e:	e7aa      	b.n	8004696 <_printf_i+0x146>
 8004740:	6923      	ldr	r3, [r4, #16]
 8004742:	4632      	mov	r2, r6
 8004744:	4649      	mov	r1, r9
 8004746:	4640      	mov	r0, r8
 8004748:	47d0      	blx	sl
 800474a:	3001      	adds	r0, #1
 800474c:	d0ad      	beq.n	80046aa <_printf_i+0x15a>
 800474e:	6823      	ldr	r3, [r4, #0]
 8004750:	079b      	lsls	r3, r3, #30
 8004752:	d413      	bmi.n	800477c <_printf_i+0x22c>
 8004754:	68e0      	ldr	r0, [r4, #12]
 8004756:	9b03      	ldr	r3, [sp, #12]
 8004758:	4298      	cmp	r0, r3
 800475a:	bfb8      	it	lt
 800475c:	4618      	movlt	r0, r3
 800475e:	e7a6      	b.n	80046ae <_printf_i+0x15e>
 8004760:	2301      	movs	r3, #1
 8004762:	4632      	mov	r2, r6
 8004764:	4649      	mov	r1, r9
 8004766:	4640      	mov	r0, r8
 8004768:	47d0      	blx	sl
 800476a:	3001      	adds	r0, #1
 800476c:	d09d      	beq.n	80046aa <_printf_i+0x15a>
 800476e:	3501      	adds	r5, #1
 8004770:	68e3      	ldr	r3, [r4, #12]
 8004772:	9903      	ldr	r1, [sp, #12]
 8004774:	1a5b      	subs	r3, r3, r1
 8004776:	42ab      	cmp	r3, r5
 8004778:	dcf2      	bgt.n	8004760 <_printf_i+0x210>
 800477a:	e7eb      	b.n	8004754 <_printf_i+0x204>
 800477c:	2500      	movs	r5, #0
 800477e:	f104 0619 	add.w	r6, r4, #25
 8004782:	e7f5      	b.n	8004770 <_printf_i+0x220>
 8004784:	08004a6e 	.word	0x08004a6e
 8004788:	08004a7f 	.word	0x08004a7f

0800478c <_sbrk_r>:
 800478c:	b538      	push	{r3, r4, r5, lr}
 800478e:	4d06      	ldr	r5, [pc, #24]	@ (80047a8 <_sbrk_r+0x1c>)
 8004790:	2300      	movs	r3, #0
 8004792:	4604      	mov	r4, r0
 8004794:	4608      	mov	r0, r1
 8004796:	602b      	str	r3, [r5, #0]
 8004798:	f7fc fcd6 	bl	8001148 <_sbrk>
 800479c:	1c43      	adds	r3, r0, #1
 800479e:	d102      	bne.n	80047a6 <_sbrk_r+0x1a>
 80047a0:	682b      	ldr	r3, [r5, #0]
 80047a2:	b103      	cbz	r3, 80047a6 <_sbrk_r+0x1a>
 80047a4:	6023      	str	r3, [r4, #0]
 80047a6:	bd38      	pop	{r3, r4, r5, pc}
 80047a8:	200007f8 	.word	0x200007f8

080047ac <memcpy>:
 80047ac:	440a      	add	r2, r1
 80047ae:	4291      	cmp	r1, r2
 80047b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80047b4:	d100      	bne.n	80047b8 <memcpy+0xc>
 80047b6:	4770      	bx	lr
 80047b8:	b510      	push	{r4, lr}
 80047ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047c2:	4291      	cmp	r1, r2
 80047c4:	d1f9      	bne.n	80047ba <memcpy+0xe>
 80047c6:	bd10      	pop	{r4, pc}

080047c8 <_realloc_r>:
 80047c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047cc:	4607      	mov	r7, r0
 80047ce:	4614      	mov	r4, r2
 80047d0:	460d      	mov	r5, r1
 80047d2:	b921      	cbnz	r1, 80047de <_realloc_r+0x16>
 80047d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047d8:	4611      	mov	r1, r2
 80047da:	f7ff bc67 	b.w	80040ac <_malloc_r>
 80047de:	b92a      	cbnz	r2, 80047ec <_realloc_r+0x24>
 80047e0:	f7ff fbf8 	bl	8003fd4 <_free_r>
 80047e4:	4625      	mov	r5, r4
 80047e6:	4628      	mov	r0, r5
 80047e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047ec:	f000 f81a 	bl	8004824 <_malloc_usable_size_r>
 80047f0:	4284      	cmp	r4, r0
 80047f2:	4606      	mov	r6, r0
 80047f4:	d802      	bhi.n	80047fc <_realloc_r+0x34>
 80047f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80047fa:	d8f4      	bhi.n	80047e6 <_realloc_r+0x1e>
 80047fc:	4621      	mov	r1, r4
 80047fe:	4638      	mov	r0, r7
 8004800:	f7ff fc54 	bl	80040ac <_malloc_r>
 8004804:	4680      	mov	r8, r0
 8004806:	b908      	cbnz	r0, 800480c <_realloc_r+0x44>
 8004808:	4645      	mov	r5, r8
 800480a:	e7ec      	b.n	80047e6 <_realloc_r+0x1e>
 800480c:	42b4      	cmp	r4, r6
 800480e:	4622      	mov	r2, r4
 8004810:	4629      	mov	r1, r5
 8004812:	bf28      	it	cs
 8004814:	4632      	movcs	r2, r6
 8004816:	f7ff ffc9 	bl	80047ac <memcpy>
 800481a:	4629      	mov	r1, r5
 800481c:	4638      	mov	r0, r7
 800481e:	f7ff fbd9 	bl	8003fd4 <_free_r>
 8004822:	e7f1      	b.n	8004808 <_realloc_r+0x40>

08004824 <_malloc_usable_size_r>:
 8004824:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004828:	1f18      	subs	r0, r3, #4
 800482a:	2b00      	cmp	r3, #0
 800482c:	bfbc      	itt	lt
 800482e:	580b      	ldrlt	r3, [r1, r0]
 8004830:	18c0      	addlt	r0, r0, r3
 8004832:	4770      	bx	lr

08004834 <_init>:
 8004834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004836:	bf00      	nop
 8004838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800483a:	bc08      	pop	{r3}
 800483c:	469e      	mov	lr, r3
 800483e:	4770      	bx	lr

08004840 <_fini>:
 8004840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004842:	bf00      	nop
 8004844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004846:	bc08      	pop	{r3}
 8004848:	469e      	mov	lr, r3
 800484a:	4770      	bx	lr
