Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 21 00:43:36 2018
| Host         : DESKTOP-2C3UA9R running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/ShuffleNetV2_timing_synth.rpt
| Design       : ShuffleNetV2
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 grp_subconv_3x3_32_strid_fu_25373/n_reg_174_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 4.150ns (45.705%)  route 4.930ns (54.295%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=73373, unset)        0.973     0.973    grp_subconv_3x3_32_strid_fu_25373/ap_clk
                         FDRE                                         r  grp_subconv_3x3_32_strid_fu_25373/n_reg_174_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.362     1.335 r  grp_subconv_3x3_32_strid_fu_25373/n_reg_174_reg[1]/Q
                         net (fo=38, unplaced)        0.545     1.880    grp_subconv_3x3_32_strid_fu_25373/n_reg_174[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.175 r  grp_subconv_3x3_32_strid_fu_25373/ram_reg_0_255_0_0_i_72__2/O
                         net (fo=1, unplaced)         0.000     2.175    grp_subconv_3x3_32_strid_fu_25373/ram_reg_0_255_0_0_i_72__2_n_191
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.818 r  grp_subconv_3x3_32_strid_fu_25373/ram_reg_0_255_0_0_i_59__4/O[3]
                         net (fo=1, unplaced)         0.618     3.436    grp_subconv_3x3_32_strid_fu_25373/tmp_3_fu_488_p2[4]
                         LUT2 (Prop_lut2_I1_O)        0.307     3.743 r  grp_subconv_3x3_32_strid_fu_25373/ram_reg_0_255_0_0_i_39__8/O
                         net (fo=1, unplaced)         0.000     3.743    grp_subconv_3x3_32_strid_fu_25373/ram_reg_0_255_0_0_i_39__8_n_191
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.119 r  grp_subconv_3x3_32_strid_fu_25373/ram_reg_0_255_0_0_i_20__10/CO[3]
                         net (fo=1, unplaced)         0.009     4.128    grp_subconv_3x3_32_strid_fu_25373/ram_reg_0_255_0_0_i_20__10_n_191
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.465 r  grp_subconv_3x3_32_strid_fu_25373/ram_reg_0_255_0_0_i_16__21/O[1]
                         net (fo=27, unplaced)        0.678     5.143    grp_subconv_3x3_32_strid_fu_25373/grp_subconv_3x3_32_strid_fu_25373_conv1_output_p_V_address0[6]
                         LUT5 (Prop_lut5_I0_O)        0.306     5.449 r  grp_subconv_3x3_32_strid_fu_25373/ram_reg_24576_24831_0_0_i_3/O
                         net (fo=196, unplaced)       0.590     6.039    conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/ram_reg_26368_26623_0_0/A6
                         MUXF7 (Prop_muxf7_S_O)       0.314     6.353 r  conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/ram_reg_26368_26623_0_0/F7.B/O
                         net (fo=1, unplaced)         0.000     6.353    conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/ram_reg_26368_26623_0_0/O0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     6.451 r  conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/ram_reg_26368_26623_0_0/F8/O
                         net (fo=1, unplaced)         0.717     7.168    conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/ram_reg_26368_26623_0_0_n_191
                         LUT6 (Prop_lut6_I0_O)        0.319     7.487 r  conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/q0[0]_i_27__0/O
                         net (fo=1, unplaced)         0.000     7.487    conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/q0[0]_i_27__0_n_191
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.734 r  conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/q0_reg[0]_i_13/O
                         net (fo=1, unplaced)         0.452     8.186    grp_subconv_3x3_32_strid_fu_25373/ap_CS_fsm_reg[126]_12
                         LUT6 (Prop_lut6_I5_O)        0.298     8.484 r  grp_subconv_3x3_32_strid_fu_25373/q0[0]_i_4__11/O
                         net (fo=1, unplaced)         0.902     9.386    grp_subconv_3x3_32_strid_fu_25373/q0[0]_i_4__11_n_191
                         LUT5 (Prop_lut5_I0_O)        0.124     9.510 r  grp_subconv_3x3_32_strid_fu_25373/q0[0]_i_2__15/O
                         net (fo=1, unplaced)         0.419     9.929    conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/ap_CS_fsm_reg[126]_134
                         LUT5 (Prop_lut5_I1_O)        0.124    10.053 r  conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/q0[0]_i_1/O
                         net (fo=1, unplaced)         0.000    10.053    conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/q0[0]_i_1_n_191
                         FDRE                                         r  conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=73373, unset)        0.924    10.924    conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/ap_clk
                         FDRE                                         r  conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/q0_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.049    10.840    conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  0.787    




