Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/cedar/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto d7579126ea894d268bbfca6e4926b88d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_alu_tb_behav xil_defaultlib.four_bit_alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Y' [/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/lab5.srcs/sources_1/new/four_bit_alu.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Sum' [/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/lab5.srcs/sources_1/new/four_bit_alu.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.two_one_mux
Compiling module xil_defaultlib.four_bit_mux
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.four_bit_alu
Compiling module xil_defaultlib.four_bit_alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_alu_tb_behav
