// Seed: 1611061914
module module_0 (
    output supply0 id_0
    , id_4,
    output wor id_1,
    output supply1 id_2
);
  wire id_5;
  wire id_6;
  wire id_7;
  module_2(
      id_4, id_6, id_7
  );
  assign id_1 = 1;
  task id_8;
    id_9;
    id_4 = id_8;
  endtask
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wor   id_3,
    input  uwire id_4
    , id_8,
    output uwire id_5,
    output tri   id_6
);
  wire id_9;
  module_0(
      id_0, id_2, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(negedge 1 or posedge 1 or posedge id_4 ^ ~id_4) ~"");
  assign id_2 = 1;
  wor id_5 = 1;
  assign id_3 = id_5;
endmodule
