{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512695143678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512695143678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 23:05:43 2017 " "Processing started: Thu Dec 07 23:05:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512695143678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512695143678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512695143678 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512695144132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_mips-rt1 " "Found design unit 1: ula_mips-rt1" {  } { { "ula_mips.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/ula_mips.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144802 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_mips " "Found entity 1: ula_mips" {  } { { "ula_mips.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/ula_mips.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-somador_arq " "Found design unit 1: somador-somador_arq" {  } { { "somador.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/somador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144802 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "pc.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144817 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregmips-breg_arch " "Found design unit 1: bregmips-breg_arch" {  } { { "bregmips.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/bregmips.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144817 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregmips " "Found entity 1: bregmips" {  } { { "bregmips.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/bregmips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-behavior " "Found design unit 1: pipeline-behavior" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144817 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144817 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1512695144833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavioral " "Found design unit 1: mux-behavioral" {  } { { "mux.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144833 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minst-SYN " "Found design unit 1: minst-SYN" {  } { { "minst.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/minst.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144833 ""} { "Info" "ISGN_ENTITY_NAME" "1 minst " "Found entity 1: minst" {  } { { "minst.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/minst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdata-SYN " "Found design unit 1: mdata-SYN" {  } { { "mdata.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/mdata.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144833 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdata " "Found entity 1: mdata" {  } { { "mdata.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/mdata.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_ula-behav " "Found design unit 1: controle_ula-behav" {  } { { "controle_ula.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/controle_ula.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144849 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_ula " "Found entity 1: controle_ula" {  } { { "controle_ula.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/controle_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-arq_controle " "Found design unit 1: controle-arq_controle" {  } { { "controle.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/controle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144849 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-sign_extend_arch " "Found design unit 1: sign_extend-sign_extend_arch" {  } { { "sign_extend.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/sign_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144849 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id-behavioral " "Found design unit 1: if_id-behavioral" {  } { { "if_id.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/if_id.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144864 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/if_id.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex-behavioral " "Found design unit 1: id_ex-behavioral" {  } { { "id_ex.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/id_ex.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144864 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/id_ex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem-behavioral " "Found design unit 1: ex_mem-behavioral" {  } { { "ex_mem.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/ex_mem.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144864 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/ex_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb-behavioral " "Found design unit 1: mem_wb-behavioral" {  } { { "mem_wb.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/mem_wb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144880 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/mem_wb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_7seg-behavior " "Found design unit 1: conversor_7seg-behavior" {  } { { "conversor_7seg.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/conversor_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144880 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor_7seg " "Found entity 1: conversor_7seg" {  } { { "conversor_7seg.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/conversor_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512695144880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512695144880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline " "Elaborating entity \"Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512695144933 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_0 Pipeline.vhd(11) " "VHDL Signal Declaration warning at Pipeline.vhd(11): used implicit default value for signal \"Saida_FPGA_7seg_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512695144949 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_1 Pipeline.vhd(12) " "VHDL Signal Declaration warning at Pipeline.vhd(12): used implicit default value for signal \"Saida_FPGA_7seg_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512695144949 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_2 Pipeline.vhd(13) " "VHDL Signal Declaration warning at Pipeline.vhd(13): used implicit default value for signal \"Saida_FPGA_7seg_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512695144949 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_3 Pipeline.vhd(14) " "VHDL Signal Declaration warning at Pipeline.vhd(14): used implicit default value for signal \"Saida_FPGA_7seg_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512695144949 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_4 Pipeline.vhd(15) " "VHDL Signal Declaration warning at Pipeline.vhd(15): used implicit default value for signal \"Saida_FPGA_7seg_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512695144949 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_5 Pipeline.vhd(16) " "VHDL Signal Declaration warning at Pipeline.vhd(16): used implicit default value for signal \"Saida_FPGA_7seg_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512695144949 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_6 Pipeline.vhd(17) " "VHDL Signal Declaration warning at Pipeline.vhd(17): used implicit default value for signal \"Saida_FPGA_7seg_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512695144949 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_7 Pipeline.vhd(18) " "VHDL Signal Declaration warning at Pipeline.vhd(18): used implicit default value for signal \"Saida_FPGA_7seg_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512695144949 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_l Pipeline.vhd(181) " "Verilog HDL or VHDL warning at Pipeline.vhd(181): object \"clk_l\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512695144949 "|Pipeline"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_0\[6\] GND " "Pin \"Saida_FPGA_7seg_0\[6\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_0\[5\] GND " "Pin \"Saida_FPGA_7seg_0\[5\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_0\[4\] GND " "Pin \"Saida_FPGA_7seg_0\[4\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_0\[3\] GND " "Pin \"Saida_FPGA_7seg_0\[3\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_0\[2\] GND " "Pin \"Saida_FPGA_7seg_0\[2\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_0\[1\] GND " "Pin \"Saida_FPGA_7seg_0\[1\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_0\[0\] GND " "Pin \"Saida_FPGA_7seg_0\[0\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_1\[6\] GND " "Pin \"Saida_FPGA_7seg_1\[6\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_1\[5\] GND " "Pin \"Saida_FPGA_7seg_1\[5\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_1\[4\] GND " "Pin \"Saida_FPGA_7seg_1\[4\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_1\[3\] GND " "Pin \"Saida_FPGA_7seg_1\[3\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_1\[2\] GND " "Pin \"Saida_FPGA_7seg_1\[2\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_1\[1\] GND " "Pin \"Saida_FPGA_7seg_1\[1\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_1\[0\] GND " "Pin \"Saida_FPGA_7seg_1\[0\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_2\[6\] GND " "Pin \"Saida_FPGA_7seg_2\[6\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_2\[5\] GND " "Pin \"Saida_FPGA_7seg_2\[5\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_2\[4\] GND " "Pin \"Saida_FPGA_7seg_2\[4\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_2\[3\] GND " "Pin \"Saida_FPGA_7seg_2\[3\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_2\[2\] GND " "Pin \"Saida_FPGA_7seg_2\[2\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_2\[1\] GND " "Pin \"Saida_FPGA_7seg_2\[1\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_2\[0\] GND " "Pin \"Saida_FPGA_7seg_2\[0\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_3\[6\] GND " "Pin \"Saida_FPGA_7seg_3\[6\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_3\[5\] GND " "Pin \"Saida_FPGA_7seg_3\[5\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_3\[4\] GND " "Pin \"Saida_FPGA_7seg_3\[4\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_3\[3\] GND " "Pin \"Saida_FPGA_7seg_3\[3\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_3\[2\] GND " "Pin \"Saida_FPGA_7seg_3\[2\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_3\[1\] GND " "Pin \"Saida_FPGA_7seg_3\[1\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_3\[0\] GND " "Pin \"Saida_FPGA_7seg_3\[0\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_4\[6\] GND " "Pin \"Saida_FPGA_7seg_4\[6\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_4\[5\] GND " "Pin \"Saida_FPGA_7seg_4\[5\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_4\[4\] GND " "Pin \"Saida_FPGA_7seg_4\[4\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_4\[3\] GND " "Pin \"Saida_FPGA_7seg_4\[3\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_4\[2\] GND " "Pin \"Saida_FPGA_7seg_4\[2\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_4\[1\] GND " "Pin \"Saida_FPGA_7seg_4\[1\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_4\[0\] GND " "Pin \"Saida_FPGA_7seg_4\[0\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_5\[6\] GND " "Pin \"Saida_FPGA_7seg_5\[6\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_5\[5\] GND " "Pin \"Saida_FPGA_7seg_5\[5\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_5\[4\] GND " "Pin \"Saida_FPGA_7seg_5\[4\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_5\[3\] GND " "Pin \"Saida_FPGA_7seg_5\[3\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_5\[2\] GND " "Pin \"Saida_FPGA_7seg_5\[2\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_5\[1\] GND " "Pin \"Saida_FPGA_7seg_5\[1\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_5\[0\] GND " "Pin \"Saida_FPGA_7seg_5\[0\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_6\[6\] GND " "Pin \"Saida_FPGA_7seg_6\[6\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_6\[5\] GND " "Pin \"Saida_FPGA_7seg_6\[5\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_6\[4\] GND " "Pin \"Saida_FPGA_7seg_6\[4\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_6\[3\] GND " "Pin \"Saida_FPGA_7seg_6\[3\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_6\[2\] GND " "Pin \"Saida_FPGA_7seg_6\[2\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_6\[1\] GND " "Pin \"Saida_FPGA_7seg_6\[1\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_6\[0\] GND " "Pin \"Saida_FPGA_7seg_6\[0\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_7\[6\] GND " "Pin \"Saida_FPGA_7seg_7\[6\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_7\[5\] GND " "Pin \"Saida_FPGA_7seg_7\[5\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_7\[4\] GND " "Pin \"Saida_FPGA_7seg_7\[4\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_7\[3\] GND " "Pin \"Saida_FPGA_7seg_7\[3\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_7\[2\] GND " "Pin \"Saida_FPGA_7seg_7\[2\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_7\[1\] GND " "Pin \"Saida_FPGA_7seg_7\[1\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_FPGA_7seg_7\[0\] GND " "Pin \"Saida_FPGA_7seg_7\[0\]\" is stuck at GND" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512695146704 "|pipeline|Saida_FPGA_7seg_7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512695146704 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512695147995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512695147995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512695149484 "|pipeline|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel_Saida_FPGA\[0\] " "No output dependent on input pin \"Sel_Saida_FPGA\[0\]\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512695149484 "|pipeline|Sel_Saida_FPGA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel_Saida_FPGA\[1\] " "No output dependent on input pin \"Sel_Saida_FPGA\[1\]\"" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bjpra/OneDrive/Documentos/pipeline/Pipeline.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512695149484 "|pipeline|Sel_Saida_FPGA[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512695149484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512695149500 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512695149500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512695149500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512695149660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 23:05:49 2017 " "Processing ended: Thu Dec 07 23:05:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512695149660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512695149660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512695149660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512695149660 ""}
