
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001558  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08001694  08001694  00011694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001720  08001720  00020058  2**0
                  CONTENTS
  4 .ARM          00000008  08001720  08001720  00011720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001728  08001728  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001728  08001728  00011728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800172c  0800172c  0001172c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  08001730  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  20000058  08001788  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  08001788  000201c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002721  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000d21  00000000  00000000  000227e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000330  00000000  00000000  00023508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000024f  00000000  00000000  00023838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015339  00000000  00000000  00023a87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000042fe  00000000  00000000  00038dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000837d5  00000000  00000000  0003d0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000ff8  00000000  00000000  000c0894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000c188c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000058 	.word	0x20000058
 8000158:	00000000 	.word	0x00000000
 800015c:	0800167c 	.word	0x0800167c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000005c 	.word	0x2000005c
 8000178:	0800167c 	.word	0x0800167c

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800018c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000190:	f000 b972 	b.w	8000478 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14c      	bne.n	8000256 <__udivmoddi4+0xaa>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d967      	bls.n	8000292 <__udivmoddi4+0xe6>
 80001c2:	fab2 f382 	clz	r3, r2
 80001c6:	b153      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001c8:	fa02 fc03 	lsl.w	ip, r2, r3
 80001cc:	f1c3 0220 	rsb	r2, r3, #32
 80001d0:	fa01 fe03 	lsl.w	lr, r1, r3
 80001d4:	fa20 f202 	lsr.w	r2, r0, r2
 80001d8:	ea42 0e0e 	orr.w	lr, r2, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001e2:	fbbe f1f7 	udiv	r1, lr, r7
 80001e6:	fa1f f58c 	uxth.w	r5, ip
 80001ea:	fb07 ee11 	mls	lr, r7, r1, lr
 80001ee:	fb01 f005 	mul.w	r0, r1, r5
 80001f2:	0c22      	lsrs	r2, r4, #16
 80001f4:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000200:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 8000204:	f080 8119 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000208:	4290      	cmp	r0, r2
 800020a:	f240 8116 	bls.w	800043a <__udivmoddi4+0x28e>
 800020e:	3902      	subs	r1, #2
 8000210:	4462      	add	r2, ip
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f7 	udiv	r0, r2, r7
 8000218:	fb07 2210 	mls	r2, r7, r0, r2
 800021c:	fb00 f505 	mul.w	r5, r0, r5
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a5      	cmp	r5, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000232:	f080 8104 	bcs.w	800043e <__udivmoddi4+0x292>
 8000236:	42a5      	cmp	r5, r4
 8000238:	f240 8101 	bls.w	800043e <__udivmoddi4+0x292>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000244:	2100      	movs	r1, #0
 8000246:	1b64      	subs	r4, r4, r5
 8000248:	b11e      	cbz	r6, 8000252 <__udivmoddi4+0xa6>
 800024a:	40dc      	lsrs	r4, r3
 800024c:	2300      	movs	r3, #0
 800024e:	e9c6 4300 	strd	r4, r3, [r6]
 8000252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000256:	428b      	cmp	r3, r1
 8000258:	d908      	bls.n	800026c <__udivmoddi4+0xc0>
 800025a:	2e00      	cmp	r6, #0
 800025c:	f000 80ea 	beq.w	8000434 <__udivmoddi4+0x288>
 8000260:	2100      	movs	r1, #0
 8000262:	e9c6 0500 	strd	r0, r5, [r6]
 8000266:	4608      	mov	r0, r1
 8000268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026c:	fab3 f183 	clz	r1, r3
 8000270:	2900      	cmp	r1, #0
 8000272:	d148      	bne.n	8000306 <__udivmoddi4+0x15a>
 8000274:	42ab      	cmp	r3, r5
 8000276:	d302      	bcc.n	800027e <__udivmoddi4+0xd2>
 8000278:	4282      	cmp	r2, r0
 800027a:	f200 80f8 	bhi.w	800046e <__udivmoddi4+0x2c2>
 800027e:	1a84      	subs	r4, r0, r2
 8000280:	eb65 0203 	sbc.w	r2, r5, r3
 8000284:	2001      	movs	r0, #1
 8000286:	4696      	mov	lr, r2
 8000288:	2e00      	cmp	r6, #0
 800028a:	d0e2      	beq.n	8000252 <__udivmoddi4+0xa6>
 800028c:	e9c6 4e00 	strd	r4, lr, [r6]
 8000290:	e7df      	b.n	8000252 <__udivmoddi4+0xa6>
 8000292:	b902      	cbnz	r2, 8000296 <__udivmoddi4+0xea>
 8000294:	deff      	udf	#255	; 0xff
 8000296:	fab2 f382 	clz	r3, r2
 800029a:	2b00      	cmp	r3, #0
 800029c:	f040 808e 	bne.w	80003bc <__udivmoddi4+0x210>
 80002a0:	1a88      	subs	r0, r1, r2
 80002a2:	2101      	movs	r1, #1
 80002a4:	0c17      	lsrs	r7, r2, #16
 80002a6:	fa1f fe82 	uxth.w	lr, r2
 80002aa:	fbb0 f5f7 	udiv	r5, r0, r7
 80002ae:	fb07 0015 	mls	r0, r7, r5, r0
 80002b2:	0c22      	lsrs	r2, r4, #16
 80002b4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80002b8:	fb0e f005 	mul.w	r0, lr, r5
 80002bc:	4290      	cmp	r0, r2
 80002be:	d908      	bls.n	80002d2 <__udivmoddi4+0x126>
 80002c0:	eb1c 0202 	adds.w	r2, ip, r2
 80002c4:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80002c8:	d202      	bcs.n	80002d0 <__udivmoddi4+0x124>
 80002ca:	4290      	cmp	r0, r2
 80002cc:	f200 80cc 	bhi.w	8000468 <__udivmoddi4+0x2bc>
 80002d0:	4645      	mov	r5, r8
 80002d2:	1a12      	subs	r2, r2, r0
 80002d4:	fbb2 f0f7 	udiv	r0, r2, r7
 80002d8:	fb07 2210 	mls	r2, r7, r0, r2
 80002dc:	fb0e fe00 	mul.w	lr, lr, r0
 80002e0:	b2a4      	uxth	r4, r4
 80002e2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002e6:	45a6      	cmp	lr, r4
 80002e8:	d908      	bls.n	80002fc <__udivmoddi4+0x150>
 80002ea:	eb1c 0404 	adds.w	r4, ip, r4
 80002ee:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80002f2:	d202      	bcs.n	80002fa <__udivmoddi4+0x14e>
 80002f4:	45a6      	cmp	lr, r4
 80002f6:	f200 80b4 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 80002fa:	4610      	mov	r0, r2
 80002fc:	eba4 040e 	sub.w	r4, r4, lr
 8000300:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000304:	e7a0      	b.n	8000248 <__udivmoddi4+0x9c>
 8000306:	f1c1 0720 	rsb	r7, r1, #32
 800030a:	408b      	lsls	r3, r1
 800030c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000310:	ea4c 0c03 	orr.w	ip, ip, r3
 8000314:	fa25 fa07 	lsr.w	sl, r5, r7
 8000318:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800031c:	fbba f8f9 	udiv	r8, sl, r9
 8000320:	408d      	lsls	r5, r1
 8000322:	fa20 f307 	lsr.w	r3, r0, r7
 8000326:	fb09 aa18 	mls	sl, r9, r8, sl
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	432b      	orrs	r3, r5
 8000330:	fa00 f501 	lsl.w	r5, r0, r1
 8000334:	fb08 f00e 	mul.w	r0, r8, lr
 8000338:	0c1c      	lsrs	r4, r3, #16
 800033a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800033e:	42a0      	cmp	r0, r4
 8000340:	fa02 f201 	lsl.w	r2, r2, r1
 8000344:	d90b      	bls.n	800035e <__udivmoddi4+0x1b2>
 8000346:	eb1c 0404 	adds.w	r4, ip, r4
 800034a:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800034e:	f080 8086 	bcs.w	800045e <__udivmoddi4+0x2b2>
 8000352:	42a0      	cmp	r0, r4
 8000354:	f240 8083 	bls.w	800045e <__udivmoddi4+0x2b2>
 8000358:	f1a8 0802 	sub.w	r8, r8, #2
 800035c:	4464      	add	r4, ip
 800035e:	1a24      	subs	r4, r4, r0
 8000360:	b298      	uxth	r0, r3
 8000362:	fbb4 f3f9 	udiv	r3, r4, r9
 8000366:	fb09 4413 	mls	r4, r9, r3, r4
 800036a:	fb03 fe0e 	mul.w	lr, r3, lr
 800036e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000372:	45a6      	cmp	lr, r4
 8000374:	d908      	bls.n	8000388 <__udivmoddi4+0x1dc>
 8000376:	eb1c 0404 	adds.w	r4, ip, r4
 800037a:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 800037e:	d26a      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 8000380:	45a6      	cmp	lr, r4
 8000382:	d968      	bls.n	8000456 <__udivmoddi4+0x2aa>
 8000384:	3b02      	subs	r3, #2
 8000386:	4464      	add	r4, ip
 8000388:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800038c:	fba0 9302 	umull	r9, r3, r0, r2
 8000390:	eba4 040e 	sub.w	r4, r4, lr
 8000394:	429c      	cmp	r4, r3
 8000396:	46c8      	mov	r8, r9
 8000398:	469e      	mov	lr, r3
 800039a:	d354      	bcc.n	8000446 <__udivmoddi4+0x29a>
 800039c:	d051      	beq.n	8000442 <__udivmoddi4+0x296>
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d067      	beq.n	8000472 <__udivmoddi4+0x2c6>
 80003a2:	ebb5 0308 	subs.w	r3, r5, r8
 80003a6:	eb64 040e 	sbc.w	r4, r4, lr
 80003aa:	40cb      	lsrs	r3, r1
 80003ac:	fa04 f707 	lsl.w	r7, r4, r7
 80003b0:	431f      	orrs	r7, r3
 80003b2:	40cc      	lsrs	r4, r1
 80003b4:	e9c6 7400 	strd	r7, r4, [r6]
 80003b8:	2100      	movs	r1, #0
 80003ba:	e74a      	b.n	8000252 <__udivmoddi4+0xa6>
 80003bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003c0:	f1c3 0020 	rsb	r0, r3, #32
 80003c4:	40c1      	lsrs	r1, r0
 80003c6:	409d      	lsls	r5, r3
 80003c8:	fa24 f000 	lsr.w	r0, r4, r0
 80003cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d0:	4328      	orrs	r0, r5
 80003d2:	fbb1 f5f7 	udiv	r5, r1, r7
 80003d6:	fb07 1115 	mls	r1, r7, r5, r1
 80003da:	fa1f fe8c 	uxth.w	lr, ip
 80003de:	0c02      	lsrs	r2, r0, #16
 80003e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80003e4:	fb05 f10e 	mul.w	r1, r5, lr
 80003e8:	4291      	cmp	r1, r2
 80003ea:	fa04 f403 	lsl.w	r4, r4, r3
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x256>
 80003f0:	eb1c 0202 	adds.w	r2, ip, r2
 80003f4:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003f8:	d22f      	bcs.n	800045a <__udivmoddi4+0x2ae>
 80003fa:	4291      	cmp	r1, r2
 80003fc:	d92d      	bls.n	800045a <__udivmoddi4+0x2ae>
 80003fe:	3d02      	subs	r5, #2
 8000400:	4462      	add	r2, ip
 8000402:	1a52      	subs	r2, r2, r1
 8000404:	fbb2 f1f7 	udiv	r1, r2, r7
 8000408:	fb07 2211 	mls	r2, r7, r1, r2
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000412:	fb01 f20e 	mul.w	r2, r1, lr
 8000416:	4282      	cmp	r2, r0
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x280>
 800041a:	eb1c 0000 	adds.w	r0, ip, r0
 800041e:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 8000422:	d216      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000424:	4282      	cmp	r2, r0
 8000426:	d914      	bls.n	8000452 <__udivmoddi4+0x2a6>
 8000428:	3902      	subs	r1, #2
 800042a:	4460      	add	r0, ip
 800042c:	1a80      	subs	r0, r0, r2
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	e73a      	b.n	80002aa <__udivmoddi4+0xfe>
 8000434:	4631      	mov	r1, r6
 8000436:	4630      	mov	r0, r6
 8000438:	e70b      	b.n	8000252 <__udivmoddi4+0xa6>
 800043a:	4671      	mov	r1, lr
 800043c:	e6e9      	b.n	8000212 <__udivmoddi4+0x66>
 800043e:	4610      	mov	r0, r2
 8000440:	e6fe      	b.n	8000240 <__udivmoddi4+0x94>
 8000442:	454d      	cmp	r5, r9
 8000444:	d2ab      	bcs.n	800039e <__udivmoddi4+0x1f2>
 8000446:	ebb9 0802 	subs.w	r8, r9, r2
 800044a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800044e:	3801      	subs	r0, #1
 8000450:	e7a5      	b.n	800039e <__udivmoddi4+0x1f2>
 8000452:	4641      	mov	r1, r8
 8000454:	e7ea      	b.n	800042c <__udivmoddi4+0x280>
 8000456:	4603      	mov	r3, r0
 8000458:	e796      	b.n	8000388 <__udivmoddi4+0x1dc>
 800045a:	4645      	mov	r5, r8
 800045c:	e7d1      	b.n	8000402 <__udivmoddi4+0x256>
 800045e:	46d0      	mov	r8, sl
 8000460:	e77d      	b.n	800035e <__udivmoddi4+0x1b2>
 8000462:	4464      	add	r4, ip
 8000464:	3802      	subs	r0, #2
 8000466:	e749      	b.n	80002fc <__udivmoddi4+0x150>
 8000468:	3d02      	subs	r5, #2
 800046a:	4462      	add	r2, ip
 800046c:	e731      	b.n	80002d2 <__udivmoddi4+0x126>
 800046e:	4608      	mov	r0, r1
 8000470:	e70a      	b.n	8000288 <__udivmoddi4+0xdc>
 8000472:	4631      	mov	r1, r6
 8000474:	e6ed      	b.n	8000252 <__udivmoddi4+0xa6>
 8000476:	bf00      	nop

08000478 <__aeabi_idiv0>:
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop

0800047c <HAL_GPIO_EXTI_Callback>:

}

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN) {
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	4603      	mov	r3, r0
 8000484:	80fb      	strh	r3, [r7, #6]

  if (GPIO_PIN == B1_Pin) {
 8000486:	88fb      	ldrh	r3, [r7, #6]
 8000488:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800048c:	d117      	bne.n	80004be <HAL_GPIO_EXTI_Callback+0x42>
    static bool prevValue = false;
    if (prevValue == false) {
 800048e:	4b0e      	ldr	r3, [pc, #56]	; (80004c8 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000490:	781b      	ldrb	r3, [r3, #0]
 8000492:	f083 0301 	eor.w	r3, r3, #1
 8000496:	b2db      	uxtb	r3, r3
 8000498:	2b00      	cmp	r3, #0
 800049a:	d008      	beq.n	80004ae <HAL_GPIO_EXTI_Callback+0x32>
      HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, SET);
 800049c:	2201      	movs	r2, #1
 800049e:	2120      	movs	r1, #32
 80004a0:	480a      	ldr	r0, [pc, #40]	; (80004cc <HAL_GPIO_EXTI_Callback+0x50>)
 80004a2:	f000 fb11 	bl	8000ac8 <HAL_GPIO_WritePin>
      prevValue = true;
 80004a6:	4b08      	ldr	r3, [pc, #32]	; (80004c8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80004a8:	2201      	movs	r2, #1
 80004aa:	701a      	strb	r2, [r3, #0]
    } else {
      HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
      prevValue = false;
    }
  }
}
 80004ac:	e007      	b.n	80004be <HAL_GPIO_EXTI_Callback+0x42>
      HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 80004ae:	2200      	movs	r2, #0
 80004b0:	2120      	movs	r1, #32
 80004b2:	4806      	ldr	r0, [pc, #24]	; (80004cc <HAL_GPIO_EXTI_Callback+0x50>)
 80004b4:	f000 fb08 	bl	8000ac8 <HAL_GPIO_WritePin>
      prevValue = false;
 80004b8:	4b03      	ldr	r3, [pc, #12]	; (80004c8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	701a      	strb	r2, [r3, #0]
}
 80004be:	bf00      	nop
 80004c0:	3708      	adds	r7, #8
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	bf00      	nop
 80004c8:	20000074 	.word	0x20000074
 80004cc:	40020000 	.word	0x40020000

080004d0 <transmit_char>:

#define PLL_M 4
#define PLL_N 180
#define PLL_P 0 // PLLP = 2

int transmit_char(int c) {
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  while (!(USART2->SR & USART_SR_TXE)) {
 80004d8:	bf00      	nop
 80004da:	4b07      	ldr	r3, [pc, #28]	; (80004f8 <transmit_char+0x28>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d0f9      	beq.n	80004da <transmit_char+0xa>
  };
  USART2->DR = c;
 80004e6:	4a04      	ldr	r2, [pc, #16]	; (80004f8 <transmit_char+0x28>)
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	6053      	str	r3, [r2, #4]
  return c;
 80004ec:	687b      	ldr	r3, [r7, #4]
}
 80004ee:	4618      	mov	r0, r3
 80004f0:	370c      	adds	r7, #12
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bc80      	pop	{r7}
 80004f6:	4770      	bx	lr
 80004f8:	40004400 	.word	0x40004400

080004fc <transmit_string>:

int transmit_string(const char *s) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  while (*s) {
 8000504:	e006      	b.n	8000514 <transmit_string+0x18>
    transmit_char(*s++);
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	1c5a      	adds	r2, r3, #1
 800050a:	607a      	str	r2, [r7, #4]
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	4618      	mov	r0, r3
 8000510:	f7ff ffde 	bl	80004d0 <transmit_char>
  while (*s) {
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	2b00      	cmp	r3, #0
 800051a:	d1f4      	bne.n	8000506 <transmit_string+0xa>
  }
  return 1;
 800051c:	2301      	movs	r3, #1
}
 800051e:	4618      	mov	r0, r3
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
	...

08000528 <get_char>:

int get_char() {
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  while (!(USART2->SR & USART_SR_RXNE)) {
 800052c:	bf00      	nop
 800052e:	4b06      	ldr	r3, [pc, #24]	; (8000548 <get_char+0x20>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	f003 0320 	and.w	r3, r3, #32
 8000536:	2b00      	cmp	r3, #0
 8000538:	d0f9      	beq.n	800052e <get_char+0x6>
  };
  return USART2->DR;
 800053a:	4b03      	ldr	r3, [pc, #12]	; (8000548 <get_char+0x20>)
 800053c:	685b      	ldr	r3, [r3, #4]
}
 800053e:	4618      	mov	r0, r3
 8000540:	46bd      	mov	sp, r7
 8000542:	bc80      	pop	{r7}
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	40004400 	.word	0x40004400

0800054c <RCC_configure_TIM10>:

void RCC_configure_TIM10() { RCC->APB2ENR |= RCC_APB2ENR_TIM10EN; }
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
 8000550:	4b04      	ldr	r3, [pc, #16]	; (8000564 <RCC_configure_TIM10+0x18>)
 8000552:	6a1b      	ldr	r3, [r3, #32]
 8000554:	4a03      	ldr	r2, [pc, #12]	; (8000564 <RCC_configure_TIM10+0x18>)
 8000556:	f043 0308 	orr.w	r3, r3, #8
 800055a:	6213      	str	r3, [r2, #32]
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	40023800 	.word	0x40023800

08000568 <configure_RCC>:

void configure_RCC() {
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0

  RCC->CR |= (0b1 << 16); // enabling HSE
 800056c:	4b36      	ldr	r3, [pc, #216]	; (8000648 <configure_RCC+0xe0>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a35      	ldr	r2, [pc, #212]	; (8000648 <configure_RCC+0xe0>)
 8000572:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000576:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & (0b1 << 17))) {
 8000578:	bf00      	nop
 800057a:	4b33      	ldr	r3, [pc, #204]	; (8000648 <configure_RCC+0xe0>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000582:	2b00      	cmp	r3, #0
 8000584:	d0f9      	beq.n	800057a <configure_RCC+0x12>
  } // chacking if hse is on

  FLASH->ACR = (1 << 8) | (1 << 9) | (1 << 10) | (5 << 0); // enabling cache
 8000586:	4b31      	ldr	r3, [pc, #196]	; (800064c <configure_RCC+0xe4>)
 8000588:	f240 7205 	movw	r2, #1797	; 0x705
 800058c:	601a      	str	r2, [r3, #0]

  RCC->CFGR &= ~(0b1111 << 4); // AHB devided k=1
 800058e:	4b2e      	ldr	r3, [pc, #184]	; (8000648 <configure_RCC+0xe0>)
 8000590:	689b      	ldr	r3, [r3, #8]
 8000592:	4a2d      	ldr	r2, [pc, #180]	; (8000648 <configure_RCC+0xe0>)
 8000594:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000598:	6093      	str	r3, [r2, #8]

  RCC->CFGR &= ~(0b111 << 8); // APB1 devided k=1
 800059a:	4b2b      	ldr	r3, [pc, #172]	; (8000648 <configure_RCC+0xe0>)
 800059c:	689b      	ldr	r3, [r3, #8]
 800059e:	4a2a      	ldr	r2, [pc, #168]	; (8000648 <configure_RCC+0xe0>)
 80005a0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005a4:	6093      	str	r3, [r2, #8]

  RCC->CFGR &= (0b111 << 11); // APB2 devided k=1
 80005a6:	4b28      	ldr	r3, [pc, #160]	; (8000648 <configure_RCC+0xe0>)
 80005a8:	689b      	ldr	r3, [r3, #8]
 80005aa:	4a27      	ldr	r2, [pc, #156]	; (8000648 <configure_RCC+0xe0>)
 80005ac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80005b0:	6093      	str	r3, [r2, #8]

  RCC->CFGR |= (0b0010 << 18) | (0b10 << 22); // pll x6 /3
 80005b2:	4b25      	ldr	r3, [pc, #148]	; (8000648 <configure_RCC+0xe0>)
 80005b4:	689b      	ldr	r3, [r3, #8]
 80005b6:	4a24      	ldr	r2, [pc, #144]	; (8000648 <configure_RCC+0xe0>)
 80005b8:	f443 0308 	orr.w	r3, r3, #8912896	; 0x880000
 80005bc:	6093      	str	r3, [r2, #8]

  RCC->CFGR |= (0b1 << 16); // using hse for pll source
 80005be:	4b22      	ldr	r3, [pc, #136]	; (8000648 <configure_RCC+0xe0>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	4a21      	ldr	r2, [pc, #132]	; (8000648 <configure_RCC+0xe0>)
 80005c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005c8:	6093      	str	r3, [r2, #8]
  while (!(RCC->CFGR & (0b1 << 16))) {
 80005ca:	bf00      	nop
 80005cc:	4b1e      	ldr	r3, [pc, #120]	; (8000648 <configure_RCC+0xe0>)
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d0f9      	beq.n	80005cc <configure_RCC+0x64>
  } // is pll switched to HSE?

  RCC->CR |= (1 << RCC_CR_PLLON_Pos); // enabling PLL
 80005d8:	4b1b      	ldr	r3, [pc, #108]	; (8000648 <configure_RCC+0xe0>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a1a      	ldr	r2, [pc, #104]	; (8000648 <configure_RCC+0xe0>)
 80005de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80005e2:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & (1 << RCC_CR_PLLRDY_Pos))) {
 80005e4:	bf00      	nop
 80005e6:	4b18      	ldr	r3, [pc, #96]	; (8000648 <configure_RCC+0xe0>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d0f9      	beq.n	80005e6 <configure_RCC+0x7e>
  }; // wait till pll is on

  RCC->CFGR |= (0b11 << 0); // setting PLL as system clock source
 80005f2:	4b15      	ldr	r3, [pc, #84]	; (8000648 <configure_RCC+0xe0>)
 80005f4:	689b      	ldr	r3, [r3, #8]
 80005f6:	4a14      	ldr	r2, [pc, #80]	; (8000648 <configure_RCC+0xe0>)
 80005f8:	f043 0303 	orr.w	r3, r3, #3
 80005fc:	6093      	str	r3, [r2, #8]
  while (!(RCC->CFGR & (0b11 << 1))) {
 80005fe:	bf00      	nop
 8000600:	4b11      	ldr	r3, [pc, #68]	; (8000648 <configure_RCC+0xe0>)
 8000602:	689b      	ldr	r3, [r3, #8]
 8000604:	f003 0306 	and.w	r3, r3, #6
 8000608:	2b00      	cmp	r3, #0
 800060a:	d0f9      	beq.n	8000600 <configure_RCC+0x98>
  } // is system clock switched to PLL?

  RCC->CR |= (0b1 << 28); // enabling CSS
 800060c:	4b0e      	ldr	r3, [pc, #56]	; (8000648 <configure_RCC+0xe0>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a0d      	ldr	r2, [pc, #52]	; (8000648 <configure_RCC+0xe0>)
 8000612:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000616:	6013      	str	r3, [r2, #0]

  RCC->CR &= ~(0b1 << 0);
 8000618:	4b0b      	ldr	r3, [pc, #44]	; (8000648 <configure_RCC+0xe0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a0a      	ldr	r2, [pc, #40]	; (8000648 <configure_RCC+0xe0>)
 800061e:	f023 0301 	bic.w	r3, r3, #1
 8000622:	6013      	str	r3, [r2, #0]

  RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000624:	4b08      	ldr	r3, [pc, #32]	; (8000648 <configure_RCC+0xe0>)
 8000626:	69db      	ldr	r3, [r3, #28]
 8000628:	4a07      	ldr	r2, [pc, #28]	; (8000648 <configure_RCC+0xe0>)
 800062a:	f043 0301 	orr.w	r3, r3, #1
 800062e:	61d3      	str	r3, [r2, #28]
  RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000630:	4b05      	ldr	r3, [pc, #20]	; (8000648 <configure_RCC+0xe0>)
 8000632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000634:	4a04      	ldr	r2, [pc, #16]	; (8000648 <configure_RCC+0xe0>)
 8000636:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800063a:	6253      	str	r3, [r2, #36]	; 0x24

  RCC_configure_TIM10();
 800063c:	f7ff ff86 	bl	800054c <RCC_configure_TIM10>

  SystemCoreClockUpdate();
 8000640:	f000 f960 	bl	8000904 <SystemCoreClockUpdate>
}
 8000644:	bf00      	nop
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40023800 	.word	0x40023800
 800064c:	40023c00 	.word	0x40023c00

08000650 <configure_GPIO>:

void configure_GPIO() {
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  GPIOA->MODER |= GPIO_MODER_MODER2_1;
 8000654:	4b13      	ldr	r3, [pc, #76]	; (80006a4 <configure_GPIO+0x54>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a12      	ldr	r2, [pc, #72]	; (80006a4 <configure_GPIO+0x54>)
 800065a:	f043 0320 	orr.w	r3, r3, #32
 800065e:	6013      	str	r3, [r2, #0]
  GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL2_Pos);
 8000660:	4b10      	ldr	r3, [pc, #64]	; (80006a4 <configure_GPIO+0x54>)
 8000662:	6a1b      	ldr	r3, [r3, #32]
 8000664:	4a0f      	ldr	r2, [pc, #60]	; (80006a4 <configure_GPIO+0x54>)
 8000666:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800066a:	6213      	str	r3, [r2, #32]
  GPIOA->MODER |= GPIO_MODER_MODER3_1;
 800066c:	4b0d      	ldr	r3, [pc, #52]	; (80006a4 <configure_GPIO+0x54>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a0c      	ldr	r2, [pc, #48]	; (80006a4 <configure_GPIO+0x54>)
 8000672:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000676:	6013      	str	r3, [r2, #0]
  GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL3_Pos);
 8000678:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <configure_GPIO+0x54>)
 800067a:	6a1b      	ldr	r3, [r3, #32]
 800067c:	4a09      	ldr	r2, [pc, #36]	; (80006a4 <configure_GPIO+0x54>)
 800067e:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000682:	6213      	str	r3, [r2, #32]

  GPIOA->MODER |= 0b01 << 10;
 8000684:	4b07      	ldr	r3, [pc, #28]	; (80006a4 <configure_GPIO+0x54>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a06      	ldr	r2, [pc, #24]	; (80006a4 <configure_GPIO+0x54>)
 800068a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800068e:	6013      	str	r3, [r2, #0]
  GPIOA->OTYPER &= ~(1 << 5);
 8000690:	4b04      	ldr	r3, [pc, #16]	; (80006a4 <configure_GPIO+0x54>)
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	4a03      	ldr	r2, [pc, #12]	; (80006a4 <configure_GPIO+0x54>)
 8000696:	f023 0320 	bic.w	r3, r3, #32
 800069a:	6053      	str	r3, [r2, #4]
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	bc80      	pop	{r7}
 80006a2:	4770      	bx	lr
 80006a4:	40020000 	.word	0x40020000

080006a8 <configure_UART>:

void configure_UART() {
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  // USART2->BRR = (0x8B); // 57600
  USART2->BRR = (0x45); // 115200
 80006ac:	4b07      	ldr	r3, [pc, #28]	; (80006cc <configure_UART+0x24>)
 80006ae:	2245      	movs	r2, #69	; 0x45
 80006b0:	609a      	str	r2, [r3, #8]
  // USART2->BRR = (0x23); // 460800

  USART2->CR1 |= USART_CR1_RE | USART_CR1_TE | USART_CR1_UE;
 80006b2:	4b06      	ldr	r3, [pc, #24]	; (80006cc <configure_UART+0x24>)
 80006b4:	68db      	ldr	r3, [r3, #12]
 80006b6:	4a05      	ldr	r2, [pc, #20]	; (80006cc <configure_UART+0x24>)
 80006b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80006bc:	f043 030c 	orr.w	r3, r3, #12
 80006c0:	60d3      	str	r3, [r2, #12]
}
 80006c2:	bf00      	nop
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bc80      	pop	{r7}
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	40004400 	.word	0x40004400

080006d0 <configure_timers>:

void configure_timers() {
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
 80006d6:	f000 f915 	bl	8000904 <SystemCoreClockUpdate>
  uint32_t required_timer_clock = 1000000;
 80006da:	4b0b      	ldr	r3, [pc, #44]	; (8000708 <configure_timers+0x38>)
 80006dc:	607b      	str	r3, [r7, #4]

  uint32_t PSC_value = (required_timer_clock / SystemCoreClock) - 1;
 80006de:	4b0b      	ldr	r3, [pc, #44]	; (800070c <configure_timers+0x3c>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	687a      	ldr	r2, [r7, #4]
 80006e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006e8:	3b01      	subs	r3, #1
 80006ea:	603b      	str	r3, [r7, #0]
  // TIM10->PSC = PSC_value; // formula sysClock / (PSC + 1) as a result 1 MHz
  TIM10->PSC = 7; // formula sysClock / (PSC + 1) as a result 1 MHz
 80006ec:	4b08      	ldr	r3, [pc, #32]	; (8000710 <configure_timers+0x40>)
 80006ee:	2207      	movs	r2, #7
 80006f0:	629a      	str	r2, [r3, #40]	; 0x28

  TIM10->ARR = 999; // from 0 to 999 == 1000
 80006f2:	4b07      	ldr	r3, [pc, #28]	; (8000710 <configure_timers+0x40>)
 80006f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80006f8:	62da      	str	r2, [r3, #44]	; 0x2c

  TIM10->CR1 = TIM_CR1_CEN; // enable counter
 80006fa:	4b05      	ldr	r3, [pc, #20]	; (8000710 <configure_timers+0x40>)
 80006fc:	2201      	movs	r2, #1
 80006fe:	601a      	str	r2, [r3, #0]
}
 8000700:	bf00      	nop
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	000f4240 	.word	0x000f4240
 800070c:	20000000 	.word	0x20000000
 8000710:	40010c00 	.word	0x40010c00

08000714 <delay>:

void delay(uint32_t ms) {
 8000714:	b480      	push	{r7}
 8000716:	b085      	sub	sp, #20
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  for (uint32_t i = 0; i < ms; i++) {
 800071c:	2300      	movs	r3, #0
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	e012      	b.n	8000748 <delay+0x34>
    TIM10->CNT = 0;
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <delay+0x48>)
 8000724:	2200      	movs	r2, #0
 8000726:	625a      	str	r2, [r3, #36]	; 0x24

    while (!(TIM10->SR & TIM_SR_UIF)) {
 8000728:	bf00      	nop
 800072a:	4b0c      	ldr	r3, [pc, #48]	; (800075c <delay+0x48>)
 800072c:	691b      	ldr	r3, [r3, #16]
 800072e:	f003 0301 	and.w	r3, r3, #1
 8000732:	2b00      	cmp	r3, #0
 8000734:	d0f9      	beq.n	800072a <delay+0x16>
    }

    TIM10->SR &= ~TIM_SR_UIF;
 8000736:	4b09      	ldr	r3, [pc, #36]	; (800075c <delay+0x48>)
 8000738:	691b      	ldr	r3, [r3, #16]
 800073a:	4a08      	ldr	r2, [pc, #32]	; (800075c <delay+0x48>)
 800073c:	f023 0301 	bic.w	r3, r3, #1
 8000740:	6113      	str	r3, [r2, #16]
  for (uint32_t i = 0; i < ms; i++) {
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	3301      	adds	r3, #1
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	68fa      	ldr	r2, [r7, #12]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	429a      	cmp	r2, r3
 800074e:	d3e8      	bcc.n	8000722 <delay+0xe>
  }
}
 8000750:	bf00      	nop
 8000752:	bf00      	nop
 8000754:	3714      	adds	r7, #20
 8000756:	46bd      	mov	sp, r7
 8000758:	bc80      	pop	{r7}
 800075a:	4770      	bx	lr
 800075c:	40010c00 	.word	0x40010c00

08000760 <main>:

int main(void) {
 8000760:	b580      	push	{r7, lr}
 8000762:	b08c      	sub	sp, #48	; 0x30
 8000764:	af00      	add	r7, sp, #0
  // ClockInit();
  configure_RCC();
 8000766:	f7ff feff 	bl	8000568 <configure_RCC>
  configure_GPIO();
 800076a:	f7ff ff71 	bl	8000650 <configure_GPIO>
  configure_UART();
 800076e:	f7ff ff9b 	bl	80006a8 <configure_UART>
  configure_timers();
 8000772:	f7ff ffad 	bl	80006d0 <configure_timers>

  char tempConverterToString[32] = {0};
 8000776:	2300      	movs	r3, #0
 8000778:	603b      	str	r3, [r7, #0]
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]
 8000788:	615a      	str	r2, [r3, #20]
 800078a:	619a      	str	r2, [r3, #24]

  uint32_t _clock = HAL_RCC_GetSysClockFreq();
 800078c:	f000 f9cc 	bl	8000b28 <HAL_RCC_GetSysClockFreq>
 8000790:	62b8      	str	r0, [r7, #40]	; 0x28

  sprintf(tempConverterToString, "%ld %ld \n\r", SystemCoreClock, _clock);
 8000792:	4b20      	ldr	r3, [pc, #128]	; (8000814 <main+0xb4>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4638      	mov	r0, r7
 8000798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800079a:	491f      	ldr	r1, [pc, #124]	; (8000818 <main+0xb8>)
 800079c:	f000 fac4 	bl	8000d28 <siprintf>

  transmit_string("there is no\n\r");
 80007a0:	481e      	ldr	r0, [pc, #120]	; (800081c <main+0xbc>)
 80007a2:	f7ff feab 	bl	80004fc <transmit_string>
  delay(10000);
 80007a6:	f242 7010 	movw	r0, #10000	; 0x2710
 80007aa:	f7ff ffb3 	bl	8000714 <delay>
  transmit_string("emotion only\n\r");
 80007ae:	481c      	ldr	r0, [pc, #112]	; (8000820 <main+0xc0>)
 80007b0:	f7ff fea4 	bl	80004fc <transmit_string>
  delay(10000);
 80007b4:	f242 7010 	movw	r0, #10000	; 0x2710
 80007b8:	f7ff ffac 	bl	8000714 <delay>
  transmit_string("fucking peace\n\r");
 80007bc:	4819      	ldr	r0, [pc, #100]	; (8000824 <main+0xc4>)
 80007be:	f7ff fe9d 	bl	80004fc <transmit_string>
  delay(10000);
 80007c2:	f242 7010 	movw	r0, #10000	; 0x2710
 80007c6:	f7ff ffa5 	bl	8000714 <delay>
  transmit_string(tempConverterToString);
 80007ca:	463b      	mov	r3, r7
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff fe95 	bl	80004fc <transmit_string>

  uint32_t current_clock = SystemCoreClock;
 80007d2:	4b10      	ldr	r3, [pc, #64]	; (8000814 <main+0xb4>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	627b      	str	r3, [r7, #36]	; 0x24

  while (1) {
    GPIOA->ODR |= (0b1 << 5);
 80007d8:	4b13      	ldr	r3, [pc, #76]	; (8000828 <main+0xc8>)
 80007da:	695b      	ldr	r3, [r3, #20]
 80007dc:	4a12      	ldr	r2, [pc, #72]	; (8000828 <main+0xc8>)
 80007de:	f043 0320 	orr.w	r3, r3, #32
 80007e2:	6153      	str	r3, [r2, #20]
    int c = get_char();
 80007e4:	f7ff fea0 	bl	8000528 <get_char>
 80007e8:	6238      	str	r0, [r7, #32]
    for (uint32_t i = 0; i < c; i++) {
 80007ea:	2300      	movs	r3, #0
 80007ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80007ee:	e008      	b.n	8000802 <main+0xa2>
      GPIOA->ODR &= ~(0b1 << 5);
 80007f0:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <main+0xc8>)
 80007f2:	695b      	ldr	r3, [r3, #20]
 80007f4:	4a0c      	ldr	r2, [pc, #48]	; (8000828 <main+0xc8>)
 80007f6:	f023 0320 	bic.w	r3, r3, #32
 80007fa:	6153      	str	r3, [r2, #20]
    for (uint32_t i = 0; i < c; i++) {
 80007fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007fe:	3301      	adds	r3, #1
 8000800:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000802:	6a3b      	ldr	r3, [r7, #32]
 8000804:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000806:	429a      	cmp	r2, r3
 8000808:	d3f2      	bcc.n	80007f0 <main+0x90>
    }
    transmit_char(c);
 800080a:	6a38      	ldr	r0, [r7, #32]
 800080c:	f7ff fe60 	bl	80004d0 <transmit_char>
  while (1) {
 8000810:	e7e2      	b.n	80007d8 <main+0x78>
 8000812:	bf00      	nop
 8000814:	20000000 	.word	0x20000000
 8000818:	08001694 	.word	0x08001694
 800081c:	080016a0 	.word	0x080016a0
 8000820:	080016b0 	.word	0x080016b0
 8000824:	080016c0 	.word	0x080016c0
 8000828:	40020000 	.word	0x40020000

0800082c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000830:	e7fe      	b.n	8000830 <NMI_Handler+0x4>

08000832 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000836:	e7fe      	b.n	8000836 <HardFault_Handler+0x4>

08000838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800083c:	e7fe      	b.n	800083c <MemManage_Handler+0x4>

0800083e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800083e:	b480      	push	{r7}
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000842:	e7fe      	b.n	8000842 <BusFault_Handler+0x4>

08000844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000848:	e7fe      	b.n	8000848 <UsageFault_Handler+0x4>

0800084a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800084a:	b480      	push	{r7}
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800084e:	bf00      	nop
 8000850:	46bd      	mov	sp, r7
 8000852:	bc80      	pop	{r7}
 8000854:	4770      	bx	lr

08000856 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000856:	b480      	push	{r7}
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800085a:	bf00      	nop
 800085c:	46bd      	mov	sp, r7
 800085e:	bc80      	pop	{r7}
 8000860:	4770      	bx	lr

08000862 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000862:	b480      	push	{r7}
 8000864:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000866:	bf00      	nop
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr

0800086e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
__weak void SysTick_Handler(void)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000872:	f000 f917 	bl	8000aa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}

0800087a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800087e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000882:	f000 f939 	bl	8000af8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
	...

0800088c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b086      	sub	sp, #24
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000894:	4a14      	ldr	r2, [pc, #80]	; (80008e8 <_sbrk+0x5c>)
 8000896:	4b15      	ldr	r3, [pc, #84]	; (80008ec <_sbrk+0x60>)
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008a0:	4b13      	ldr	r3, [pc, #76]	; (80008f0 <_sbrk+0x64>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d102      	bne.n	80008ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008a8:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <_sbrk+0x64>)
 80008aa:	4a12      	ldr	r2, [pc, #72]	; (80008f4 <_sbrk+0x68>)
 80008ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008ae:	4b10      	ldr	r3, [pc, #64]	; (80008f0 <_sbrk+0x64>)
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	4413      	add	r3, r2
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	429a      	cmp	r2, r3
 80008ba:	d207      	bcs.n	80008cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008bc:	f000 fa54 	bl	8000d68 <__errno>
 80008c0:	4603      	mov	r3, r0
 80008c2:	220c      	movs	r2, #12
 80008c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008ca:	e009      	b.n	80008e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008cc:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <_sbrk+0x64>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008d2:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <_sbrk+0x64>)
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4413      	add	r3, r2
 80008da:	4a05      	ldr	r2, [pc, #20]	; (80008f0 <_sbrk+0x64>)
 80008dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008de:	68fb      	ldr	r3, [r7, #12]
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3718      	adds	r7, #24
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20014000 	.word	0x20014000
 80008ec:	00000400 	.word	0x00000400
 80008f0:	20000078 	.word	0x20000078
 80008f4:	200001c8 	.word	0x200001c8

080008f8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr

08000904 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8000904:	b480      	push	{r7}
 8000906:	b087      	sub	sp, #28
 8000908:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 800090a:	2300      	movs	r3, #0
 800090c:	617b      	str	r3, [r7, #20]
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	2300      	movs	r3, #0
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	2300      	movs	r3, #0
 800091c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800091e:	4b48      	ldr	r3, [pc, #288]	; (8000a40 <SystemCoreClockUpdate+0x13c>)
 8000920:	689b      	ldr	r3, [r3, #8]
 8000922:	f003 030c 	and.w	r3, r3, #12
 8000926:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	2b0c      	cmp	r3, #12
 800092c:	d863      	bhi.n	80009f6 <SystemCoreClockUpdate+0xf2>
 800092e:	a201      	add	r2, pc, #4	; (adr r2, 8000934 <SystemCoreClockUpdate+0x30>)
 8000930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000934:	08000969 	.word	0x08000969
 8000938:	080009f7 	.word	0x080009f7
 800093c:	080009f7 	.word	0x080009f7
 8000940:	080009f7 	.word	0x080009f7
 8000944:	08000989 	.word	0x08000989
 8000948:	080009f7 	.word	0x080009f7
 800094c:	080009f7 	.word	0x080009f7
 8000950:	080009f7 	.word	0x080009f7
 8000954:	08000991 	.word	0x08000991
 8000958:	080009f7 	.word	0x080009f7
 800095c:	080009f7 	.word	0x080009f7
 8000960:	080009f7 	.word	0x080009f7
 8000964:	08000999 	.word	0x08000999
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8000968:	4b35      	ldr	r3, [pc, #212]	; (8000a40 <SystemCoreClockUpdate+0x13c>)
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	0b5b      	lsrs	r3, r3, #13
 800096e:	f003 0307 	and.w	r3, r3, #7
 8000972:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	3301      	adds	r3, #1
 8000978:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	461a      	mov	r2, r3
 8000982:	4b30      	ldr	r3, [pc, #192]	; (8000a44 <SystemCoreClockUpdate+0x140>)
 8000984:	601a      	str	r2, [r3, #0]
      break;
 8000986:	e046      	b.n	8000a16 <SystemCoreClockUpdate+0x112>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8000988:	4b2e      	ldr	r3, [pc, #184]	; (8000a44 <SystemCoreClockUpdate+0x140>)
 800098a:	4a2f      	ldr	r2, [pc, #188]	; (8000a48 <SystemCoreClockUpdate+0x144>)
 800098c:	601a      	str	r2, [r3, #0]
      break;
 800098e:	e042      	b.n	8000a16 <SystemCoreClockUpdate+0x112>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000990:	4b2c      	ldr	r3, [pc, #176]	; (8000a44 <SystemCoreClockUpdate+0x140>)
 8000992:	4a2e      	ldr	r2, [pc, #184]	; (8000a4c <SystemCoreClockUpdate+0x148>)
 8000994:	601a      	str	r2, [r3, #0]
      break;
 8000996:	e03e      	b.n	8000a16 <SystemCoreClockUpdate+0x112>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8000998:	4b29      	ldr	r3, [pc, #164]	; (8000a40 <SystemCoreClockUpdate+0x13c>)
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80009a0:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80009a2:	4b27      	ldr	r3, [pc, #156]	; (8000a40 <SystemCoreClockUpdate+0x13c>)
 80009a4:	689b      	ldr	r3, [r3, #8]
 80009a6:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80009aa:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	0c9b      	lsrs	r3, r3, #18
 80009b0:	4a27      	ldr	r2, [pc, #156]	; (8000a50 <SystemCoreClockUpdate+0x14c>)
 80009b2:	5cd3      	ldrb	r3, [r2, r3]
 80009b4:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	0d9b      	lsrs	r3, r3, #22
 80009ba:	3301      	adds	r3, #1
 80009bc:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80009be:	4b20      	ldr	r3, [pc, #128]	; (8000a40 <SystemCoreClockUpdate+0x13c>)
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009c6:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d109      	bne.n	80009e2 <SystemCoreClockUpdate+0xde>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 80009ce:	693b      	ldr	r3, [r7, #16]
 80009d0:	4a1d      	ldr	r2, [pc, #116]	; (8000a48 <SystemCoreClockUpdate+0x144>)
 80009d2:	fb03 f202 	mul.w	r2, r3, r2
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009dc:	4a19      	ldr	r2, [pc, #100]	; (8000a44 <SystemCoreClockUpdate+0x140>)
 80009de:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 80009e0:	e019      	b.n	8000a16 <SystemCoreClockUpdate+0x112>
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	4a19      	ldr	r2, [pc, #100]	; (8000a4c <SystemCoreClockUpdate+0x148>)
 80009e6:	fb03 f202 	mul.w	r2, r3, r2
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80009f0:	4a14      	ldr	r2, [pc, #80]	; (8000a44 <SystemCoreClockUpdate+0x140>)
 80009f2:	6013      	str	r3, [r2, #0]
      break;
 80009f4:	e00f      	b.n	8000a16 <SystemCoreClockUpdate+0x112>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 80009f6:	4b12      	ldr	r3, [pc, #72]	; (8000a40 <SystemCoreClockUpdate+0x13c>)
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	0b5b      	lsrs	r3, r3, #13
 80009fc:	f003 0307 	and.w	r3, r3, #7
 8000a00:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3301      	adds	r3, #1
 8000a06:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0e:	461a      	mov	r2, r3
 8000a10:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <SystemCoreClockUpdate+0x140>)
 8000a12:	601a      	str	r2, [r3, #0]
      break;
 8000a14:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000a16:	4b0a      	ldr	r3, [pc, #40]	; (8000a40 <SystemCoreClockUpdate+0x13c>)
 8000a18:	689b      	ldr	r3, [r3, #8]
 8000a1a:	091b      	lsrs	r3, r3, #4
 8000a1c:	f003 030f 	and.w	r3, r3, #15
 8000a20:	4a0c      	ldr	r2, [pc, #48]	; (8000a54 <SystemCoreClockUpdate+0x150>)
 8000a22:	5cd3      	ldrb	r3, [r2, r3]
 8000a24:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000a26:	4b07      	ldr	r3, [pc, #28]	; (8000a44 <SystemCoreClockUpdate+0x140>)
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8000a30:	4a04      	ldr	r2, [pc, #16]	; (8000a44 <SystemCoreClockUpdate+0x140>)
 8000a32:	6013      	str	r3, [r2, #0]
}
 8000a34:	bf00      	nop
 8000a36:	371c      	adds	r7, #28
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	40023800 	.word	0x40023800
 8000a44:	20000000 	.word	0x20000000
 8000a48:	00f42400 	.word	0x00f42400
 8000a4c:	007a1200 	.word	0x007a1200
 8000a50:	080016d0 	.word	0x080016d0
 8000a54:	080016dc 	.word	0x080016dc

08000a58 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a58:	f7ff ff4e 	bl	80008f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a5c:	480b      	ldr	r0, [pc, #44]	; (8000a8c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a5e:	490c      	ldr	r1, [pc, #48]	; (8000a90 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a60:	4a0c      	ldr	r2, [pc, #48]	; (8000a94 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a64:	e002      	b.n	8000a6c <LoopCopyDataInit>

08000a66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a6a:	3304      	adds	r3, #4

08000a6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a70:	d3f9      	bcc.n	8000a66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a72:	4a09      	ldr	r2, [pc, #36]	; (8000a98 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a74:	4c09      	ldr	r4, [pc, #36]	; (8000a9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a78:	e001      	b.n	8000a7e <LoopFillZerobss>

08000a7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a7c:	3204      	adds	r2, #4

08000a7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a80:	d3fb      	bcc.n	8000a7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a82:	f000 f977 	bl	8000d74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a86:	f7ff fe6b 	bl	8000760 <main>
  bx lr
 8000a8a:	4770      	bx	lr
  ldr r0, =_sdata
 8000a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a90:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8000a94:	08001730 	.word	0x08001730
  ldr r2, =_sbss
 8000a98:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8000a9c:	200001c8 	.word	0x200001c8

08000aa0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000aa0:	e7fe      	b.n	8000aa0 <ADC1_IRQHandler>
	...

08000aa4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aa8:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <HAL_IncTick+0x1c>)
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <HAL_IncTick+0x20>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	4a03      	ldr	r2, [pc, #12]	; (8000ac0 <HAL_IncTick+0x1c>)
 8000ab4:	6013      	str	r3, [r2, #0]
}
 8000ab6:	bf00      	nop
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bc80      	pop	{r7}
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	2000007c 	.word	0x2000007c
 8000ac4:	20000004 	.word	0x20000004

08000ac8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	807b      	strh	r3, [r7, #2]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ad8:	787b      	ldrb	r3, [r7, #1]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d003      	beq.n	8000ae6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ade:	887a      	ldrh	r2, [r7, #2]
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8000ae4:	e003      	b.n	8000aee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8000ae6:	887b      	ldrh	r3, [r7, #2]
 8000ae8:	041a      	lsls	r2, r3, #16
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	619a      	str	r2, [r3, #24]
}
 8000aee:	bf00      	nop
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bc80      	pop	{r7}
 8000af6:	4770      	bx	lr

08000af8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000b02:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b04:	695a      	ldr	r2, [r3, #20]
 8000b06:	88fb      	ldrh	r3, [r7, #6]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d006      	beq.n	8000b1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b0e:	4a05      	ldr	r2, [pc, #20]	; (8000b24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b10:	88fb      	ldrh	r3, [r7, #6]
 8000b12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b14:	88fb      	ldrh	r3, [r7, #6]
 8000b16:	4618      	mov	r0, r3
 8000b18:	f7ff fcb0 	bl	800047c <HAL_GPIO_EXTI_Callback>
  }
}
 8000b1c:	bf00      	nop
 8000b1e:	3708      	adds	r7, #8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	40010400 	.word	0x40010400

08000b28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000b28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000b2c:	b092      	sub	sp, #72	; 0x48
 8000b2e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8000b30:	4b79      	ldr	r3, [pc, #484]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8000b32:	689b      	ldr	r3, [r3, #8]
 8000b34:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000b36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000b38:	f003 030c 	and.w	r3, r3, #12
 8000b3c:	2b0c      	cmp	r3, #12
 8000b3e:	d00d      	beq.n	8000b5c <HAL_RCC_GetSysClockFreq+0x34>
 8000b40:	2b0c      	cmp	r3, #12
 8000b42:	f200 80d5 	bhi.w	8000cf0 <HAL_RCC_GetSysClockFreq+0x1c8>
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	d002      	beq.n	8000b50 <HAL_RCC_GetSysClockFreq+0x28>
 8000b4a:	2b08      	cmp	r3, #8
 8000b4c:	d003      	beq.n	8000b56 <HAL_RCC_GetSysClockFreq+0x2e>
 8000b4e:	e0cf      	b.n	8000cf0 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000b50:	4b72      	ldr	r3, [pc, #456]	; (8000d1c <HAL_RCC_GetSysClockFreq+0x1f4>)
 8000b52:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000b54:	e0da      	b.n	8000d0c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000b56:	4b72      	ldr	r3, [pc, #456]	; (8000d20 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8000b58:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000b5a:	e0d7      	b.n	8000d0c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8000b5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000b5e:	0c9b      	lsrs	r3, r3, #18
 8000b60:	f003 020f 	and.w	r2, r3, #15
 8000b64:	4b6f      	ldr	r3, [pc, #444]	; (8000d24 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8000b66:	5c9b      	ldrb	r3, [r3, r2]
 8000b68:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8000b6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000b6c:	0d9b      	lsrs	r3, r3, #22
 8000b6e:	f003 0303 	and.w	r3, r3, #3
 8000b72:	3301      	adds	r3, #1
 8000b74:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b76:	4b68      	ldr	r3, [pc, #416]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8000b78:	689b      	ldr	r3, [r3, #8]
 8000b7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d05d      	beq.n	8000c3e <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8000b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b84:	2200      	movs	r2, #0
 8000b86:	4618      	mov	r0, r3
 8000b88:	4611      	mov	r1, r2
 8000b8a:	4604      	mov	r4, r0
 8000b8c:	460d      	mov	r5, r1
 8000b8e:	4622      	mov	r2, r4
 8000b90:	462b      	mov	r3, r5
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	f04f 0100 	mov.w	r1, #0
 8000b9a:	0159      	lsls	r1, r3, #5
 8000b9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000ba0:	0150      	lsls	r0, r2, #5
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	4621      	mov	r1, r4
 8000ba8:	1a51      	subs	r1, r2, r1
 8000baa:	6139      	str	r1, [r7, #16]
 8000bac:	4629      	mov	r1, r5
 8000bae:	eb63 0301 	sbc.w	r3, r3, r1
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	f04f 0200 	mov.w	r2, #0
 8000bb8:	f04f 0300 	mov.w	r3, #0
 8000bbc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8000bc0:	4659      	mov	r1, fp
 8000bc2:	018b      	lsls	r3, r1, #6
 8000bc4:	4651      	mov	r1, sl
 8000bc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000bca:	4651      	mov	r1, sl
 8000bcc:	018a      	lsls	r2, r1, #6
 8000bce:	46d4      	mov	ip, sl
 8000bd0:	ebb2 080c 	subs.w	r8, r2, ip
 8000bd4:	4659      	mov	r1, fp
 8000bd6:	eb63 0901 	sbc.w	r9, r3, r1
 8000bda:	f04f 0200 	mov.w	r2, #0
 8000bde:	f04f 0300 	mov.w	r3, #0
 8000be2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000be6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000bea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000bee:	4690      	mov	r8, r2
 8000bf0:	4699      	mov	r9, r3
 8000bf2:	4623      	mov	r3, r4
 8000bf4:	eb18 0303 	adds.w	r3, r8, r3
 8000bf8:	60bb      	str	r3, [r7, #8]
 8000bfa:	462b      	mov	r3, r5
 8000bfc:	eb49 0303 	adc.w	r3, r9, r3
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	f04f 0200 	mov.w	r2, #0
 8000c06:	f04f 0300 	mov.w	r3, #0
 8000c0a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8000c0e:	4629      	mov	r1, r5
 8000c10:	024b      	lsls	r3, r1, #9
 8000c12:	4620      	mov	r0, r4
 8000c14:	4629      	mov	r1, r5
 8000c16:	4604      	mov	r4, r0
 8000c18:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8000c1c:	4601      	mov	r1, r0
 8000c1e:	024a      	lsls	r2, r1, #9
 8000c20:	4610      	mov	r0, r2
 8000c22:	4619      	mov	r1, r3
 8000c24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c26:	2200      	movs	r2, #0
 8000c28:	62bb      	str	r3, [r7, #40]	; 0x28
 8000c2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000c2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000c30:	f7ff faa4 	bl	800017c <__aeabi_uldivmod>
 8000c34:	4602      	mov	r2, r0
 8000c36:	460b      	mov	r3, r1
 8000c38:	4613      	mov	r3, r2
 8000c3a:	647b      	str	r3, [r7, #68]	; 0x44
 8000c3c:	e055      	b.n	8000cea <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8000c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c40:	2200      	movs	r2, #0
 8000c42:	623b      	str	r3, [r7, #32]
 8000c44:	627a      	str	r2, [r7, #36]	; 0x24
 8000c46:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8000c4a:	4642      	mov	r2, r8
 8000c4c:	464b      	mov	r3, r9
 8000c4e:	f04f 0000 	mov.w	r0, #0
 8000c52:	f04f 0100 	mov.w	r1, #0
 8000c56:	0159      	lsls	r1, r3, #5
 8000c58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000c5c:	0150      	lsls	r0, r2, #5
 8000c5e:	4602      	mov	r2, r0
 8000c60:	460b      	mov	r3, r1
 8000c62:	46c4      	mov	ip, r8
 8000c64:	ebb2 0a0c 	subs.w	sl, r2, ip
 8000c68:	4640      	mov	r0, r8
 8000c6a:	4649      	mov	r1, r9
 8000c6c:	468c      	mov	ip, r1
 8000c6e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8000c72:	f04f 0200 	mov.w	r2, #0
 8000c76:	f04f 0300 	mov.w	r3, #0
 8000c7a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8000c7e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8000c82:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8000c86:	ebb2 040a 	subs.w	r4, r2, sl
 8000c8a:	eb63 050b 	sbc.w	r5, r3, fp
 8000c8e:	f04f 0200 	mov.w	r2, #0
 8000c92:	f04f 0300 	mov.w	r3, #0
 8000c96:	00eb      	lsls	r3, r5, #3
 8000c98:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c9c:	00e2      	lsls	r2, r4, #3
 8000c9e:	4614      	mov	r4, r2
 8000ca0:	461d      	mov	r5, r3
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	18e3      	adds	r3, r4, r3
 8000ca6:	603b      	str	r3, [r7, #0]
 8000ca8:	460b      	mov	r3, r1
 8000caa:	eb45 0303 	adc.w	r3, r5, r3
 8000cae:	607b      	str	r3, [r7, #4]
 8000cb0:	f04f 0200 	mov.w	r2, #0
 8000cb4:	f04f 0300 	mov.w	r3, #0
 8000cb8:	e9d7 4500 	ldrd	r4, r5, [r7]
 8000cbc:	4629      	mov	r1, r5
 8000cbe:	028b      	lsls	r3, r1, #10
 8000cc0:	4620      	mov	r0, r4
 8000cc2:	4629      	mov	r1, r5
 8000cc4:	4604      	mov	r4, r0
 8000cc6:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8000cca:	4601      	mov	r1, r0
 8000ccc:	028a      	lsls	r2, r1, #10
 8000cce:	4610      	mov	r0, r2
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	61bb      	str	r3, [r7, #24]
 8000cd8:	61fa      	str	r2, [r7, #28]
 8000cda:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000cde:	f7ff fa4d 	bl	800017c <__aeabi_uldivmod>
 8000ce2:	4602      	mov	r2, r0
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8000cea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000cec:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000cee:	e00d      	b.n	8000d0c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8000cf0:	4b09      	ldr	r3, [pc, #36]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	0b5b      	lsrs	r3, r3, #13
 8000cf6:	f003 0307 	and.w	r3, r3, #7
 8000cfa:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8000cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cfe:	3301      	adds	r3, #1
 8000d00:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000d04:	fa02 f303 	lsl.w	r3, r2, r3
 8000d08:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000d0a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000d0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3748      	adds	r7, #72	; 0x48
 8000d12:	46bd      	mov	sp, r7
 8000d14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	00f42400 	.word	0x00f42400
 8000d20:	007a1200 	.word	0x007a1200
 8000d24:	080016d0 	.word	0x080016d0

08000d28 <siprintf>:
 8000d28:	b40e      	push	{r1, r2, r3}
 8000d2a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8000d2e:	b500      	push	{lr}
 8000d30:	b09c      	sub	sp, #112	; 0x70
 8000d32:	ab1d      	add	r3, sp, #116	; 0x74
 8000d34:	9002      	str	r0, [sp, #8]
 8000d36:	9006      	str	r0, [sp, #24]
 8000d38:	9107      	str	r1, [sp, #28]
 8000d3a:	9104      	str	r1, [sp, #16]
 8000d3c:	4808      	ldr	r0, [pc, #32]	; (8000d60 <siprintf+0x38>)
 8000d3e:	4909      	ldr	r1, [pc, #36]	; (8000d64 <siprintf+0x3c>)
 8000d40:	f853 2b04 	ldr.w	r2, [r3], #4
 8000d44:	9105      	str	r1, [sp, #20]
 8000d46:	6800      	ldr	r0, [r0, #0]
 8000d48:	a902      	add	r1, sp, #8
 8000d4a:	9301      	str	r3, [sp, #4]
 8000d4c:	f000 f986 	bl	800105c <_svfiprintf_r>
 8000d50:	2200      	movs	r2, #0
 8000d52:	9b02      	ldr	r3, [sp, #8]
 8000d54:	701a      	strb	r2, [r3, #0]
 8000d56:	b01c      	add	sp, #112	; 0x70
 8000d58:	f85d eb04 	ldr.w	lr, [sp], #4
 8000d5c:	b003      	add	sp, #12
 8000d5e:	4770      	bx	lr
 8000d60:	20000054 	.word	0x20000054
 8000d64:	ffff0208 	.word	0xffff0208

08000d68 <__errno>:
 8000d68:	4b01      	ldr	r3, [pc, #4]	; (8000d70 <__errno+0x8>)
 8000d6a:	6818      	ldr	r0, [r3, #0]
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	20000054 	.word	0x20000054

08000d74 <__libc_init_array>:
 8000d74:	b570      	push	{r4, r5, r6, lr}
 8000d76:	2600      	movs	r6, #0
 8000d78:	4d0c      	ldr	r5, [pc, #48]	; (8000dac <__libc_init_array+0x38>)
 8000d7a:	4c0d      	ldr	r4, [pc, #52]	; (8000db0 <__libc_init_array+0x3c>)
 8000d7c:	1b64      	subs	r4, r4, r5
 8000d7e:	10a4      	asrs	r4, r4, #2
 8000d80:	42a6      	cmp	r6, r4
 8000d82:	d109      	bne.n	8000d98 <__libc_init_array+0x24>
 8000d84:	f000 fc7a 	bl	800167c <_init>
 8000d88:	2600      	movs	r6, #0
 8000d8a:	4d0a      	ldr	r5, [pc, #40]	; (8000db4 <__libc_init_array+0x40>)
 8000d8c:	4c0a      	ldr	r4, [pc, #40]	; (8000db8 <__libc_init_array+0x44>)
 8000d8e:	1b64      	subs	r4, r4, r5
 8000d90:	10a4      	asrs	r4, r4, #2
 8000d92:	42a6      	cmp	r6, r4
 8000d94:	d105      	bne.n	8000da2 <__libc_init_array+0x2e>
 8000d96:	bd70      	pop	{r4, r5, r6, pc}
 8000d98:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d9c:	4798      	blx	r3
 8000d9e:	3601      	adds	r6, #1
 8000da0:	e7ee      	b.n	8000d80 <__libc_init_array+0xc>
 8000da2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000da6:	4798      	blx	r3
 8000da8:	3601      	adds	r6, #1
 8000daa:	e7f2      	b.n	8000d92 <__libc_init_array+0x1e>
 8000dac:	08001728 	.word	0x08001728
 8000db0:	08001728 	.word	0x08001728
 8000db4:	08001728 	.word	0x08001728
 8000db8:	0800172c 	.word	0x0800172c

08000dbc <__retarget_lock_acquire_recursive>:
 8000dbc:	4770      	bx	lr

08000dbe <__retarget_lock_release_recursive>:
 8000dbe:	4770      	bx	lr

08000dc0 <_free_r>:
 8000dc0:	b538      	push	{r3, r4, r5, lr}
 8000dc2:	4605      	mov	r5, r0
 8000dc4:	2900      	cmp	r1, #0
 8000dc6:	d040      	beq.n	8000e4a <_free_r+0x8a>
 8000dc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000dcc:	1f0c      	subs	r4, r1, #4
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	bfb8      	it	lt
 8000dd2:	18e4      	addlt	r4, r4, r3
 8000dd4:	f000 f8dc 	bl	8000f90 <__malloc_lock>
 8000dd8:	4a1c      	ldr	r2, [pc, #112]	; (8000e4c <_free_r+0x8c>)
 8000dda:	6813      	ldr	r3, [r2, #0]
 8000ddc:	b933      	cbnz	r3, 8000dec <_free_r+0x2c>
 8000dde:	6063      	str	r3, [r4, #4]
 8000de0:	6014      	str	r4, [r2, #0]
 8000de2:	4628      	mov	r0, r5
 8000de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000de8:	f000 b8d8 	b.w	8000f9c <__malloc_unlock>
 8000dec:	42a3      	cmp	r3, r4
 8000dee:	d908      	bls.n	8000e02 <_free_r+0x42>
 8000df0:	6820      	ldr	r0, [r4, #0]
 8000df2:	1821      	adds	r1, r4, r0
 8000df4:	428b      	cmp	r3, r1
 8000df6:	bf01      	itttt	eq
 8000df8:	6819      	ldreq	r1, [r3, #0]
 8000dfa:	685b      	ldreq	r3, [r3, #4]
 8000dfc:	1809      	addeq	r1, r1, r0
 8000dfe:	6021      	streq	r1, [r4, #0]
 8000e00:	e7ed      	b.n	8000dde <_free_r+0x1e>
 8000e02:	461a      	mov	r2, r3
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	b10b      	cbz	r3, 8000e0c <_free_r+0x4c>
 8000e08:	42a3      	cmp	r3, r4
 8000e0a:	d9fa      	bls.n	8000e02 <_free_r+0x42>
 8000e0c:	6811      	ldr	r1, [r2, #0]
 8000e0e:	1850      	adds	r0, r2, r1
 8000e10:	42a0      	cmp	r0, r4
 8000e12:	d10b      	bne.n	8000e2c <_free_r+0x6c>
 8000e14:	6820      	ldr	r0, [r4, #0]
 8000e16:	4401      	add	r1, r0
 8000e18:	1850      	adds	r0, r2, r1
 8000e1a:	4283      	cmp	r3, r0
 8000e1c:	6011      	str	r1, [r2, #0]
 8000e1e:	d1e0      	bne.n	8000de2 <_free_r+0x22>
 8000e20:	6818      	ldr	r0, [r3, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	4408      	add	r0, r1
 8000e26:	6010      	str	r0, [r2, #0]
 8000e28:	6053      	str	r3, [r2, #4]
 8000e2a:	e7da      	b.n	8000de2 <_free_r+0x22>
 8000e2c:	d902      	bls.n	8000e34 <_free_r+0x74>
 8000e2e:	230c      	movs	r3, #12
 8000e30:	602b      	str	r3, [r5, #0]
 8000e32:	e7d6      	b.n	8000de2 <_free_r+0x22>
 8000e34:	6820      	ldr	r0, [r4, #0]
 8000e36:	1821      	adds	r1, r4, r0
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	bf01      	itttt	eq
 8000e3c:	6819      	ldreq	r1, [r3, #0]
 8000e3e:	685b      	ldreq	r3, [r3, #4]
 8000e40:	1809      	addeq	r1, r1, r0
 8000e42:	6021      	streq	r1, [r4, #0]
 8000e44:	6063      	str	r3, [r4, #4]
 8000e46:	6054      	str	r4, [r2, #4]
 8000e48:	e7cb      	b.n	8000de2 <_free_r+0x22>
 8000e4a:	bd38      	pop	{r3, r4, r5, pc}
 8000e4c:	200001c0 	.word	0x200001c0

08000e50 <sbrk_aligned>:
 8000e50:	b570      	push	{r4, r5, r6, lr}
 8000e52:	4e0e      	ldr	r6, [pc, #56]	; (8000e8c <sbrk_aligned+0x3c>)
 8000e54:	460c      	mov	r4, r1
 8000e56:	6831      	ldr	r1, [r6, #0]
 8000e58:	4605      	mov	r5, r0
 8000e5a:	b911      	cbnz	r1, 8000e62 <sbrk_aligned+0x12>
 8000e5c:	f000 fbaa 	bl	80015b4 <_sbrk_r>
 8000e60:	6030      	str	r0, [r6, #0]
 8000e62:	4621      	mov	r1, r4
 8000e64:	4628      	mov	r0, r5
 8000e66:	f000 fba5 	bl	80015b4 <_sbrk_r>
 8000e6a:	1c43      	adds	r3, r0, #1
 8000e6c:	d00a      	beq.n	8000e84 <sbrk_aligned+0x34>
 8000e6e:	1cc4      	adds	r4, r0, #3
 8000e70:	f024 0403 	bic.w	r4, r4, #3
 8000e74:	42a0      	cmp	r0, r4
 8000e76:	d007      	beq.n	8000e88 <sbrk_aligned+0x38>
 8000e78:	1a21      	subs	r1, r4, r0
 8000e7a:	4628      	mov	r0, r5
 8000e7c:	f000 fb9a 	bl	80015b4 <_sbrk_r>
 8000e80:	3001      	adds	r0, #1
 8000e82:	d101      	bne.n	8000e88 <sbrk_aligned+0x38>
 8000e84:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000e88:	4620      	mov	r0, r4
 8000e8a:	bd70      	pop	{r4, r5, r6, pc}
 8000e8c:	200001c4 	.word	0x200001c4

08000e90 <_malloc_r>:
 8000e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e94:	1ccd      	adds	r5, r1, #3
 8000e96:	f025 0503 	bic.w	r5, r5, #3
 8000e9a:	3508      	adds	r5, #8
 8000e9c:	2d0c      	cmp	r5, #12
 8000e9e:	bf38      	it	cc
 8000ea0:	250c      	movcc	r5, #12
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	4607      	mov	r7, r0
 8000ea6:	db01      	blt.n	8000eac <_malloc_r+0x1c>
 8000ea8:	42a9      	cmp	r1, r5
 8000eaa:	d905      	bls.n	8000eb8 <_malloc_r+0x28>
 8000eac:	230c      	movs	r3, #12
 8000eae:	2600      	movs	r6, #0
 8000eb0:	603b      	str	r3, [r7, #0]
 8000eb2:	4630      	mov	r0, r6
 8000eb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000eb8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8000f8c <_malloc_r+0xfc>
 8000ebc:	f000 f868 	bl	8000f90 <__malloc_lock>
 8000ec0:	f8d8 3000 	ldr.w	r3, [r8]
 8000ec4:	461c      	mov	r4, r3
 8000ec6:	bb5c      	cbnz	r4, 8000f20 <_malloc_r+0x90>
 8000ec8:	4629      	mov	r1, r5
 8000eca:	4638      	mov	r0, r7
 8000ecc:	f7ff ffc0 	bl	8000e50 <sbrk_aligned>
 8000ed0:	1c43      	adds	r3, r0, #1
 8000ed2:	4604      	mov	r4, r0
 8000ed4:	d155      	bne.n	8000f82 <_malloc_r+0xf2>
 8000ed6:	f8d8 4000 	ldr.w	r4, [r8]
 8000eda:	4626      	mov	r6, r4
 8000edc:	2e00      	cmp	r6, #0
 8000ede:	d145      	bne.n	8000f6c <_malloc_r+0xdc>
 8000ee0:	2c00      	cmp	r4, #0
 8000ee2:	d048      	beq.n	8000f76 <_malloc_r+0xe6>
 8000ee4:	6823      	ldr	r3, [r4, #0]
 8000ee6:	4631      	mov	r1, r6
 8000ee8:	4638      	mov	r0, r7
 8000eea:	eb04 0903 	add.w	r9, r4, r3
 8000eee:	f000 fb61 	bl	80015b4 <_sbrk_r>
 8000ef2:	4581      	cmp	r9, r0
 8000ef4:	d13f      	bne.n	8000f76 <_malloc_r+0xe6>
 8000ef6:	6821      	ldr	r1, [r4, #0]
 8000ef8:	4638      	mov	r0, r7
 8000efa:	1a6d      	subs	r5, r5, r1
 8000efc:	4629      	mov	r1, r5
 8000efe:	f7ff ffa7 	bl	8000e50 <sbrk_aligned>
 8000f02:	3001      	adds	r0, #1
 8000f04:	d037      	beq.n	8000f76 <_malloc_r+0xe6>
 8000f06:	6823      	ldr	r3, [r4, #0]
 8000f08:	442b      	add	r3, r5
 8000f0a:	6023      	str	r3, [r4, #0]
 8000f0c:	f8d8 3000 	ldr.w	r3, [r8]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d038      	beq.n	8000f86 <_malloc_r+0xf6>
 8000f14:	685a      	ldr	r2, [r3, #4]
 8000f16:	42a2      	cmp	r2, r4
 8000f18:	d12b      	bne.n	8000f72 <_malloc_r+0xe2>
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	e00f      	b.n	8000f40 <_malloc_r+0xb0>
 8000f20:	6822      	ldr	r2, [r4, #0]
 8000f22:	1b52      	subs	r2, r2, r5
 8000f24:	d41f      	bmi.n	8000f66 <_malloc_r+0xd6>
 8000f26:	2a0b      	cmp	r2, #11
 8000f28:	d917      	bls.n	8000f5a <_malloc_r+0xca>
 8000f2a:	1961      	adds	r1, r4, r5
 8000f2c:	42a3      	cmp	r3, r4
 8000f2e:	6025      	str	r5, [r4, #0]
 8000f30:	bf18      	it	ne
 8000f32:	6059      	strne	r1, [r3, #4]
 8000f34:	6863      	ldr	r3, [r4, #4]
 8000f36:	bf08      	it	eq
 8000f38:	f8c8 1000 	streq.w	r1, [r8]
 8000f3c:	5162      	str	r2, [r4, r5]
 8000f3e:	604b      	str	r3, [r1, #4]
 8000f40:	4638      	mov	r0, r7
 8000f42:	f104 060b 	add.w	r6, r4, #11
 8000f46:	f000 f829 	bl	8000f9c <__malloc_unlock>
 8000f4a:	f026 0607 	bic.w	r6, r6, #7
 8000f4e:	1d23      	adds	r3, r4, #4
 8000f50:	1af2      	subs	r2, r6, r3
 8000f52:	d0ae      	beq.n	8000eb2 <_malloc_r+0x22>
 8000f54:	1b9b      	subs	r3, r3, r6
 8000f56:	50a3      	str	r3, [r4, r2]
 8000f58:	e7ab      	b.n	8000eb2 <_malloc_r+0x22>
 8000f5a:	42a3      	cmp	r3, r4
 8000f5c:	6862      	ldr	r2, [r4, #4]
 8000f5e:	d1dd      	bne.n	8000f1c <_malloc_r+0x8c>
 8000f60:	f8c8 2000 	str.w	r2, [r8]
 8000f64:	e7ec      	b.n	8000f40 <_malloc_r+0xb0>
 8000f66:	4623      	mov	r3, r4
 8000f68:	6864      	ldr	r4, [r4, #4]
 8000f6a:	e7ac      	b.n	8000ec6 <_malloc_r+0x36>
 8000f6c:	4634      	mov	r4, r6
 8000f6e:	6876      	ldr	r6, [r6, #4]
 8000f70:	e7b4      	b.n	8000edc <_malloc_r+0x4c>
 8000f72:	4613      	mov	r3, r2
 8000f74:	e7cc      	b.n	8000f10 <_malloc_r+0x80>
 8000f76:	230c      	movs	r3, #12
 8000f78:	4638      	mov	r0, r7
 8000f7a:	603b      	str	r3, [r7, #0]
 8000f7c:	f000 f80e 	bl	8000f9c <__malloc_unlock>
 8000f80:	e797      	b.n	8000eb2 <_malloc_r+0x22>
 8000f82:	6025      	str	r5, [r4, #0]
 8000f84:	e7dc      	b.n	8000f40 <_malloc_r+0xb0>
 8000f86:	605b      	str	r3, [r3, #4]
 8000f88:	deff      	udf	#255	; 0xff
 8000f8a:	bf00      	nop
 8000f8c:	200001c0 	.word	0x200001c0

08000f90 <__malloc_lock>:
 8000f90:	4801      	ldr	r0, [pc, #4]	; (8000f98 <__malloc_lock+0x8>)
 8000f92:	f7ff bf13 	b.w	8000dbc <__retarget_lock_acquire_recursive>
 8000f96:	bf00      	nop
 8000f98:	200001bc 	.word	0x200001bc

08000f9c <__malloc_unlock>:
 8000f9c:	4801      	ldr	r0, [pc, #4]	; (8000fa4 <__malloc_unlock+0x8>)
 8000f9e:	f7ff bf0e 	b.w	8000dbe <__retarget_lock_release_recursive>
 8000fa2:	bf00      	nop
 8000fa4:	200001bc 	.word	0x200001bc

08000fa8 <__ssputs_r>:
 8000fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fac:	461f      	mov	r7, r3
 8000fae:	688e      	ldr	r6, [r1, #8]
 8000fb0:	4682      	mov	sl, r0
 8000fb2:	42be      	cmp	r6, r7
 8000fb4:	460c      	mov	r4, r1
 8000fb6:	4690      	mov	r8, r2
 8000fb8:	680b      	ldr	r3, [r1, #0]
 8000fba:	d82c      	bhi.n	8001016 <__ssputs_r+0x6e>
 8000fbc:	898a      	ldrh	r2, [r1, #12]
 8000fbe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8000fc2:	d026      	beq.n	8001012 <__ssputs_r+0x6a>
 8000fc4:	6965      	ldr	r5, [r4, #20]
 8000fc6:	6909      	ldr	r1, [r1, #16]
 8000fc8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000fcc:	eba3 0901 	sub.w	r9, r3, r1
 8000fd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000fd4:	1c7b      	adds	r3, r7, #1
 8000fd6:	444b      	add	r3, r9
 8000fd8:	106d      	asrs	r5, r5, #1
 8000fda:	429d      	cmp	r5, r3
 8000fdc:	bf38      	it	cc
 8000fde:	461d      	movcc	r5, r3
 8000fe0:	0553      	lsls	r3, r2, #21
 8000fe2:	d527      	bpl.n	8001034 <__ssputs_r+0x8c>
 8000fe4:	4629      	mov	r1, r5
 8000fe6:	f7ff ff53 	bl	8000e90 <_malloc_r>
 8000fea:	4606      	mov	r6, r0
 8000fec:	b360      	cbz	r0, 8001048 <__ssputs_r+0xa0>
 8000fee:	464a      	mov	r2, r9
 8000ff0:	6921      	ldr	r1, [r4, #16]
 8000ff2:	f000 fafd 	bl	80015f0 <memcpy>
 8000ff6:	89a3      	ldrh	r3, [r4, #12]
 8000ff8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8000ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001000:	81a3      	strh	r3, [r4, #12]
 8001002:	6126      	str	r6, [r4, #16]
 8001004:	444e      	add	r6, r9
 8001006:	6026      	str	r6, [r4, #0]
 8001008:	463e      	mov	r6, r7
 800100a:	6165      	str	r5, [r4, #20]
 800100c:	eba5 0509 	sub.w	r5, r5, r9
 8001010:	60a5      	str	r5, [r4, #8]
 8001012:	42be      	cmp	r6, r7
 8001014:	d900      	bls.n	8001018 <__ssputs_r+0x70>
 8001016:	463e      	mov	r6, r7
 8001018:	4632      	mov	r2, r6
 800101a:	4641      	mov	r1, r8
 800101c:	6820      	ldr	r0, [r4, #0]
 800101e:	f000 faaf 	bl	8001580 <memmove>
 8001022:	2000      	movs	r0, #0
 8001024:	68a3      	ldr	r3, [r4, #8]
 8001026:	1b9b      	subs	r3, r3, r6
 8001028:	60a3      	str	r3, [r4, #8]
 800102a:	6823      	ldr	r3, [r4, #0]
 800102c:	4433      	add	r3, r6
 800102e:	6023      	str	r3, [r4, #0]
 8001030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001034:	462a      	mov	r2, r5
 8001036:	f000 fae9 	bl	800160c <_realloc_r>
 800103a:	4606      	mov	r6, r0
 800103c:	2800      	cmp	r0, #0
 800103e:	d1e0      	bne.n	8001002 <__ssputs_r+0x5a>
 8001040:	4650      	mov	r0, sl
 8001042:	6921      	ldr	r1, [r4, #16]
 8001044:	f7ff febc 	bl	8000dc0 <_free_r>
 8001048:	230c      	movs	r3, #12
 800104a:	f8ca 3000 	str.w	r3, [sl]
 800104e:	89a3      	ldrh	r3, [r4, #12]
 8001050:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001058:	81a3      	strh	r3, [r4, #12]
 800105a:	e7e9      	b.n	8001030 <__ssputs_r+0x88>

0800105c <_svfiprintf_r>:
 800105c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001060:	4698      	mov	r8, r3
 8001062:	898b      	ldrh	r3, [r1, #12]
 8001064:	4607      	mov	r7, r0
 8001066:	061b      	lsls	r3, r3, #24
 8001068:	460d      	mov	r5, r1
 800106a:	4614      	mov	r4, r2
 800106c:	b09d      	sub	sp, #116	; 0x74
 800106e:	d50e      	bpl.n	800108e <_svfiprintf_r+0x32>
 8001070:	690b      	ldr	r3, [r1, #16]
 8001072:	b963      	cbnz	r3, 800108e <_svfiprintf_r+0x32>
 8001074:	2140      	movs	r1, #64	; 0x40
 8001076:	f7ff ff0b 	bl	8000e90 <_malloc_r>
 800107a:	6028      	str	r0, [r5, #0]
 800107c:	6128      	str	r0, [r5, #16]
 800107e:	b920      	cbnz	r0, 800108a <_svfiprintf_r+0x2e>
 8001080:	230c      	movs	r3, #12
 8001082:	603b      	str	r3, [r7, #0]
 8001084:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001088:	e0d0      	b.n	800122c <_svfiprintf_r+0x1d0>
 800108a:	2340      	movs	r3, #64	; 0x40
 800108c:	616b      	str	r3, [r5, #20]
 800108e:	2300      	movs	r3, #0
 8001090:	9309      	str	r3, [sp, #36]	; 0x24
 8001092:	2320      	movs	r3, #32
 8001094:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001098:	2330      	movs	r3, #48	; 0x30
 800109a:	f04f 0901 	mov.w	r9, #1
 800109e:	f8cd 800c 	str.w	r8, [sp, #12]
 80010a2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8001244 <_svfiprintf_r+0x1e8>
 80010a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80010aa:	4623      	mov	r3, r4
 80010ac:	469a      	mov	sl, r3
 80010ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80010b2:	b10a      	cbz	r2, 80010b8 <_svfiprintf_r+0x5c>
 80010b4:	2a25      	cmp	r2, #37	; 0x25
 80010b6:	d1f9      	bne.n	80010ac <_svfiprintf_r+0x50>
 80010b8:	ebba 0b04 	subs.w	fp, sl, r4
 80010bc:	d00b      	beq.n	80010d6 <_svfiprintf_r+0x7a>
 80010be:	465b      	mov	r3, fp
 80010c0:	4622      	mov	r2, r4
 80010c2:	4629      	mov	r1, r5
 80010c4:	4638      	mov	r0, r7
 80010c6:	f7ff ff6f 	bl	8000fa8 <__ssputs_r>
 80010ca:	3001      	adds	r0, #1
 80010cc:	f000 80a9 	beq.w	8001222 <_svfiprintf_r+0x1c6>
 80010d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80010d2:	445a      	add	r2, fp
 80010d4:	9209      	str	r2, [sp, #36]	; 0x24
 80010d6:	f89a 3000 	ldrb.w	r3, [sl]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	f000 80a1 	beq.w	8001222 <_svfiprintf_r+0x1c6>
 80010e0:	2300      	movs	r3, #0
 80010e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80010ea:	f10a 0a01 	add.w	sl, sl, #1
 80010ee:	9304      	str	r3, [sp, #16]
 80010f0:	9307      	str	r3, [sp, #28]
 80010f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80010f6:	931a      	str	r3, [sp, #104]	; 0x68
 80010f8:	4654      	mov	r4, sl
 80010fa:	2205      	movs	r2, #5
 80010fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001100:	4850      	ldr	r0, [pc, #320]	; (8001244 <_svfiprintf_r+0x1e8>)
 8001102:	f000 fa67 	bl	80015d4 <memchr>
 8001106:	9a04      	ldr	r2, [sp, #16]
 8001108:	b9d8      	cbnz	r0, 8001142 <_svfiprintf_r+0xe6>
 800110a:	06d0      	lsls	r0, r2, #27
 800110c:	bf44      	itt	mi
 800110e:	2320      	movmi	r3, #32
 8001110:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001114:	0711      	lsls	r1, r2, #28
 8001116:	bf44      	itt	mi
 8001118:	232b      	movmi	r3, #43	; 0x2b
 800111a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800111e:	f89a 3000 	ldrb.w	r3, [sl]
 8001122:	2b2a      	cmp	r3, #42	; 0x2a
 8001124:	d015      	beq.n	8001152 <_svfiprintf_r+0xf6>
 8001126:	4654      	mov	r4, sl
 8001128:	2000      	movs	r0, #0
 800112a:	f04f 0c0a 	mov.w	ip, #10
 800112e:	9a07      	ldr	r2, [sp, #28]
 8001130:	4621      	mov	r1, r4
 8001132:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001136:	3b30      	subs	r3, #48	; 0x30
 8001138:	2b09      	cmp	r3, #9
 800113a:	d94d      	bls.n	80011d8 <_svfiprintf_r+0x17c>
 800113c:	b1b0      	cbz	r0, 800116c <_svfiprintf_r+0x110>
 800113e:	9207      	str	r2, [sp, #28]
 8001140:	e014      	b.n	800116c <_svfiprintf_r+0x110>
 8001142:	eba0 0308 	sub.w	r3, r0, r8
 8001146:	fa09 f303 	lsl.w	r3, r9, r3
 800114a:	4313      	orrs	r3, r2
 800114c:	46a2      	mov	sl, r4
 800114e:	9304      	str	r3, [sp, #16]
 8001150:	e7d2      	b.n	80010f8 <_svfiprintf_r+0x9c>
 8001152:	9b03      	ldr	r3, [sp, #12]
 8001154:	1d19      	adds	r1, r3, #4
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	9103      	str	r1, [sp, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	bfbb      	ittet	lt
 800115e:	425b      	neglt	r3, r3
 8001160:	f042 0202 	orrlt.w	r2, r2, #2
 8001164:	9307      	strge	r3, [sp, #28]
 8001166:	9307      	strlt	r3, [sp, #28]
 8001168:	bfb8      	it	lt
 800116a:	9204      	strlt	r2, [sp, #16]
 800116c:	7823      	ldrb	r3, [r4, #0]
 800116e:	2b2e      	cmp	r3, #46	; 0x2e
 8001170:	d10c      	bne.n	800118c <_svfiprintf_r+0x130>
 8001172:	7863      	ldrb	r3, [r4, #1]
 8001174:	2b2a      	cmp	r3, #42	; 0x2a
 8001176:	d134      	bne.n	80011e2 <_svfiprintf_r+0x186>
 8001178:	9b03      	ldr	r3, [sp, #12]
 800117a:	3402      	adds	r4, #2
 800117c:	1d1a      	adds	r2, r3, #4
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	9203      	str	r2, [sp, #12]
 8001182:	2b00      	cmp	r3, #0
 8001184:	bfb8      	it	lt
 8001186:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800118a:	9305      	str	r3, [sp, #20]
 800118c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8001248 <_svfiprintf_r+0x1ec>
 8001190:	2203      	movs	r2, #3
 8001192:	4650      	mov	r0, sl
 8001194:	7821      	ldrb	r1, [r4, #0]
 8001196:	f000 fa1d 	bl	80015d4 <memchr>
 800119a:	b138      	cbz	r0, 80011ac <_svfiprintf_r+0x150>
 800119c:	2240      	movs	r2, #64	; 0x40
 800119e:	9b04      	ldr	r3, [sp, #16]
 80011a0:	eba0 000a 	sub.w	r0, r0, sl
 80011a4:	4082      	lsls	r2, r0
 80011a6:	4313      	orrs	r3, r2
 80011a8:	3401      	adds	r4, #1
 80011aa:	9304      	str	r3, [sp, #16]
 80011ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80011b0:	2206      	movs	r2, #6
 80011b2:	4826      	ldr	r0, [pc, #152]	; (800124c <_svfiprintf_r+0x1f0>)
 80011b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80011b8:	f000 fa0c 	bl	80015d4 <memchr>
 80011bc:	2800      	cmp	r0, #0
 80011be:	d038      	beq.n	8001232 <_svfiprintf_r+0x1d6>
 80011c0:	4b23      	ldr	r3, [pc, #140]	; (8001250 <_svfiprintf_r+0x1f4>)
 80011c2:	bb1b      	cbnz	r3, 800120c <_svfiprintf_r+0x1b0>
 80011c4:	9b03      	ldr	r3, [sp, #12]
 80011c6:	3307      	adds	r3, #7
 80011c8:	f023 0307 	bic.w	r3, r3, #7
 80011cc:	3308      	adds	r3, #8
 80011ce:	9303      	str	r3, [sp, #12]
 80011d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80011d2:	4433      	add	r3, r6
 80011d4:	9309      	str	r3, [sp, #36]	; 0x24
 80011d6:	e768      	b.n	80010aa <_svfiprintf_r+0x4e>
 80011d8:	460c      	mov	r4, r1
 80011da:	2001      	movs	r0, #1
 80011dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80011e0:	e7a6      	b.n	8001130 <_svfiprintf_r+0xd4>
 80011e2:	2300      	movs	r3, #0
 80011e4:	f04f 0c0a 	mov.w	ip, #10
 80011e8:	4619      	mov	r1, r3
 80011ea:	3401      	adds	r4, #1
 80011ec:	9305      	str	r3, [sp, #20]
 80011ee:	4620      	mov	r0, r4
 80011f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80011f4:	3a30      	subs	r2, #48	; 0x30
 80011f6:	2a09      	cmp	r2, #9
 80011f8:	d903      	bls.n	8001202 <_svfiprintf_r+0x1a6>
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d0c6      	beq.n	800118c <_svfiprintf_r+0x130>
 80011fe:	9105      	str	r1, [sp, #20]
 8001200:	e7c4      	b.n	800118c <_svfiprintf_r+0x130>
 8001202:	4604      	mov	r4, r0
 8001204:	2301      	movs	r3, #1
 8001206:	fb0c 2101 	mla	r1, ip, r1, r2
 800120a:	e7f0      	b.n	80011ee <_svfiprintf_r+0x192>
 800120c:	ab03      	add	r3, sp, #12
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	462a      	mov	r2, r5
 8001212:	4638      	mov	r0, r7
 8001214:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <_svfiprintf_r+0x1f8>)
 8001216:	a904      	add	r1, sp, #16
 8001218:	f3af 8000 	nop.w
 800121c:	1c42      	adds	r2, r0, #1
 800121e:	4606      	mov	r6, r0
 8001220:	d1d6      	bne.n	80011d0 <_svfiprintf_r+0x174>
 8001222:	89ab      	ldrh	r3, [r5, #12]
 8001224:	065b      	lsls	r3, r3, #25
 8001226:	f53f af2d 	bmi.w	8001084 <_svfiprintf_r+0x28>
 800122a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800122c:	b01d      	add	sp, #116	; 0x74
 800122e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001232:	ab03      	add	r3, sp, #12
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	462a      	mov	r2, r5
 8001238:	4638      	mov	r0, r7
 800123a:	4b06      	ldr	r3, [pc, #24]	; (8001254 <_svfiprintf_r+0x1f8>)
 800123c:	a904      	add	r1, sp, #16
 800123e:	f000 f87d 	bl	800133c <_printf_i>
 8001242:	e7eb      	b.n	800121c <_svfiprintf_r+0x1c0>
 8001244:	080016ec 	.word	0x080016ec
 8001248:	080016f2 	.word	0x080016f2
 800124c:	080016f6 	.word	0x080016f6
 8001250:	00000000 	.word	0x00000000
 8001254:	08000fa9 	.word	0x08000fa9

08001258 <_printf_common>:
 8001258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800125c:	4616      	mov	r6, r2
 800125e:	4699      	mov	r9, r3
 8001260:	688a      	ldr	r2, [r1, #8]
 8001262:	690b      	ldr	r3, [r1, #16]
 8001264:	4607      	mov	r7, r0
 8001266:	4293      	cmp	r3, r2
 8001268:	bfb8      	it	lt
 800126a:	4613      	movlt	r3, r2
 800126c:	6033      	str	r3, [r6, #0]
 800126e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001272:	460c      	mov	r4, r1
 8001274:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001278:	b10a      	cbz	r2, 800127e <_printf_common+0x26>
 800127a:	3301      	adds	r3, #1
 800127c:	6033      	str	r3, [r6, #0]
 800127e:	6823      	ldr	r3, [r4, #0]
 8001280:	0699      	lsls	r1, r3, #26
 8001282:	bf42      	ittt	mi
 8001284:	6833      	ldrmi	r3, [r6, #0]
 8001286:	3302      	addmi	r3, #2
 8001288:	6033      	strmi	r3, [r6, #0]
 800128a:	6825      	ldr	r5, [r4, #0]
 800128c:	f015 0506 	ands.w	r5, r5, #6
 8001290:	d106      	bne.n	80012a0 <_printf_common+0x48>
 8001292:	f104 0a19 	add.w	sl, r4, #25
 8001296:	68e3      	ldr	r3, [r4, #12]
 8001298:	6832      	ldr	r2, [r6, #0]
 800129a:	1a9b      	subs	r3, r3, r2
 800129c:	42ab      	cmp	r3, r5
 800129e:	dc2b      	bgt.n	80012f8 <_printf_common+0xa0>
 80012a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80012a4:	1e13      	subs	r3, r2, #0
 80012a6:	6822      	ldr	r2, [r4, #0]
 80012a8:	bf18      	it	ne
 80012aa:	2301      	movne	r3, #1
 80012ac:	0692      	lsls	r2, r2, #26
 80012ae:	d430      	bmi.n	8001312 <_printf_common+0xba>
 80012b0:	4649      	mov	r1, r9
 80012b2:	4638      	mov	r0, r7
 80012b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80012b8:	47c0      	blx	r8
 80012ba:	3001      	adds	r0, #1
 80012bc:	d023      	beq.n	8001306 <_printf_common+0xae>
 80012be:	6823      	ldr	r3, [r4, #0]
 80012c0:	6922      	ldr	r2, [r4, #16]
 80012c2:	f003 0306 	and.w	r3, r3, #6
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	bf14      	ite	ne
 80012ca:	2500      	movne	r5, #0
 80012cc:	6833      	ldreq	r3, [r6, #0]
 80012ce:	f04f 0600 	mov.w	r6, #0
 80012d2:	bf08      	it	eq
 80012d4:	68e5      	ldreq	r5, [r4, #12]
 80012d6:	f104 041a 	add.w	r4, r4, #26
 80012da:	bf08      	it	eq
 80012dc:	1aed      	subeq	r5, r5, r3
 80012de:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80012e2:	bf08      	it	eq
 80012e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80012e8:	4293      	cmp	r3, r2
 80012ea:	bfc4      	itt	gt
 80012ec:	1a9b      	subgt	r3, r3, r2
 80012ee:	18ed      	addgt	r5, r5, r3
 80012f0:	42b5      	cmp	r5, r6
 80012f2:	d11a      	bne.n	800132a <_printf_common+0xd2>
 80012f4:	2000      	movs	r0, #0
 80012f6:	e008      	b.n	800130a <_printf_common+0xb2>
 80012f8:	2301      	movs	r3, #1
 80012fa:	4652      	mov	r2, sl
 80012fc:	4649      	mov	r1, r9
 80012fe:	4638      	mov	r0, r7
 8001300:	47c0      	blx	r8
 8001302:	3001      	adds	r0, #1
 8001304:	d103      	bne.n	800130e <_printf_common+0xb6>
 8001306:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800130a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800130e:	3501      	adds	r5, #1
 8001310:	e7c1      	b.n	8001296 <_printf_common+0x3e>
 8001312:	2030      	movs	r0, #48	; 0x30
 8001314:	18e1      	adds	r1, r4, r3
 8001316:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800131a:	1c5a      	adds	r2, r3, #1
 800131c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001320:	4422      	add	r2, r4
 8001322:	3302      	adds	r3, #2
 8001324:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001328:	e7c2      	b.n	80012b0 <_printf_common+0x58>
 800132a:	2301      	movs	r3, #1
 800132c:	4622      	mov	r2, r4
 800132e:	4649      	mov	r1, r9
 8001330:	4638      	mov	r0, r7
 8001332:	47c0      	blx	r8
 8001334:	3001      	adds	r0, #1
 8001336:	d0e6      	beq.n	8001306 <_printf_common+0xae>
 8001338:	3601      	adds	r6, #1
 800133a:	e7d9      	b.n	80012f0 <_printf_common+0x98>

0800133c <_printf_i>:
 800133c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001340:	7e0f      	ldrb	r7, [r1, #24]
 8001342:	4691      	mov	r9, r2
 8001344:	2f78      	cmp	r7, #120	; 0x78
 8001346:	4680      	mov	r8, r0
 8001348:	460c      	mov	r4, r1
 800134a:	469a      	mov	sl, r3
 800134c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800134e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001352:	d807      	bhi.n	8001364 <_printf_i+0x28>
 8001354:	2f62      	cmp	r7, #98	; 0x62
 8001356:	d80a      	bhi.n	800136e <_printf_i+0x32>
 8001358:	2f00      	cmp	r7, #0
 800135a:	f000 80d5 	beq.w	8001508 <_printf_i+0x1cc>
 800135e:	2f58      	cmp	r7, #88	; 0x58
 8001360:	f000 80c1 	beq.w	80014e6 <_printf_i+0x1aa>
 8001364:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001368:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800136c:	e03a      	b.n	80013e4 <_printf_i+0xa8>
 800136e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001372:	2b15      	cmp	r3, #21
 8001374:	d8f6      	bhi.n	8001364 <_printf_i+0x28>
 8001376:	a101      	add	r1, pc, #4	; (adr r1, 800137c <_printf_i+0x40>)
 8001378:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800137c:	080013d5 	.word	0x080013d5
 8001380:	080013e9 	.word	0x080013e9
 8001384:	08001365 	.word	0x08001365
 8001388:	08001365 	.word	0x08001365
 800138c:	08001365 	.word	0x08001365
 8001390:	08001365 	.word	0x08001365
 8001394:	080013e9 	.word	0x080013e9
 8001398:	08001365 	.word	0x08001365
 800139c:	08001365 	.word	0x08001365
 80013a0:	08001365 	.word	0x08001365
 80013a4:	08001365 	.word	0x08001365
 80013a8:	080014ef 	.word	0x080014ef
 80013ac:	08001415 	.word	0x08001415
 80013b0:	080014a9 	.word	0x080014a9
 80013b4:	08001365 	.word	0x08001365
 80013b8:	08001365 	.word	0x08001365
 80013bc:	08001511 	.word	0x08001511
 80013c0:	08001365 	.word	0x08001365
 80013c4:	08001415 	.word	0x08001415
 80013c8:	08001365 	.word	0x08001365
 80013cc:	08001365 	.word	0x08001365
 80013d0:	080014b1 	.word	0x080014b1
 80013d4:	682b      	ldr	r3, [r5, #0]
 80013d6:	1d1a      	adds	r2, r3, #4
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	602a      	str	r2, [r5, #0]
 80013dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80013e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80013e4:	2301      	movs	r3, #1
 80013e6:	e0a0      	b.n	800152a <_printf_i+0x1ee>
 80013e8:	6820      	ldr	r0, [r4, #0]
 80013ea:	682b      	ldr	r3, [r5, #0]
 80013ec:	0607      	lsls	r7, r0, #24
 80013ee:	f103 0104 	add.w	r1, r3, #4
 80013f2:	6029      	str	r1, [r5, #0]
 80013f4:	d501      	bpl.n	80013fa <_printf_i+0xbe>
 80013f6:	681e      	ldr	r6, [r3, #0]
 80013f8:	e003      	b.n	8001402 <_printf_i+0xc6>
 80013fa:	0646      	lsls	r6, r0, #25
 80013fc:	d5fb      	bpl.n	80013f6 <_printf_i+0xba>
 80013fe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8001402:	2e00      	cmp	r6, #0
 8001404:	da03      	bge.n	800140e <_printf_i+0xd2>
 8001406:	232d      	movs	r3, #45	; 0x2d
 8001408:	4276      	negs	r6, r6
 800140a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800140e:	230a      	movs	r3, #10
 8001410:	4859      	ldr	r0, [pc, #356]	; (8001578 <_printf_i+0x23c>)
 8001412:	e012      	b.n	800143a <_printf_i+0xfe>
 8001414:	682b      	ldr	r3, [r5, #0]
 8001416:	6820      	ldr	r0, [r4, #0]
 8001418:	1d19      	adds	r1, r3, #4
 800141a:	6029      	str	r1, [r5, #0]
 800141c:	0605      	lsls	r5, r0, #24
 800141e:	d501      	bpl.n	8001424 <_printf_i+0xe8>
 8001420:	681e      	ldr	r6, [r3, #0]
 8001422:	e002      	b.n	800142a <_printf_i+0xee>
 8001424:	0641      	lsls	r1, r0, #25
 8001426:	d5fb      	bpl.n	8001420 <_printf_i+0xe4>
 8001428:	881e      	ldrh	r6, [r3, #0]
 800142a:	2f6f      	cmp	r7, #111	; 0x6f
 800142c:	bf0c      	ite	eq
 800142e:	2308      	moveq	r3, #8
 8001430:	230a      	movne	r3, #10
 8001432:	4851      	ldr	r0, [pc, #324]	; (8001578 <_printf_i+0x23c>)
 8001434:	2100      	movs	r1, #0
 8001436:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800143a:	6865      	ldr	r5, [r4, #4]
 800143c:	2d00      	cmp	r5, #0
 800143e:	bfa8      	it	ge
 8001440:	6821      	ldrge	r1, [r4, #0]
 8001442:	60a5      	str	r5, [r4, #8]
 8001444:	bfa4      	itt	ge
 8001446:	f021 0104 	bicge.w	r1, r1, #4
 800144a:	6021      	strge	r1, [r4, #0]
 800144c:	b90e      	cbnz	r6, 8001452 <_printf_i+0x116>
 800144e:	2d00      	cmp	r5, #0
 8001450:	d04b      	beq.n	80014ea <_printf_i+0x1ae>
 8001452:	4615      	mov	r5, r2
 8001454:	fbb6 f1f3 	udiv	r1, r6, r3
 8001458:	fb03 6711 	mls	r7, r3, r1, r6
 800145c:	5dc7      	ldrb	r7, [r0, r7]
 800145e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001462:	4637      	mov	r7, r6
 8001464:	42bb      	cmp	r3, r7
 8001466:	460e      	mov	r6, r1
 8001468:	d9f4      	bls.n	8001454 <_printf_i+0x118>
 800146a:	2b08      	cmp	r3, #8
 800146c:	d10b      	bne.n	8001486 <_printf_i+0x14a>
 800146e:	6823      	ldr	r3, [r4, #0]
 8001470:	07de      	lsls	r6, r3, #31
 8001472:	d508      	bpl.n	8001486 <_printf_i+0x14a>
 8001474:	6923      	ldr	r3, [r4, #16]
 8001476:	6861      	ldr	r1, [r4, #4]
 8001478:	4299      	cmp	r1, r3
 800147a:	bfde      	ittt	le
 800147c:	2330      	movle	r3, #48	; 0x30
 800147e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001482:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8001486:	1b52      	subs	r2, r2, r5
 8001488:	6122      	str	r2, [r4, #16]
 800148a:	464b      	mov	r3, r9
 800148c:	4621      	mov	r1, r4
 800148e:	4640      	mov	r0, r8
 8001490:	f8cd a000 	str.w	sl, [sp]
 8001494:	aa03      	add	r2, sp, #12
 8001496:	f7ff fedf 	bl	8001258 <_printf_common>
 800149a:	3001      	adds	r0, #1
 800149c:	d14a      	bne.n	8001534 <_printf_i+0x1f8>
 800149e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014a2:	b004      	add	sp, #16
 80014a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014a8:	6823      	ldr	r3, [r4, #0]
 80014aa:	f043 0320 	orr.w	r3, r3, #32
 80014ae:	6023      	str	r3, [r4, #0]
 80014b0:	2778      	movs	r7, #120	; 0x78
 80014b2:	4832      	ldr	r0, [pc, #200]	; (800157c <_printf_i+0x240>)
 80014b4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80014b8:	6823      	ldr	r3, [r4, #0]
 80014ba:	6829      	ldr	r1, [r5, #0]
 80014bc:	061f      	lsls	r7, r3, #24
 80014be:	f851 6b04 	ldr.w	r6, [r1], #4
 80014c2:	d402      	bmi.n	80014ca <_printf_i+0x18e>
 80014c4:	065f      	lsls	r7, r3, #25
 80014c6:	bf48      	it	mi
 80014c8:	b2b6      	uxthmi	r6, r6
 80014ca:	07df      	lsls	r7, r3, #31
 80014cc:	bf48      	it	mi
 80014ce:	f043 0320 	orrmi.w	r3, r3, #32
 80014d2:	6029      	str	r1, [r5, #0]
 80014d4:	bf48      	it	mi
 80014d6:	6023      	strmi	r3, [r4, #0]
 80014d8:	b91e      	cbnz	r6, 80014e2 <_printf_i+0x1a6>
 80014da:	6823      	ldr	r3, [r4, #0]
 80014dc:	f023 0320 	bic.w	r3, r3, #32
 80014e0:	6023      	str	r3, [r4, #0]
 80014e2:	2310      	movs	r3, #16
 80014e4:	e7a6      	b.n	8001434 <_printf_i+0xf8>
 80014e6:	4824      	ldr	r0, [pc, #144]	; (8001578 <_printf_i+0x23c>)
 80014e8:	e7e4      	b.n	80014b4 <_printf_i+0x178>
 80014ea:	4615      	mov	r5, r2
 80014ec:	e7bd      	b.n	800146a <_printf_i+0x12e>
 80014ee:	682b      	ldr	r3, [r5, #0]
 80014f0:	6826      	ldr	r6, [r4, #0]
 80014f2:	1d18      	adds	r0, r3, #4
 80014f4:	6961      	ldr	r1, [r4, #20]
 80014f6:	6028      	str	r0, [r5, #0]
 80014f8:	0635      	lsls	r5, r6, #24
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	d501      	bpl.n	8001502 <_printf_i+0x1c6>
 80014fe:	6019      	str	r1, [r3, #0]
 8001500:	e002      	b.n	8001508 <_printf_i+0x1cc>
 8001502:	0670      	lsls	r0, r6, #25
 8001504:	d5fb      	bpl.n	80014fe <_printf_i+0x1c2>
 8001506:	8019      	strh	r1, [r3, #0]
 8001508:	2300      	movs	r3, #0
 800150a:	4615      	mov	r5, r2
 800150c:	6123      	str	r3, [r4, #16]
 800150e:	e7bc      	b.n	800148a <_printf_i+0x14e>
 8001510:	682b      	ldr	r3, [r5, #0]
 8001512:	2100      	movs	r1, #0
 8001514:	1d1a      	adds	r2, r3, #4
 8001516:	602a      	str	r2, [r5, #0]
 8001518:	681d      	ldr	r5, [r3, #0]
 800151a:	6862      	ldr	r2, [r4, #4]
 800151c:	4628      	mov	r0, r5
 800151e:	f000 f859 	bl	80015d4 <memchr>
 8001522:	b108      	cbz	r0, 8001528 <_printf_i+0x1ec>
 8001524:	1b40      	subs	r0, r0, r5
 8001526:	6060      	str	r0, [r4, #4]
 8001528:	6863      	ldr	r3, [r4, #4]
 800152a:	6123      	str	r3, [r4, #16]
 800152c:	2300      	movs	r3, #0
 800152e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001532:	e7aa      	b.n	800148a <_printf_i+0x14e>
 8001534:	462a      	mov	r2, r5
 8001536:	4649      	mov	r1, r9
 8001538:	4640      	mov	r0, r8
 800153a:	6923      	ldr	r3, [r4, #16]
 800153c:	47d0      	blx	sl
 800153e:	3001      	adds	r0, #1
 8001540:	d0ad      	beq.n	800149e <_printf_i+0x162>
 8001542:	6823      	ldr	r3, [r4, #0]
 8001544:	079b      	lsls	r3, r3, #30
 8001546:	d413      	bmi.n	8001570 <_printf_i+0x234>
 8001548:	68e0      	ldr	r0, [r4, #12]
 800154a:	9b03      	ldr	r3, [sp, #12]
 800154c:	4298      	cmp	r0, r3
 800154e:	bfb8      	it	lt
 8001550:	4618      	movlt	r0, r3
 8001552:	e7a6      	b.n	80014a2 <_printf_i+0x166>
 8001554:	2301      	movs	r3, #1
 8001556:	4632      	mov	r2, r6
 8001558:	4649      	mov	r1, r9
 800155a:	4640      	mov	r0, r8
 800155c:	47d0      	blx	sl
 800155e:	3001      	adds	r0, #1
 8001560:	d09d      	beq.n	800149e <_printf_i+0x162>
 8001562:	3501      	adds	r5, #1
 8001564:	68e3      	ldr	r3, [r4, #12]
 8001566:	9903      	ldr	r1, [sp, #12]
 8001568:	1a5b      	subs	r3, r3, r1
 800156a:	42ab      	cmp	r3, r5
 800156c:	dcf2      	bgt.n	8001554 <_printf_i+0x218>
 800156e:	e7eb      	b.n	8001548 <_printf_i+0x20c>
 8001570:	2500      	movs	r5, #0
 8001572:	f104 0619 	add.w	r6, r4, #25
 8001576:	e7f5      	b.n	8001564 <_printf_i+0x228>
 8001578:	080016fd 	.word	0x080016fd
 800157c:	0800170e 	.word	0x0800170e

08001580 <memmove>:
 8001580:	4288      	cmp	r0, r1
 8001582:	b510      	push	{r4, lr}
 8001584:	eb01 0402 	add.w	r4, r1, r2
 8001588:	d902      	bls.n	8001590 <memmove+0x10>
 800158a:	4284      	cmp	r4, r0
 800158c:	4623      	mov	r3, r4
 800158e:	d807      	bhi.n	80015a0 <memmove+0x20>
 8001590:	1e43      	subs	r3, r0, #1
 8001592:	42a1      	cmp	r1, r4
 8001594:	d008      	beq.n	80015a8 <memmove+0x28>
 8001596:	f811 2b01 	ldrb.w	r2, [r1], #1
 800159a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800159e:	e7f8      	b.n	8001592 <memmove+0x12>
 80015a0:	4601      	mov	r1, r0
 80015a2:	4402      	add	r2, r0
 80015a4:	428a      	cmp	r2, r1
 80015a6:	d100      	bne.n	80015aa <memmove+0x2a>
 80015a8:	bd10      	pop	{r4, pc}
 80015aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80015ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80015b2:	e7f7      	b.n	80015a4 <memmove+0x24>

080015b4 <_sbrk_r>:
 80015b4:	b538      	push	{r3, r4, r5, lr}
 80015b6:	2300      	movs	r3, #0
 80015b8:	4d05      	ldr	r5, [pc, #20]	; (80015d0 <_sbrk_r+0x1c>)
 80015ba:	4604      	mov	r4, r0
 80015bc:	4608      	mov	r0, r1
 80015be:	602b      	str	r3, [r5, #0]
 80015c0:	f7ff f964 	bl	800088c <_sbrk>
 80015c4:	1c43      	adds	r3, r0, #1
 80015c6:	d102      	bne.n	80015ce <_sbrk_r+0x1a>
 80015c8:	682b      	ldr	r3, [r5, #0]
 80015ca:	b103      	cbz	r3, 80015ce <_sbrk_r+0x1a>
 80015cc:	6023      	str	r3, [r4, #0]
 80015ce:	bd38      	pop	{r3, r4, r5, pc}
 80015d0:	200001b8 	.word	0x200001b8

080015d4 <memchr>:
 80015d4:	4603      	mov	r3, r0
 80015d6:	b510      	push	{r4, lr}
 80015d8:	b2c9      	uxtb	r1, r1
 80015da:	4402      	add	r2, r0
 80015dc:	4293      	cmp	r3, r2
 80015de:	4618      	mov	r0, r3
 80015e0:	d101      	bne.n	80015e6 <memchr+0x12>
 80015e2:	2000      	movs	r0, #0
 80015e4:	e003      	b.n	80015ee <memchr+0x1a>
 80015e6:	7804      	ldrb	r4, [r0, #0]
 80015e8:	3301      	adds	r3, #1
 80015ea:	428c      	cmp	r4, r1
 80015ec:	d1f6      	bne.n	80015dc <memchr+0x8>
 80015ee:	bd10      	pop	{r4, pc}

080015f0 <memcpy>:
 80015f0:	440a      	add	r2, r1
 80015f2:	4291      	cmp	r1, r2
 80015f4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80015f8:	d100      	bne.n	80015fc <memcpy+0xc>
 80015fa:	4770      	bx	lr
 80015fc:	b510      	push	{r4, lr}
 80015fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001602:	4291      	cmp	r1, r2
 8001604:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001608:	d1f9      	bne.n	80015fe <memcpy+0xe>
 800160a:	bd10      	pop	{r4, pc}

0800160c <_realloc_r>:
 800160c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001610:	4680      	mov	r8, r0
 8001612:	4614      	mov	r4, r2
 8001614:	460e      	mov	r6, r1
 8001616:	b921      	cbnz	r1, 8001622 <_realloc_r+0x16>
 8001618:	4611      	mov	r1, r2
 800161a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800161e:	f7ff bc37 	b.w	8000e90 <_malloc_r>
 8001622:	b92a      	cbnz	r2, 8001630 <_realloc_r+0x24>
 8001624:	f7ff fbcc 	bl	8000dc0 <_free_r>
 8001628:	4625      	mov	r5, r4
 800162a:	4628      	mov	r0, r5
 800162c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001630:	f000 f81b 	bl	800166a <_malloc_usable_size_r>
 8001634:	4284      	cmp	r4, r0
 8001636:	4607      	mov	r7, r0
 8001638:	d802      	bhi.n	8001640 <_realloc_r+0x34>
 800163a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800163e:	d812      	bhi.n	8001666 <_realloc_r+0x5a>
 8001640:	4621      	mov	r1, r4
 8001642:	4640      	mov	r0, r8
 8001644:	f7ff fc24 	bl	8000e90 <_malloc_r>
 8001648:	4605      	mov	r5, r0
 800164a:	2800      	cmp	r0, #0
 800164c:	d0ed      	beq.n	800162a <_realloc_r+0x1e>
 800164e:	42bc      	cmp	r4, r7
 8001650:	4622      	mov	r2, r4
 8001652:	4631      	mov	r1, r6
 8001654:	bf28      	it	cs
 8001656:	463a      	movcs	r2, r7
 8001658:	f7ff ffca 	bl	80015f0 <memcpy>
 800165c:	4631      	mov	r1, r6
 800165e:	4640      	mov	r0, r8
 8001660:	f7ff fbae 	bl	8000dc0 <_free_r>
 8001664:	e7e1      	b.n	800162a <_realloc_r+0x1e>
 8001666:	4635      	mov	r5, r6
 8001668:	e7df      	b.n	800162a <_realloc_r+0x1e>

0800166a <_malloc_usable_size_r>:
 800166a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800166e:	1f18      	subs	r0, r3, #4
 8001670:	2b00      	cmp	r3, #0
 8001672:	bfbc      	itt	lt
 8001674:	580b      	ldrlt	r3, [r1, r0]
 8001676:	18c0      	addlt	r0, r0, r3
 8001678:	4770      	bx	lr
	...

0800167c <_init>:
 800167c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800167e:	bf00      	nop
 8001680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001682:	bc08      	pop	{r3}
 8001684:	469e      	mov	lr, r3
 8001686:	4770      	bx	lr

08001688 <_fini>:
 8001688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800168a:	bf00      	nop
 800168c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800168e:	bc08      	pop	{r3}
 8001690:	469e      	mov	lr, r3
 8001692:	4770      	bx	lr
