AArch64 Z6.0+dmb.st+dmb.ld+dmb.ld
"DMB.STdWW Rfe DMB.LDdRW Wse DMB.LDdWR Fre"
Cycle=Rfe DMB.LDdRW Wse DMB.LDdWR Fre DMB.STdWW
Relax=
Safe=Rfe Fre Wse DMB.LDdWR DMB.LDdRW DMB.STdWW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Ws Fr
Orig=DMB.STdWW Rfe DMB.LDdRW Wse DMB.LDdWR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=z;
2:X1=z; 2:X3=x;
}
 P0          | P1          | P2          ;
 MOV W0,#1   | LDR W0,[X1] | MOV W0,#2   ;
 STR W0,[X1] | DMB LD      | STR W0,[X1] ;
 DMB ST      | MOV W2,#1   | DMB LD      ;
 MOV W2,#1   | STR W2,[X3] | LDR W2,[X3] ;
 STR W2,[X3] |             |             ;
exists
(z=2 /\ 1:X0=1 /\ 2:X2=0)
