// Seed: 2512648361
macromodule module_0 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input tri id_6,
    output wor id_7,
    output tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    output wire id_13
);
  assign id_10 = id_3;
  tri1 id_15, id_16;
  assign id_9 = id_1;
  wire id_17 = (id_17);
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_3,
      id_4,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_4,
      id_0
  );
  wire id_8;
endmodule
