{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1527193030356 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1527193030372 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1527193032184 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1527193032184 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1527193032184 ""}
{ "Info" "" "" "2018.05.24.22:17:48 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.05.24.22:17:48 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1527193068028 ""}
{ "Info" "" "" "2018.05.24.22:17:48 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.05.24.22:17:48 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1527193068044 ""}
{ "Info" "soc_system_generation.rpt" "" "2018.05.24.22:18:22 Info: Saving generation log to W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Saving generation log to W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system" 0 0 "Shell" 0 -1 1527193102747 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1527193102747 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: qsys-generate W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.05.24.22:18:22 Info: qsys-generate W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1527193102763 ""}
{ "Info" "soc_system.qsys" "" "2018.05.24.22:18:22 Info: Loading MyLT24_Hardware" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Loading MyLT24_Hardware" 0 0 "Shell" 0 -1 1527193102856 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Reading input file" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Reading input file" 0 0 "Shell" 0 -1 1527193102919 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding ILC \[interrupt_latency_counter 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding ILC \[interrupt_latency_counter 18.0\]" 0 0 "Shell" 0 -1 1527193102950 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module ILC" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1527193102950 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding LT24_ADC_BUSY \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding LT24_ADC_BUSY \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193102950 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module LT24_ADC_BUSY" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module LT24_ADC_BUSY" 0 0 "Shell" 0 -1 1527193102950 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding LT24_ADC_IRQ_N \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding LT24_ADC_IRQ_N \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193102950 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module LT24_ADC_IRQ_N" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module LT24_ADC_IRQ_N" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding LT24_ADC_SPI \[altera_avalon_spi 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding LT24_ADC_SPI \[altera_avalon_spi 18.0\]" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module LT24_ADC_SPI" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module LT24_ADC_SPI" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding LT24_D \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding LT24_D \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module LT24_D" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module LT24_D" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding LT24_RESET_N \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding LT24_RESET_N \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module LT24_RESET_N" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module LT24_RESET_N" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding LT24_RS \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding LT24_RS \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module LT24_RS" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module LT24_RS" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding LT24_WR_N \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding LT24_WR_N \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module LT24_WR_N" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module LT24_WR_N" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding button_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding button_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193102981 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module button_pio" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1527193102997 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1527193102997 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1527193102997 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193102997 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1527193102997 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1527193102997 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1527193102997 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1527193102997 ""}
{ "Info" "" "" "2018.05.24.22:18:22 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2018.05.24.22:18:22 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1527193102997 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Adding hps_0 \[altera_hps 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Adding hps_0 \[altera_hps 18.0\]" 0 0 "Shell" 0 -1 1527193103013 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1527193103013 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1527193103028 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1527193103028 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1527193103028 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1527193103028 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Adding led_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Adding led_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193103044 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Parameterizing module led_pio" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1527193103060 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" 0 0 "Shell" 0 -1 1527193103060 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1527193103060 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1527193103075 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1527193103075 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Building connections" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Building connections" 0 0 "Shell" 0 -1 1527193103075 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Parameterizing connections" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1527193103091 ""}
{ "Info" "" "" "2018.05.24.22:18:23 Info: Validating" {  } {  } 0 0 "2018.05.24.22:18:23 Info: Validating" 0 0 "Shell" 0 -1 1527193103106 ""}
{ "Info" "" "" "2018.05.24.22:18:33 Info: Done reading input file" {  } {  } 0 0 "2018.05.24.22:18:33 Info: Done reading input file" 0 0 "Shell" 0 -1 1527193113841 ""}
{ "Info" "" "" "2018.05.24.22:18:37 Info: soc_system.LT24_ADC_BUSY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:18:37 Info: soc_system.LT24_ADC_BUSY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193117185 ""}
{ "Info" "" "" "2018.05.24.22:18:37 Info: soc_system.LT24_ADC_IRQ_N: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:18:37 Info: soc_system.LT24_ADC_IRQ_N: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193117185 ""}
{ "Info" "" "" "2018.05.24.22:18:37 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:18:37 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193117185 ""}
{ "Info" "" "" "2018.05.24.22:18:37 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:18:37 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193117185 ""}
{ "Info" "" "" "2018.05.24.22:18:37 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.05.24.22:18:37 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1527193117185 ""}
{ "Info" "" "" "2018.05.24.22:18:37 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.05.24.22:18:37 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1527193117185 ""}
{ "Info" "" "" "2018.05.24.22:18:37 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.05.24.22:18:37 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1527193117185 ""}
{ "Info" "" "" "2018.05.24.22:18:37 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.05.24.22:18:37 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1527193117200 ""}
{ "Info" "" "" "2018.05.24.22:18:37 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.05.24.22:18:37 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1527193117200 ""}
{ "Warning" "" "" "2018.05.24.22:18:37 Warning: soc_system.LT24_ADC_SPI: Interrupt sender LT24_ADC_SPI.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2018.05.24.22:18:37 Warning: soc_system.LT24_ADC_SPI: Interrupt sender LT24_ADC_SPI.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1527193117200 ""}
{ "Info" "" "" "2018.05.24.22:18:40 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2018.05.24.22:18:40 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1527193120247 ""}
{ "Info" "" "" "2018.05.24.22:18:45 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2018.05.24.22:18:45 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1527193125387 ""}
{ "Info" "" "" "2018.05.24.22:18:49 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2018.05.24.22:18:49 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1527193129772 ""}
{ "Info" "" "" "2018.05.24.22:18:50 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2018.05.24.22:18:50 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1527193130346 ""}
{ "Info" "" "" "2018.05.24.22:18:50 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.05.24.22:18:50 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1527193130346 ""}
{ "Info" "" "" "2018.05.24.22:18:50 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.05.24.22:18:50 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1527193130362 ""}
{ "Info" "" "" "2018.05.24.22:18:50 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2018.05.24.22:18:50 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1527193130377 ""}
{ "Warning" "" "" "2018.05.24.22:18:50 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2018.05.24.22:18:50 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1527193130826 ""}
{ "Warning" "" "" "2018.05.24.22:18:50 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2018.05.24.22:18:50 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1527193130842 ""}
{ "Warning" "" "" "2018.05.24.22:18:50 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2018.05.24.22:18:50 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1527193130842 ""}
{ "Warning" "" "" "2018.05.24.22:18:50 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2018.05.24.22:18:50 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1527193130842 ""}
{ "Info" "" "" "2018.05.24.22:18:58 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2018.05.24.22:18:58 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1527193138788 ""}
{ "Info" "" "" "2018.05.24.22:18:58 Info: LT24_ADC_BUSY: Starting RTL generation for module 'soc_system_LT24_ADC_BUSY'" {  } {  } 0 0 "2018.05.24.22:18:58 Info: LT24_ADC_BUSY: Starting RTL generation for module 'soc_system_LT24_ADC_BUSY'" 0 0 "Shell" 0 -1 1527193138819 ""}
{ "Info" "  ]" "" "2018.05.24.22:18:58 Info: LT24_ADC_BUSY:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_ADC_BUSY --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0003_LT24_ADC_BUSY_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0003_LT24_ADC_BUSY_gen//soc_system_LT24_ADC_BUSY_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0003_LT24_ADC_BUSY_gen" {  } {  } 0 0 "2018.05.24.22:18:58 Info: LT24_ADC_BUSY:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_ADC_BUSY --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0003_LT24_ADC_BUSY_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0003_LT24_ADC_BUSY_gen//soc_system_LT24_ADC_BUSY_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0003_LT24_ADC_BUSY_gen" 0 0 "Shell" 0 -1 1527193138819 ""}
{ "Info" "" "" "2018.05.24.22:19:00 Info: LT24_ADC_BUSY: Done RTL generation for module 'soc_system_LT24_ADC_BUSY'" {  } {  } 0 0 "2018.05.24.22:19:00 Info: LT24_ADC_BUSY: Done RTL generation for module 'soc_system_LT24_ADC_BUSY'" 0 0 "Shell" 0 -1 1527193140069 ""}
{ "Info" "" "" "2018.05.24.22:19:00 Info: LT24_ADC_BUSY: \"soc_system\" instantiated altera_avalon_pio \"LT24_ADC_BUSY\"" {  } {  } 0 0 "2018.05.24.22:19:00 Info: LT24_ADC_BUSY: \"soc_system\" instantiated altera_avalon_pio \"LT24_ADC_BUSY\"" 0 0 "Shell" 0 -1 1527193140085 ""}
{ "Info" "" "" "2018.05.24.22:19:01 Info: LT24_ADC_SPI: Starting RTL generation for module 'soc_system_LT24_ADC_SPI'" {  } {  } 0 0 "2018.05.24.22:19:01 Info: LT24_ADC_SPI: Starting RTL generation for module 'soc_system_LT24_ADC_SPI'" 0 0 "Shell" 0 -1 1527193141413 ""}
{ "Info" "  ]" "" "2018.05.24.22:19:01 Info: LT24_ADC_SPI:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=soc_system_LT24_ADC_SPI --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0004_LT24_ADC_SPI_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0004_LT24_ADC_SPI_gen//soc_system_LT24_ADC_SPI_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0004_LT24_ADC_SPI_gen" {  } {  } 0 0 "2018.05.24.22:19:01 Info: LT24_ADC_SPI:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=soc_system_LT24_ADC_SPI --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0004_LT24_ADC_SPI_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0004_LT24_ADC_SPI_gen//soc_system_LT24_ADC_SPI_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0004_LT24_ADC_SPI_gen" 0 0 "Shell" 0 -1 1527193141444 ""}
{ "Info" "" "" "2018.05.24.22:19:02 Info: LT24_ADC_SPI: Done RTL generation for module 'soc_system_LT24_ADC_SPI'" {  } {  } 0 0 "2018.05.24.22:19:02 Info: LT24_ADC_SPI: Done RTL generation for module 'soc_system_LT24_ADC_SPI'" 0 0 "Shell" 0 -1 1527193142069 ""}
{ "Info" "" "" "2018.05.24.22:19:02 Info: LT24_ADC_SPI: \"soc_system\" instantiated altera_avalon_spi \"LT24_ADC_SPI\"" {  } {  } 0 0 "2018.05.24.22:19:02 Info: LT24_ADC_SPI: \"soc_system\" instantiated altera_avalon_spi \"LT24_ADC_SPI\"" 0 0 "Shell" 0 -1 1527193142069 ""}
{ "Info" "" "" "2018.05.24.22:19:02 Info: LT24_D: Starting RTL generation for module 'soc_system_LT24_D'" {  } {  } 0 0 "2018.05.24.22:19:02 Info: LT24_D: Starting RTL generation for module 'soc_system_LT24_D'" 0 0 "Shell" 0 -1 1527193142116 ""}
{ "Info" "  ]" "" "2018.05.24.22:19:02 Info: LT24_D:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_D --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0005_LT24_D_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0005_LT24_D_gen//soc_system_LT24_D_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0005_LT24_D_gen" {  } {  } 0 0 "2018.05.24.22:19:02 Info: LT24_D:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_D --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0005_LT24_D_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0005_LT24_D_gen//soc_system_LT24_D_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0005_LT24_D_gen" 0 0 "Shell" 0 -1 1527193142116 ""}
{ "Info" "" "" "2018.05.24.22:19:02 Info: LT24_D: Done RTL generation for module 'soc_system_LT24_D'" {  } {  } 0 0 "2018.05.24.22:19:02 Info: LT24_D: Done RTL generation for module 'soc_system_LT24_D'" 0 0 "Shell" 0 -1 1527193142554 ""}
{ "Info" "" "" "2018.05.24.22:19:02 Info: LT24_D: \"soc_system\" instantiated altera_avalon_pio \"LT24_D\"" {  } {  } 0 0 "2018.05.24.22:19:02 Info: LT24_D: \"soc_system\" instantiated altera_avalon_pio \"LT24_D\"" 0 0 "Shell" 0 -1 1527193142554 ""}
{ "Info" "" "" "2018.05.24.22:19:02 Info: LT24_RESET_N: Starting RTL generation for module 'soc_system_LT24_RESET_N'" {  } {  } 0 0 "2018.05.24.22:19:02 Info: LT24_RESET_N: Starting RTL generation for module 'soc_system_LT24_RESET_N'" 0 0 "Shell" 0 -1 1527193142569 ""}
{ "Info" "  ]" "" "2018.05.24.22:19:02 Info: LT24_RESET_N:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_RESET_N --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0006_LT24_RESET_N_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0006_LT24_RESET_N_gen//soc_system_LT24_RESET_N_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0006_LT24_RESET_N_gen" {  } {  } 0 0 "2018.05.24.22:19:02 Info: LT24_RESET_N:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_RESET_N --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0006_LT24_RESET_N_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0006_LT24_RESET_N_gen//soc_system_LT24_RESET_N_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0006_LT24_RESET_N_gen" 0 0 "Shell" 0 -1 1527193142569 ""}
{ "Info" "" "" "2018.05.24.22:19:02 Info: LT24_RESET_N: Done RTL generation for module 'soc_system_LT24_RESET_N'" {  } {  } 0 0 "2018.05.24.22:19:02 Info: LT24_RESET_N: Done RTL generation for module 'soc_system_LT24_RESET_N'" 0 0 "Shell" 0 -1 1527193142991 ""}
{ "Info" "" "" "2018.05.24.22:19:02 Info: LT24_RESET_N: \"soc_system\" instantiated altera_avalon_pio \"LT24_RESET_N\"" {  } {  } 0 0 "2018.05.24.22:19:02 Info: LT24_RESET_N: \"soc_system\" instantiated altera_avalon_pio \"LT24_RESET_N\"" 0 0 "Shell" 0 -1 1527193142991 ""}
{ "Info" "" "" "2018.05.24.22:19:03 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.05.24.22:19:03 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1527193143023 ""}
{ "Info" "  ]" "" "2018.05.24.22:19:03 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0007_button_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0007_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0007_button_pio_gen" {  } {  } 0 0 "2018.05.24.22:19:03 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0007_button_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0007_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0007_button_pio_gen" 0 0 "Shell" 0 -1 1527193143023 ""}
{ "Info" "" "" "2018.05.24.22:19:03 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.05.24.22:19:03 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1527193143507 ""}
{ "Info" "" "" "2018.05.24.22:19:03 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2018.05.24.22:19:03 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1527193143507 ""}
{ "Info" "" "" "2018.05.24.22:19:03 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.05.24.22:19:03 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1527193143523 ""}
{ "Info" "  ]" "" "2018.05.24.22:19:03 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0008_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0008_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0008_dipsw_pio_gen" {  } {  } 0 0 "2018.05.24.22:19:03 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0008_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0008_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0008_dipsw_pio_gen" 0 0 "Shell" 0 -1 1527193143523 ""}
{ "Info" "" "" "2018.05.24.22:19:04 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.05.24.22:19:04 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1527193144023 ""}
{ "Info" "" "" "2018.05.24.22:19:04 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2018.05.24.22:19:04 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1527193144038 ""}
{ "Info" "" "" "2018.05.24.22:19:04 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2018.05.24.22:19:04 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1527193144301 ""}
{ "Info" "" "" "2018.05.24.22:19:04 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2018.05.24.22:19:04 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1527193144301 ""}
{ "Info" "" "" "2018.05.24.22:19:05 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.05.24.22:19:05 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1527193145051 ""}
{ "Info" "" "" "2018.05.24.22:19:05 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.05.24.22:19:05 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1527193145598 ""}
{ "Info" "" "" "2018.05.24.22:19:07 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2018.05.24.22:19:07 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1527193147683 ""}
{ "Info" "" "" "2018.05.24.22:19:07 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2018.05.24.22:19:07 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1527193147730 ""}
{ "Info" "  ]" "" "2018.05.24.22:19:07 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0009_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0009_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0009_jtag_uart_gen" {  } {  } 0 0 "2018.05.24.22:19:07 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0009_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0009_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0009_jtag_uart_gen" 0 0 "Shell" 0 -1 1527193147730 ""}
{ "Info" "" "" "2018.05.24.22:19:08 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2018.05.24.22:19:08 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1527193148324 ""}
{ "Info" "" "" "2018.05.24.22:19:08 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2018.05.24.22:19:08 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1527193148324 ""}
{ "Info" "" "" "2018.05.24.22:19:08 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.05.24.22:19:08 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1527193148339 ""}
{ "Info" "  ]" "" "2018.05.24.22:19:08 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0010_led_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0010_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0010_led_pio_gen" {  } {  } 0 0 "2018.05.24.22:19:08 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0010_led_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0010_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0010_led_pio_gen" 0 0 "Shell" 0 -1 1527193148339 ""}
{ "Info" "" "" "2018.05.24.22:19:08 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.05.24.22:19:08 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1527193148621 ""}
{ "Info" "" "" "2018.05.24.22:19:08 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2018.05.24.22:19:08 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1527193148621 ""}
{ "Info" "" "" "2018.05.24.22:19:08 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2018.05.24.22:19:08 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1527193148636 ""}
{ "Info" "" "" "2018.05.24.22:19:08 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2018.05.24.22:19:08 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1527193148652 ""}
{ "Info" "" "" "2018.05.24.22:19:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193148998 ""}
{ "Info" "" "" "2018.05.24.22:19:09 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.05.24.22:19:09 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1527193149205 ""}
{ "Info" "" "" "2018.05.24.22:19:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193151157 ""}
{ "Info" "" "" "2018.05.24.22:19:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193151313 ""}
{ "Info" "" "" "2018.05.24.22:19:11 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:11 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193151454 ""}
{ "Info" "" "" "2018.05.24.22:19:11 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:11 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193151595 ""}
{ "Info" "" "" "2018.05.24.22:19:11 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:11 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193151720 ""}
{ "Info" "" "" "2018.05.24.22:19:11 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:11 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193151860 ""}
{ "Info" "" "" "2018.05.24.22:19:11 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:11 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193151985 ""}
{ "Info" "" "" "2018.05.24.22:19:12 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:12 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193152157 ""}
{ "Info" "" "" "2018.05.24.22:19:12 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:12 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193152267 ""}
{ "Info" "" "" "2018.05.24.22:19:12 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:12 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193152376 ""}
{ "Info" "" "" "2018.05.24.22:19:12 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:12 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193152485 ""}
{ "Info" "" "" "2018.05.24.22:19:12 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:12 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193152579 ""}
{ "Info" "" "" "2018.05.24.22:19:12 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:12 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193152688 ""}
{ "Info" "" "" "2018.05.24.22:19:14 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.05.24.22:19:14 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1527193154239 ""}
{ "Info" "" "" "2018.05.24.22:19:14 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.05.24.22:19:14 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1527193154491 ""}
{ "Info" "" "" "2018.05.24.22:19:14 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:19:14 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193154831 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1527193155101 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1527193155132 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1527193155148 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1527193155179 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1527193155257 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1527193155413 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1527193155445 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1527193155460 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1527193155507 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1527193155539 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1527193155570 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1527193155585 ""}
{ "Info" "" "" "2018.05.24.22:19:15 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2018.05.24.22:19:15 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1527193155585 ""}
{ "Info" "" "" "2018.05.24.22:20:53 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.05.24.22:20:53 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1527193253828 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.05.24.22:20:53 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:53 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193253844 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.05.24.22:20:53 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:53 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193253844 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2018.05.24.22:20:53 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:53 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193253860 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1527193254385 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1527193254385 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254400 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1527193254432 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254447 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1527193254494 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254494 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254494 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527193254525 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1527193254557 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1527193254588 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254588 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254588 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254588 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254588 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254604 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254604 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254604 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254619 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254619 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254619 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527193254619 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527193254635 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254651 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527193254651 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527193254666 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254666 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1527193254781 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1527193254781 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254797 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1527193254797 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254797 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527193254813 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1527193254844 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1527193254860 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254875 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254875 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527193254875 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527193254922 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254922 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527193254938 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527193254953 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:54 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193254969 ""}
{ "Info" "" "" "2018.05.24.22:20:54 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2018.05.24.22:20:54 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1527193254985 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255016 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255016 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255031 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527193255063 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1527193255141 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527193255141 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527193255172 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255188 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527193255188 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527193255203 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255235 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1527193255266 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255281 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255281 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527193255297 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1527193255344 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527193255360 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527193255375 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255375 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527193255406 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255406 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1527193255551 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1527193255723 ""}
{ "Info" "verbosity_pkg.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255739 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255739 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255739 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255739 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255739 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255754 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1527193255754 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1527193255801 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.05.24.22:20:55 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1527193255817 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: soc_system: Done \"soc_system\" with 69 modules, 196 files" {  } {  } 0 0 "2018.05.24.22:20:55 Info: soc_system: Done \"soc_system\" with 69 modules, 196 files" 0 0 "Shell" 0 -1 1527193255817 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.05.24.22:20:55 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1527193255957 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1527193255957 ""}
{ "Info" "" "" "2018.05.24.22:20:55 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.05.24.22:20:55 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1527193255957 ""}
{ "Info" " --use-relative-paths=true" "" "2018.05.24.22:20:55 Info: sim-script-gen --spd=W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system\\soc_system.spd --output-directory=W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" {  } {  } 0 0 "2018.05.24.22:20:55 Info: sim-script-gen --spd=W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system\\soc_system.spd --output-directory=W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" 0 0 "Shell" 0 -1 1527193255957 ""}
{ "Info" " --use-relative-paths=true" "" "2018.05.24.22:20:55 Info: Doing: ip-make-simscript --spd=W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system\\soc_system.spd --output-directory=W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" {  } {  } 0 0 "2018.05.24.22:20:55 Info: Doing: ip-make-simscript --spd=W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system\\soc_system.spd --output-directory=W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" 0 0 "Shell" 0 -1 1527193255957 ""}
{ "Info" " directory:" "" "2018.05.24.22:20:59 Info: Generating the following file(s) for MODELSIM simulator in W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" {  } {  } 0 0 "2018.05.24.22:20:59 Info: Generating the following file(s) for MODELSIM simulator in W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" 0 0 "Shell" 0 -1 1527193259832 ""}
{ "Info" "msim_setup.tcl" "" "2018.05.24.22:20:59 Info:     mentor" {  } {  } 0 0 "2018.05.24.22:20:59 Info:     mentor" 0 0 "Shell" 0 -1 1527193259848 ""}
{ "Info" " directory:" "" "2018.05.24.22:20:59 Info: Generating the following file(s) for VCS simulator in W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" {  } {  } 0 0 "2018.05.24.22:20:59 Info: Generating the following file(s) for VCS simulator in W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" 0 0 "Shell" 0 -1 1527193259879 ""}
{ "Info" "vcs_setup.sh" "" "2018.05.24.22:20:59 Info:     synopsys/vcs" {  } {  } 0 0 "2018.05.24.22:20:59 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1527193259879 ""}
{ "Info" " directory:" "" "2018.05.24.22:20:59 Info: Generating the following file(s) for VCSMX simulator in W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" {  } {  } 0 0 "2018.05.24.22:20:59 Info: Generating the following file(s) for VCSMX simulator in W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" 0 0 "Shell" 0 -1 1527193259910 ""}
{ "Info" "synopsys_sim.setup" "" "2018.05.24.22:20:59 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.05.24.22:20:59 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1527193259910 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.05.24.22:20:59 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.05.24.22:20:59 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1527193259957 ""}
{ "Info" " directory:" "" "2018.05.24.22:21:00 Info: Generating the following file(s) for NCSIM simulator in W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Generating the following file(s) for NCSIM simulator in W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" 0 0 "Shell" 0 -1 1527193260020 ""}
{ "Info" "cds.lib" "" "2018.05.24.22:21:00 Info:     cadence" {  } {  } 0 0 "2018.05.24.22:21:00 Info:     cadence" 0 0 "Shell" 0 -1 1527193260020 ""}
{ "Info" "hdl.var" "" "2018.05.24.22:21:00 Info:     cadence" {  } {  } 0 0 "2018.05.24.22:21:00 Info:     cadence" 0 0 "Shell" 0 -1 1527193260160 ""}
{ "Info" "ncsim_setup.sh" "" "2018.05.24.22:21:00 Info:     cadence" {  } {  } 0 0 "2018.05.24.22:21:00 Info:     cadence" 0 0 "Shell" 0 -1 1527193260160 ""}
{ "Info" " directory" "" "2018.05.24.22:21:00 Info:     51 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.05.24.22:21:00 Info:     51 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1527193260160 ""}
{ "Info" " directory:" "" "2018.05.24.22:21:00 Info: Generating the following file(s) for RIVIERA simulator in W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Generating the following file(s) for RIVIERA simulator in W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" 0 0 "Shell" 0 -1 1527193260192 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.05.24.22:21:00 Info:     aldec" {  } {  } 0 0 "2018.05.24.22:21:00 Info:     aldec" 0 0 "Shell" 0 -1 1527193260192 ""}
{ "Info" "." "" "2018.05.24.22:21:00 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" {  } {  } 0 0 "2018.05.24.22:21:00 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/simulation" 0 0 "Shell" 0 -1 1527193260192 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.05.24.22:21:00 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1527193260192 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.05.24.22:21:00 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1527193260192 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1527193260192 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: qsys-generate W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system.qsys --block-symbol-file --output-directory=W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.05.24.22:21:00 Info: qsys-generate W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system.qsys --block-symbol-file --output-directory=W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1527193260192 ""}
{ "Info" "soc_system.qsys" "" "2018.05.24.22:21:00 Info: Loading MyLT24_Hardware" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Loading MyLT24_Hardware" 0 0 "Shell" 0 -1 1527193260207 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Reading input file" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Reading input file" 0 0 "Shell" 0 -1 1527193260285 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding ILC \[interrupt_latency_counter 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding ILC \[interrupt_latency_counter 18.0\]" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module ILC" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding LT24_ADC_BUSY \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding LT24_ADC_BUSY \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module LT24_ADC_BUSY" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module LT24_ADC_BUSY" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding LT24_ADC_IRQ_N \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding LT24_ADC_IRQ_N \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module LT24_ADC_IRQ_N" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module LT24_ADC_IRQ_N" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding LT24_ADC_SPI \[altera_avalon_spi 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding LT24_ADC_SPI \[altera_avalon_spi 18.0\]" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module LT24_ADC_SPI" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module LT24_ADC_SPI" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding LT24_D \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding LT24_D \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module LT24_D" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module LT24_D" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding LT24_RESET_N \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding LT24_RESET_N \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module LT24_RESET_N" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module LT24_RESET_N" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding LT24_RS \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding LT24_RS \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module LT24_RS" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module LT24_RS" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding LT24_WR_N \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding LT24_WR_N \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module LT24_WR_N" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module LT24_WR_N" 0 0 "Shell" 0 -1 1527193260301 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding button_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding button_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module button_pio" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding hps_0 \[altera_hps 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding hps_0 \[altera_hps 18.0\]" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1527193260317 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding led_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding led_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module led_pio" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Building connections" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Building connections" 0 0 "Shell" 0 -1 1527193260332 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Parameterizing connections" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1527193260348 ""}
{ "Info" "" "" "2018.05.24.22:21:00 Info: Validating" {  } {  } 0 0 "2018.05.24.22:21:00 Info: Validating" 0 0 "Shell" 0 -1 1527193260348 ""}
{ "Info" "" "" "2018.05.24.22:21:11 Info: Done reading input file" {  } {  } 0 0 "2018.05.24.22:21:11 Info: Done reading input file" 0 0 "Shell" 0 -1 1527193271785 ""}
{ "Info" "" "" "2018.05.24.22:21:14 Info: soc_system.LT24_ADC_BUSY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:21:14 Info: soc_system.LT24_ADC_BUSY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193274535 ""}
{ "Info" "" "" "2018.05.24.22:21:14 Info: soc_system.LT24_ADC_IRQ_N: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:21:14 Info: soc_system.LT24_ADC_IRQ_N: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193274535 ""}
{ "Info" "" "" "2018.05.24.22:21:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:21:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193274535 ""}
{ "Info" "" "" "2018.05.24.22:21:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:21:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193274535 ""}
{ "Info" "" "" "2018.05.24.22:21:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.05.24.22:21:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1527193274535 ""}
{ "Info" "" "" "2018.05.24.22:21:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.05.24.22:21:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1527193274535 ""}
{ "Info" "" "" "2018.05.24.22:21:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.05.24.22:21:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1527193274535 ""}
{ "Info" "" "" "2018.05.24.22:21:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.05.24.22:21:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1527193274535 ""}
{ "Info" "" "" "2018.05.24.22:21:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.05.24.22:21:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1527193274535 ""}
{ "Warning" "" "" "2018.05.24.22:21:14 Warning: soc_system.LT24_ADC_SPI: Interrupt sender LT24_ADC_SPI.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2018.05.24.22:21:14 Warning: soc_system.LT24_ADC_SPI: Interrupt sender LT24_ADC_SPI.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1527193274535 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.05.24.22:21:15 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1527193275223 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1527193275223 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info:" {  } {  } 0 0 "2018.05.24.22:21:15 Info:" 0 0 "Shell" 0 -1 1527193275223 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1527193275223 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: qsys-generate W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system.qsys --synthesis=VERILOG --output-directory=W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.05.24.22:21:15 Info: qsys-generate W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system.qsys --synthesis=VERILOG --output-directory=W:\\MesProjets\\DE10-Nano\\MyApps\\MyLT24\\MyLT24_Hardware\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1527193275223 ""}
{ "Info" "soc_system.qsys" "" "2018.05.24.22:21:15 Info: Loading MyLT24_Hardware" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Loading MyLT24_Hardware" 0 0 "Shell" 0 -1 1527193275239 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Reading input file" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Reading input file" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding ILC \[interrupt_latency_counter 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding ILC \[interrupt_latency_counter 18.0\]" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module ILC" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding LT24_ADC_BUSY \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding LT24_ADC_BUSY \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module LT24_ADC_BUSY" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module LT24_ADC_BUSY" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding LT24_ADC_IRQ_N \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding LT24_ADC_IRQ_N \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module LT24_ADC_IRQ_N" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module LT24_ADC_IRQ_N" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding LT24_ADC_SPI \[altera_avalon_spi 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding LT24_ADC_SPI \[altera_avalon_spi 18.0\]" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module LT24_ADC_SPI" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module LT24_ADC_SPI" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding LT24_D \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding LT24_D \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module LT24_D" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module LT24_D" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding LT24_RESET_N \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding LT24_RESET_N \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module LT24_RESET_N" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module LT24_RESET_N" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding LT24_RS \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding LT24_RS \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module LT24_RS" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module LT24_RS" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding LT24_WR_N \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding LT24_WR_N \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module LT24_WR_N" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module LT24_WR_N" 0 0 "Shell" 0 -1 1527193275301 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding button_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding button_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module button_pio" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding hps_0 \[altera_hps 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding hps_0 \[altera_hps 18.0\]" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1527193275317 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding led_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding led_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module led_pio" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Building connections" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Building connections" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Parameterizing connections" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:15 Info: Validating" {  } {  } 0 0 "2018.05.24.22:21:15 Info: Validating" 0 0 "Shell" 0 -1 1527193275379 ""}
{ "Info" "" "" "2018.05.24.22:21:25 Info: Done reading input file" {  } {  } 0 0 "2018.05.24.22:21:25 Info: Done reading input file" 0 0 "Shell" 0 -1 1527193285754 ""}
{ "Info" "" "" "2018.05.24.22:21:28 Info: soc_system.LT24_ADC_BUSY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:21:28 Info: soc_system.LT24_ADC_BUSY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193288942 ""}
{ "Info" "" "" "2018.05.24.22:21:28 Info: soc_system.LT24_ADC_IRQ_N: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:21:28 Info: soc_system.LT24_ADC_IRQ_N: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193288942 ""}
{ "Info" "" "" "2018.05.24.22:21:28 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:21:28 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193288942 ""}
{ "Info" "" "" "2018.05.24.22:21:28 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.05.24.22:21:28 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1527193288942 ""}
{ "Info" "" "" "2018.05.24.22:21:28 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.05.24.22:21:28 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1527193288942 ""}
{ "Info" "" "" "2018.05.24.22:21:28 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.05.24.22:21:28 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1527193288942 ""}
{ "Info" "" "" "2018.05.24.22:21:28 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.05.24.22:21:28 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1527193288942 ""}
{ "Info" "" "" "2018.05.24.22:21:28 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.05.24.22:21:28 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1527193288942 ""}
{ "Info" "" "" "2018.05.24.22:21:28 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.05.24.22:21:28 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1527193288942 ""}
{ "Warning" "" "" "2018.05.24.22:21:28 Warning: soc_system.LT24_ADC_SPI: Interrupt sender LT24_ADC_SPI.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2018.05.24.22:21:28 Warning: soc_system.LT24_ADC_SPI: Interrupt sender LT24_ADC_SPI.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1527193288942 ""}
{ "Info" "" "" "2018.05.24.22:21:34 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.05.24.22:21:34 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1527193294629 ""}
{ "Info" "" "" "2018.05.24.22:21:38 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2018.05.24.22:21:38 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1527193298428 ""}
{ "Info" "" "" "2018.05.24.22:21:40 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2018.05.24.22:21:40 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1527193300729 ""}
{ "Info" "" "" "2018.05.24.22:21:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2018.05.24.22:21:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1527193301032 ""}
{ "Info" "" "" "2018.05.24.22:21:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.05.24.22:21:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1527193301032 ""}
{ "Info" "" "" "2018.05.24.22:21:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.05.24.22:21:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1527193301032 ""}
{ "Info" "" "" "2018.05.24.22:21:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2018.05.24.22:21:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1527193301032 ""}
{ "Warning" "" "" "2018.05.24.22:21:41 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2018.05.24.22:21:41 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1527193301341 ""}
{ "Warning" "" "" "2018.05.24.22:21:41 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2018.05.24.22:21:41 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1527193301341 ""}
{ "Warning" "" "" "2018.05.24.22:21:41 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2018.05.24.22:21:41 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1527193301341 ""}
{ "Warning" "" "" "2018.05.24.22:21:41 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2018.05.24.22:21:41 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1527193301341 ""}
{ "Info" "" "" "2018.05.24.22:21:45 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2018.05.24.22:21:45 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1527193305914 ""}
{ "Info" "" "" "2018.05.24.22:21:45 Info: LT24_ADC_BUSY: Starting RTL generation for module 'soc_system_LT24_ADC_BUSY'" {  } {  } 0 0 "2018.05.24.22:21:45 Info: LT24_ADC_BUSY: Starting RTL generation for module 'soc_system_LT24_ADC_BUSY'" 0 0 "Shell" 0 -1 1527193305929 ""}
{ "Info" "soc_system_LT24_ADC_BUSY_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.24.22:21:45 Info: LT24_ADC_BUSY:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_ADC_BUSY --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0063_LT24_ADC_BUSY_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0063_LT24_ADC_BUSY_gen/" {  } {  } 0 0 "2018.05.24.22:21:45 Info: LT24_ADC_BUSY:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_ADC_BUSY --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0063_LT24_ADC_BUSY_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0063_LT24_ADC_BUSY_gen/" 0 0 "Shell" 0 -1 1527193305929 ""}
{ "Info" "" "" "2018.05.24.22:21:46 Info: LT24_ADC_BUSY: Done RTL generation for module 'soc_system_LT24_ADC_BUSY'" {  } {  } 0 0 "2018.05.24.22:21:46 Info: LT24_ADC_BUSY: Done RTL generation for module 'soc_system_LT24_ADC_BUSY'" 0 0 "Shell" 0 -1 1527193306695 ""}
{ "Info" "" "" "2018.05.24.22:21:46 Info: LT24_ADC_BUSY: \"soc_system\" instantiated altera_avalon_pio \"LT24_ADC_BUSY\"" {  } {  } 0 0 "2018.05.24.22:21:46 Info: LT24_ADC_BUSY: \"soc_system\" instantiated altera_avalon_pio \"LT24_ADC_BUSY\"" 0 0 "Shell" 0 -1 1527193306695 ""}
{ "Info" "" "" "2018.05.24.22:21:46 Info: LT24_ADC_SPI: Starting RTL generation for module 'soc_system_LT24_ADC_SPI'" {  } {  } 0 0 "2018.05.24.22:21:46 Info: LT24_ADC_SPI: Starting RTL generation for module 'soc_system_LT24_ADC_SPI'" 0 0 "Shell" 0 -1 1527193306695 ""}
{ "Info" "soc_system_LT24_ADC_SPI_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.24.22:21:46 Info: LT24_ADC_SPI:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=soc_system_LT24_ADC_SPI --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0064_LT24_ADC_SPI_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0064_LT24_ADC_SPI_gen/" {  } {  } 0 0 "2018.05.24.22:21:46 Info: LT24_ADC_SPI:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=soc_system_LT24_ADC_SPI --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0064_LT24_ADC_SPI_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0064_LT24_ADC_SPI_gen/" 0 0 "Shell" 0 -1 1527193306695 ""}
{ "Info" "" "" "2018.05.24.22:21:47 Info: LT24_ADC_SPI: Done RTL generation for module 'soc_system_LT24_ADC_SPI'" {  } {  } 0 0 "2018.05.24.22:21:47 Info: LT24_ADC_SPI: Done RTL generation for module 'soc_system_LT24_ADC_SPI'" 0 0 "Shell" 0 -1 1527193307273 ""}
{ "Info" "" "" "2018.05.24.22:21:47 Info: LT24_ADC_SPI: \"soc_system\" instantiated altera_avalon_spi \"LT24_ADC_SPI\"" {  } {  } 0 0 "2018.05.24.22:21:47 Info: LT24_ADC_SPI: \"soc_system\" instantiated altera_avalon_spi \"LT24_ADC_SPI\"" 0 0 "Shell" 0 -1 1527193307273 ""}
{ "Info" "" "" "2018.05.24.22:21:47 Info: LT24_D: Starting RTL generation for module 'soc_system_LT24_D'" {  } {  } 0 0 "2018.05.24.22:21:47 Info: LT24_D: Starting RTL generation for module 'soc_system_LT24_D'" 0 0 "Shell" 0 -1 1527193307289 ""}
{ "Info" "soc_system_LT24_D_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.24.22:21:47 Info: LT24_D:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_D --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0065_LT24_D_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0065_LT24_D_gen/" {  } {  } 0 0 "2018.05.24.22:21:47 Info: LT24_D:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_D --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0065_LT24_D_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0065_LT24_D_gen/" 0 0 "Shell" 0 -1 1527193307289 ""}
{ "Info" "" "" "2018.05.24.22:21:47 Info: LT24_D: Done RTL generation for module 'soc_system_LT24_D'" {  } {  } 0 0 "2018.05.24.22:21:47 Info: LT24_D: Done RTL generation for module 'soc_system_LT24_D'" 0 0 "Shell" 0 -1 1527193307585 ""}
{ "Info" "" "" "2018.05.24.22:21:47 Info: LT24_D: \"soc_system\" instantiated altera_avalon_pio \"LT24_D\"" {  } {  } 0 0 "2018.05.24.22:21:47 Info: LT24_D: \"soc_system\" instantiated altera_avalon_pio \"LT24_D\"" 0 0 "Shell" 0 -1 1527193307601 ""}
{ "Info" "" "" "2018.05.24.22:21:47 Info: LT24_RESET_N: Starting RTL generation for module 'soc_system_LT24_RESET_N'" {  } {  } 0 0 "2018.05.24.22:21:47 Info: LT24_RESET_N: Starting RTL generation for module 'soc_system_LT24_RESET_N'" 0 0 "Shell" 0 -1 1527193307601 ""}
{ "Info" "soc_system_LT24_RESET_N_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.24.22:21:47 Info: LT24_RESET_N:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_RESET_N --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0066_LT24_RESET_N_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0066_LT24_RESET_N_gen/" {  } {  } 0 0 "2018.05.24.22:21:47 Info: LT24_RESET_N:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_RESET_N --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0066_LT24_RESET_N_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0066_LT24_RESET_N_gen/" 0 0 "Shell" 0 -1 1527193307601 ""}
{ "Info" "" "" "2018.05.24.22:21:47 Info: LT24_RESET_N: Done RTL generation for module 'soc_system_LT24_RESET_N'" {  } {  } 0 0 "2018.05.24.22:21:47 Info: LT24_RESET_N: Done RTL generation for module 'soc_system_LT24_RESET_N'" 0 0 "Shell" 0 -1 1527193307898 ""}
{ "Info" "" "" "2018.05.24.22:21:47 Info: LT24_RESET_N: \"soc_system\" instantiated altera_avalon_pio \"LT24_RESET_N\"" {  } {  } 0 0 "2018.05.24.22:21:47 Info: LT24_RESET_N: \"soc_system\" instantiated altera_avalon_pio \"LT24_RESET_N\"" 0 0 "Shell" 0 -1 1527193307898 ""}
{ "Info" "" "" "2018.05.24.22:21:47 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.05.24.22:21:47 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1527193307914 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.24.22:21:47 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0067_button_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0067_button_pio_gen/" {  } {  } 0 0 "2018.05.24.22:21:47 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0067_button_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0067_button_pio_gen/" 0 0 "Shell" 0 -1 1527193307914 ""}
{ "Info" "" "" "2018.05.24.22:21:48 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.05.24.22:21:48 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1527193308195 ""}
{ "Info" "" "" "2018.05.24.22:21:48 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2018.05.24.22:21:48 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1527193308195 ""}
{ "Info" "" "" "2018.05.24.22:21:48 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.05.24.22:21:48 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1527193308210 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.24.22:21:48 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0068_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0068_dipsw_pio_gen/" {  } {  } 0 0 "2018.05.24.22:21:48 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0068_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0068_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1527193308210 ""}
{ "Info" "" "" "2018.05.24.22:21:48 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.05.24.22:21:48 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1527193308554 ""}
{ "Info" "" "" "2018.05.24.22:21:48 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2018.05.24.22:21:48 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1527193308554 ""}
{ "Info" "" "" "2018.05.24.22:21:48 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2018.05.24.22:21:48 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1527193308711 ""}
{ "Info" "" "" "2018.05.24.22:21:48 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2018.05.24.22:21:48 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1527193308711 ""}
{ "Info" "" "" "2018.05.24.22:21:49 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.05.24.22:21:49 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1527193309618 ""}
{ "Info" "" "" "2018.05.24.22:21:50 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.05.24.22:21:50 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1527193310321 ""}
{ "Info" "" "" "2018.05.24.22:21:50 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2018.05.24.22:21:50 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1527193310986 ""}
{ "Info" "" "" "2018.05.24.22:21:51 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2018.05.24.22:21:51 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1527193311002 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.24.22:21:51 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0069_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0069_jtag_uart_gen/" {  } {  } 0 0 "2018.05.24.22:21:51 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0069_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0069_jtag_uart_gen/" 0 0 "Shell" 0 -1 1527193311002 ""}
{ "Info" "" "" "2018.05.24.22:21:51 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2018.05.24.22:21:51 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1527193311346 ""}
{ "Info" "" "" "2018.05.24.22:21:51 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2018.05.24.22:21:51 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1527193311361 ""}
{ "Info" "" "" "2018.05.24.22:21:51 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.05.24.22:21:51 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1527193311361 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2018.05.24.22:21:51 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0070_led_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0070_led_pio_gen/" {  } {  } 0 0 "2018.05.24.22:21:51 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0070_led_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/JEANDI~1/AppData/Local/Temp/alt7675_1065450746618891029.dir/0070_led_pio_gen/" 0 0 "Shell" 0 -1 1527193311361 ""}
{ "Info" "" "" "2018.05.24.22:21:51 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.05.24.22:21:51 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1527193311611 ""}
{ "Info" "" "" "2018.05.24.22:21:51 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2018.05.24.22:21:51 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1527193311611 ""}
{ "Info" "" "" "2018.05.24.22:21:51 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2018.05.24.22:21:51 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1527193311627 ""}
{ "Info" "" "" "2018.05.24.22:21:51 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2018.05.24.22:21:51 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1527193311643 ""}
{ "Info" "" "" "2018.05.24.22:21:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193311924 ""}
{ "Info" "" "" "2018.05.24.22:21:52 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.05.24.22:21:52 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1527193312226 ""}
{ "Info" "" "" "2018.05.24.22:21:53 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:53 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193313748 ""}
{ "Info" "" "" "2018.05.24.22:21:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193313826 ""}
{ "Info" "" "" "2018.05.24.22:21:53 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:53 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193313967 ""}
{ "Info" "" "" "2018.05.24.22:21:54 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:54 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193314107 ""}
{ "Info" "" "" "2018.05.24.22:21:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193314232 ""}
{ "Info" "" "" "2018.05.24.22:21:54 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:54 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193314388 ""}
{ "Info" "" "" "2018.05.24.22:21:54 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:54 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193314545 ""}
{ "Info" "" "" "2018.05.24.22:21:54 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:54 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193314607 ""}
{ "Info" "" "" "2018.05.24.22:21:54 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:54 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193314701 ""}
{ "Info" "" "" "2018.05.24.22:21:54 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:54 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193314795 ""}
{ "Info" "" "" "2018.05.24.22:21:54 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:54 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193314920 ""}
{ "Info" "" "" "2018.05.24.22:21:55 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:55 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193315013 ""}
{ "Info" "" "" "2018.05.24.22:21:55 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:55 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193315123 ""}
{ "Info" "" "" "2018.05.24.22:21:56 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.05.24.22:21:56 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1527193316455 ""}
{ "Info" "" "" "2018.05.24.22:21:56 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.05.24.22:21:56 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1527193316804 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.05.24.22:21:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1527193317128 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1527193317321 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1527193317337 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1527193317352 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1527193317352 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1527193317415 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1527193317524 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1527193317555 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1527193317555 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1527193317571 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1527193317587 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1527193317665 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1527193317665 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1527193317680 ""}
{ "Info" "" "" "2018.05.24.22:21:57 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.05.24.22:21:57 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1527193317852 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1527193318041 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1527193318057 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1527193318057 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1527193318057 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527193318088 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1527193318104 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1527193318119 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318135 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318135 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318135 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527193318151 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527193318166 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527193318166 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527193318213 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318213 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1527193318319 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1527193318319 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1527193318334 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527193318366 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1527193318381 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1527193318381 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318381 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318397 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527193318397 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527193318413 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318428 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527193318428 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527193318444 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318444 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1527193318459 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318459 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318459 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318459 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527193318475 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1527193318491 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527193318506 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527193318538 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318538 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1527193318538 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527193318553 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318553 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1527193318569 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318569 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318569 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1527193318584 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1527193318600 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1527193318616 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1527193318647 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318647 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1527193318663 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.05.24.22:21:58 Info: Reusing file W:/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1527193318663 ""}
{ "Info" "" "" "2018.05.24.22:21:58 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.05.24.22:21:58 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1527193318761 ""}
{ "Info" "" "" "2018.05.24.22:22:42 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.05.24.22:22:42 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1527193362086 ""}
{ "Info" "" "" "2018.05.24.22:22:42 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.05.24.22:22:42 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1527193362164 ""}
{ "Info" "" "" "2018.05.24.22:22:42 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.05.24.22:22:42 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1527193362164 ""}
{ "Info" "" "" "2018.05.24.22:22:42 Info: soc_system: Done \"soc_system\" with 69 modules, 137 files" {  } {  } 0 0 "2018.05.24.22:22:42 Info: soc_system: Done \"soc_system\" with 69 modules, 137 files" 0 0 "Shell" 0 -1 1527193362164 ""}
{ "Info" "" "" "2018.05.24.22:22:43 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.05.24.22:22:43 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1527193363852 ""}
{ "Info" "" "" "2018.05.24.22:22:43 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.05.24.22:22:43 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1527193363852 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1527193376867 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1527193376867 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1527193389696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 11 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527193389696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 22:23:09 2018 " "Processing ended: Thu May 24 22:23:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527193389696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:18 " "Elapsed time: 00:06:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527193389696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:11 " "Total CPU time (on all processors): 00:09:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527193389696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1527193389696 ""}
