Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,4744
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000663065176922828
power__switching__total,0.000337624253006652
power__leakage__total,0.0000023313286874326877
power__total,0.0010030207922682166
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.8482804698774835
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.3482805253886365
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1254310579792897
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.086284648535022
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.125431
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.585537
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.974393371346631
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.474393426857784
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6429608139000815
timing__setup__ws__corner:nom_slow_1p08V_125C,13.929270575680631
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.642961
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.929271
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.8929078840158855
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.3929079395270385
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31081177400432697
timing__setup__ws__corner:nom_typ_1p20V_25C,14.734858195094835
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.310812
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.002687
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,3.974393371346631
clock__skew__worst_setup,4.3482805253886365
timing__hold__ws,0.1254310579792897
timing__setup__ws,13.929270575680631
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.125431
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.929271
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1436
design__instance__area__stdcell,26492.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.440732
design__instance__utilization__stdcell,0.440732
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,1
design__instance__area__class:buffer,23.5872
design__instance__count__class:inverter,80
design__instance__area__class:inverter,475.373
design__instance__count__class:sequential_cell,260
design__instance__area__class:sequential_cell,12851.4
design__instance__count__class:multi_input_combinational_cell,784
design__instance__area__class:multi_input_combinational_cell,7805.55
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,279
design__instance__area__class:timing_repair_buffer,4840.82
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,38789.9
design__violations,0
design__instance__count__class:clock_buffer,24
design__instance__area__class:clock_buffer,451.786
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,43.5456
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,150
global_route__vias,9146
global_route__wirelength,60858
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,1440
route__net__special,2
route__drc_errors__iter:0,470
route__wirelength__iter:0,42426
route__drc_errors__iter:1,92
route__wirelength__iter:1,42063
route__drc_errors__iter:2,113
route__wirelength__iter:2,42070
route__drc_errors__iter:3,0
route__wirelength__iter:3,41989
route__drc_errors,0
route__wirelength,41989
route__vias,8643
route__vias__singlecut,8643
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,452.37
design__instance__count__class:fill_cell,3308
design__instance__area__class:fill_cell,33617.2
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,18
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,18
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,18
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000301724
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000335953
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000724945
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000335953
design_powergrid__voltage__worst,0.000335953
design_powergrid__voltage__worst__net:VPWR,1.1997
design_powergrid__drop__worst,0.000335953
design_powergrid__drop__worst__net:VPWR,0.000301724
design_powergrid__voltage__worst__net:VGND,0.000335953
design_powergrid__drop__worst__net:VGND,0.000335953
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00007469999999999999969017838719054225293803028762340545654296875
ir__drop__worst,0.0003020000000000000223328300297254145334591157734394073486328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
