
417Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e54  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08007f68  08007f68  00017f68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008250  08008250  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008250  08008250  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008250  08008250  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008250  08008250  00018250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008254  08008254  00018254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008258  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  200001dc  08008434  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  08008434  0002036c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ac3  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b69  00000000  00000000  00031cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001138  00000000  00000000  00034838  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd8  00000000  00000000  00035970  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000198c1  00000000  00000000  00036948  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ff54  00000000  00000000  00050209  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00091e89  00000000  00000000  0006015d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f1fe6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005408  00000000  00000000  000f2064  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007f4c 	.word	0x08007f4c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08007f4c 	.word	0x08007f4c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b78:	4b20      	ldr	r3, [pc, #128]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b7a:	4a21      	ldr	r2, [pc, #132]	; (8000c00 <MX_ADC1_Init+0x98>)
 8000b7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b7e:	4b1f      	ldr	r3, [pc, #124]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b84:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b86:	4b1d      	ldr	r3, [pc, #116]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b8c:	4b1b      	ldr	r3, [pc, #108]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b92:	4b1a      	ldr	r3, [pc, #104]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b94:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b9a:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000ba0:	4b16      	ldr	r3, [pc, #88]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000ba2:	2202      	movs	r2, #2
 8000ba4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ba6:	4815      	ldr	r0, [pc, #84]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000ba8:	f000 fd9a 	bl	80016e0 <HAL_ADC_Init>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000bb2:	f000 fb1c 	bl	80011ee <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000bbe:	2306      	movs	r3, #6
 8000bc0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	480d      	ldr	r0, [pc, #52]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000bc8:	f000 ff38 	bl	8001a3c <HAL_ADC_ConfigChannel>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000bd2:	f000 fb0c 	bl	80011ee <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bde:	1d3b      	adds	r3, r7, #4
 8000be0:	4619      	mov	r1, r3
 8000be2:	4806      	ldr	r0, [pc, #24]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000be4:	f000 ff2a 	bl	8001a3c <HAL_ADC_ConfigChannel>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000bee:	f000 fafe 	bl	80011ee <Error_Handler>
  }

}
 8000bf2:	bf00      	nop
 8000bf4:	3710      	adds	r7, #16
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20000214 	.word	0x20000214
 8000c00:	40012400 	.word	0x40012400

08000c04 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b088      	sub	sp, #32
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 0310 	add.w	r3, r7, #16
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a2c      	ldr	r2, [pc, #176]	; (8000cd0 <HAL_ADC_MspInit+0xcc>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d151      	bne.n	8000cc8 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c24:	4b2b      	ldr	r3, [pc, #172]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	4a2a      	ldr	r2, [pc, #168]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c2e:	6193      	str	r3, [r2, #24]
 8000c30:	4b28      	ldr	r3, [pc, #160]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3c:	4b25      	ldr	r3, [pc, #148]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	4a24      	ldr	r2, [pc, #144]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c42:	f043 0304 	orr.w	r3, r3, #4
 8000c46:	6193      	str	r3, [r2, #24]
 8000c48:	4b22      	ldr	r3, [pc, #136]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f003 0304 	and.w	r3, r3, #4
 8000c50:	60bb      	str	r3, [r7, #8]
 8000c52:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c54:	2303      	movs	r3, #3
 8000c56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c58:	2303      	movs	r3, #3
 8000c5a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5c:	f107 0310 	add.w	r3, r7, #16
 8000c60:	4619      	mov	r1, r3
 8000c62:	481d      	ldr	r0, [pc, #116]	; (8000cd8 <HAL_ADC_MspInit+0xd4>)
 8000c64:	f001 fa94 	bl	8002190 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c68:	4b1c      	ldr	r3, [pc, #112]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c6a:	4a1d      	ldr	r2, [pc, #116]	; (8000ce0 <HAL_ADC_MspInit+0xdc>)
 8000c6c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c6e:	4b1b      	ldr	r3, [pc, #108]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c74:	4b19      	ldr	r3, [pc, #100]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c7a:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c7c:	2280      	movs	r2, #128	; 0x80
 8000c7e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c80:	4b16      	ldr	r3, [pc, #88]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c86:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c88:	4b14      	ldr	r3, [pc, #80]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c8e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c90:	4b12      	ldr	r3, [pc, #72]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c92:	2220      	movs	r2, #32
 8000c94:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c96:	4b11      	ldr	r3, [pc, #68]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c9c:	480f      	ldr	r0, [pc, #60]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c9e:	f001 f917 	bl	8001ed0 <HAL_DMA_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000ca8:	f000 faa1 	bl	80011ee <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	4a0b      	ldr	r2, [pc, #44]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000cb0:	621a      	str	r2, [r3, #32]
 8000cb2:	4a0a      	ldr	r2, [pc, #40]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2100      	movs	r1, #0
 8000cbc:	2012      	movs	r0, #18
 8000cbe:	f001 f8d0 	bl	8001e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000cc2:	2012      	movs	r0, #18
 8000cc4:	f001 f8e9 	bl	8001e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cc8:	bf00      	nop
 8000cca:	3720      	adds	r7, #32
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40012400 	.word	0x40012400
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	40010800 	.word	0x40010800
 8000cdc:	20000244 	.word	0x20000244
 8000ce0:	40020008 	.word	0x40020008

08000ce4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <MX_DMA_Init+0x38>)
 8000cec:	695b      	ldr	r3, [r3, #20]
 8000cee:	4a0b      	ldr	r2, [pc, #44]	; (8000d1c <MX_DMA_Init+0x38>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	6153      	str	r3, [r2, #20]
 8000cf6:	4b09      	ldr	r3, [pc, #36]	; (8000d1c <MX_DMA_Init+0x38>)
 8000cf8:	695b      	ldr	r3, [r3, #20]
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2100      	movs	r1, #0
 8000d06:	200b      	movs	r0, #11
 8000d08:	f001 f8ab 	bl	8001e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d0c:	200b      	movs	r0, #11
 8000d0e:	f001 f8c4 	bl	8001e9a <HAL_NVIC_EnableIRQ>

}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40021000 	.word	0x40021000

08000d20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b088      	sub	sp, #32
 8000d24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d26:	f107 0310 	add.w	r3, r7, #16
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	605a      	str	r2, [r3, #4]
 8000d30:	609a      	str	r2, [r3, #8]
 8000d32:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d34:	4b24      	ldr	r3, [pc, #144]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	4a23      	ldr	r2, [pc, #140]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d3a:	f043 0310 	orr.w	r3, r3, #16
 8000d3e:	6193      	str	r3, [r2, #24]
 8000d40:	4b21      	ldr	r3, [pc, #132]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	f003 0310 	and.w	r3, r3, #16
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d4c:	4b1e      	ldr	r3, [pc, #120]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4a1d      	ldr	r2, [pc, #116]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d52:	f043 0320 	orr.w	r3, r3, #32
 8000d56:	6193      	str	r3, [r2, #24]
 8000d58:	4b1b      	ldr	r3, [pc, #108]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	f003 0320 	and.w	r3, r3, #32
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d64:	4b18      	ldr	r3, [pc, #96]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	4a17      	ldr	r2, [pc, #92]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d6a:	f043 0304 	orr.w	r3, r3, #4
 8000d6e:	6193      	str	r3, [r2, #24]
 8000d70:	4b15      	ldr	r3, [pc, #84]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	f003 0304 	and.w	r3, r3, #4
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7c:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	4a11      	ldr	r2, [pc, #68]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d82:	f043 0308 	orr.w	r3, r3, #8
 8000d86:	6193      	str	r3, [r2, #24]
 8000d88:	4b0f      	ldr	r3, [pc, #60]	; (8000dc8 <MX_GPIO_Init+0xa8>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	f003 0308 	and.w	r3, r3, #8
 8000d90:	603b      	str	r3, [r7, #0]
 8000d92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d9a:	480c      	ldr	r0, [pc, #48]	; (8000dcc <MX_GPIO_Init+0xac>)
 8000d9c:	f001 fb52 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000da0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000da4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da6:	2301      	movs	r3, #1
 8000da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dae:	2302      	movs	r3, #2
 8000db0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db2:	f107 0310 	add.w	r3, r7, #16
 8000db6:	4619      	mov	r1, r3
 8000db8:	4804      	ldr	r0, [pc, #16]	; (8000dcc <MX_GPIO_Init+0xac>)
 8000dba:	f001 f9e9 	bl	8002190 <HAL_GPIO_Init>

}
 8000dbe:	bf00      	nop
 8000dc0:	3720      	adds	r7, #32
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	40010800 	.word	0x40010800

08000dd0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000dd4:	4b12      	ldr	r3, [pc, #72]	; (8000e20 <MX_I2C1_Init+0x50>)
 8000dd6:	4a13      	ldr	r2, [pc, #76]	; (8000e24 <MX_I2C1_Init+0x54>)
 8000dd8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000dda:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <MX_I2C1_Init+0x50>)
 8000ddc:	4a12      	ldr	r2, [pc, #72]	; (8000e28 <MX_I2C1_Init+0x58>)
 8000dde:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000de0:	4b0f      	ldr	r3, [pc, #60]	; (8000e20 <MX_I2C1_Init+0x50>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000de6:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <MX_I2C1_Init+0x50>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dec:	4b0c      	ldr	r3, [pc, #48]	; (8000e20 <MX_I2C1_Init+0x50>)
 8000dee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000df2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000df4:	4b0a      	ldr	r3, [pc, #40]	; (8000e20 <MX_I2C1_Init+0x50>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000dfa:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <MX_I2C1_Init+0x50>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e00:	4b07      	ldr	r3, [pc, #28]	; (8000e20 <MX_I2C1_Init+0x50>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e06:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <MX_I2C1_Init+0x50>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e0c:	4804      	ldr	r0, [pc, #16]	; (8000e20 <MX_I2C1_Init+0x50>)
 8000e0e:	f001 fb31 	bl	8002474 <HAL_I2C_Init>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e18:	f000 f9e9 	bl	80011ee <Error_Handler>
  }

}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000288 	.word	0x20000288
 8000e24:	40005400 	.word	0x40005400
 8000e28:	000186a0 	.word	0x000186a0

08000e2c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08a      	sub	sp, #40	; 0x28
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e34:	f107 0314 	add.w	r3, r7, #20
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a1d      	ldr	r2, [pc, #116]	; (8000ebc <HAL_I2C_MspInit+0x90>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d132      	bne.n	8000eb2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4c:	4b1c      	ldr	r3, [pc, #112]	; (8000ec0 <HAL_I2C_MspInit+0x94>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	4a1b      	ldr	r2, [pc, #108]	; (8000ec0 <HAL_I2C_MspInit+0x94>)
 8000e52:	f043 0308 	orr.w	r3, r3, #8
 8000e56:	6193      	str	r3, [r2, #24]
 8000e58:	4b19      	ldr	r3, [pc, #100]	; (8000ec0 <HAL_I2C_MspInit+0x94>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	f003 0308 	and.w	r3, r3, #8
 8000e60:	613b      	str	r3, [r7, #16]
 8000e62:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e64:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e6a:	2312      	movs	r3, #18
 8000e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e72:	f107 0314 	add.w	r3, r7, #20
 8000e76:	4619      	mov	r1, r3
 8000e78:	4812      	ldr	r0, [pc, #72]	; (8000ec4 <HAL_I2C_MspInit+0x98>)
 8000e7a:	f001 f989 	bl	8002190 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000e7e:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <HAL_I2C_MspInit+0x9c>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	627b      	str	r3, [r7, #36]	; 0x24
 8000e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e86:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000e8a:	627b      	str	r3, [r7, #36]	; 0x24
 8000e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8e:	f043 0302 	orr.w	r3, r3, #2
 8000e92:	627b      	str	r3, [r7, #36]	; 0x24
 8000e94:	4a0c      	ldr	r2, [pc, #48]	; (8000ec8 <HAL_I2C_MspInit+0x9c>)
 8000e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e98:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e9a:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <HAL_I2C_MspInit+0x94>)
 8000e9c:	69db      	ldr	r3, [r3, #28]
 8000e9e:	4a08      	ldr	r2, [pc, #32]	; (8000ec0 <HAL_I2C_MspInit+0x94>)
 8000ea0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ea4:	61d3      	str	r3, [r2, #28]
 8000ea6:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_I2C_MspInit+0x94>)
 8000ea8:	69db      	ldr	r3, [r3, #28]
 8000eaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000eb2:	bf00      	nop
 8000eb4:	3728      	adds	r7, #40	; 0x28
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40005400 	.word	0x40005400
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	40010c00 	.word	0x40010c00
 8000ec8:	40010000 	.word	0x40010000

08000ecc <delay>:
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1 , 0xffff);
    return ch;
}

void delay(uint16_t time)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <delay+0x2c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2200      	movs	r2, #0
 8000edc:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim1) < time);
 8000ede:	bf00      	nop
 8000ee0:	4b05      	ldr	r3, [pc, #20]	; (8000ef8 <delay+0x2c>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ee6:	88fb      	ldrh	r3, [r7, #6]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d3f9      	bcc.n	8000ee0 <delay+0x14>
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	200002dc 	.word	0x200002dc
 8000efc:	00000000 	.word	0x00000000

08000f00 <HAL_TIM_IC_CaptureCallback>:
#define TRIG_PIN GPIO_PIN_9
#define TRIG_PORT GPIOA
// Let's write the callback function

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000f00:	b590      	push	{r4, r7, lr}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	7f1b      	ldrb	r3, [r3, #28]
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	f040 8083 	bne.w	8001018 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8000f12:	4b45      	ldr	r3, [pc, #276]	; (8001028 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d11a      	bne.n	8000f50 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f002 feab 	bl	8003c78 <HAL_TIM_ReadCapturedValue>
 8000f22:	4602      	mov	r2, r0
 8000f24:	4b41      	ldr	r3, [pc, #260]	; (800102c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000f26:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8000f28:	4b3f      	ldr	r3, [pc, #252]	; (8001028 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	6a1a      	ldr	r2, [r3, #32]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f022 020a 	bic.w	r2, r2, #10
 8000f3c:	621a      	str	r2, [r3, #32]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	6a1a      	ldr	r2, [r3, #32]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f042 0202 	orr.w	r2, r2, #2
 8000f4c:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8000f4e:	e063      	b.n	8001018 <HAL_TIM_IC_CaptureCallback+0x118>
		else if (Is_First_Captured==1)   // if the first is already captured
 8000f50:	4b35      	ldr	r3, [pc, #212]	; (8001028 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d15f      	bne.n	8001018 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8000f58:	2100      	movs	r1, #0
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f002 fe8c 	bl	8003c78 <HAL_TIM_ReadCapturedValue>
 8000f60:	4602      	mov	r2, r0
 8000f62:	4b33      	ldr	r3, [pc, #204]	; (8001030 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000f64:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8000f6e:	4b30      	ldr	r3, [pc, #192]	; (8001030 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	4b2e      	ldr	r3, [pc, #184]	; (800102c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	429a      	cmp	r2, r3
 8000f78:	d907      	bls.n	8000f8a <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 8000f7a:	4b2d      	ldr	r3, [pc, #180]	; (8001030 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	4b2b      	ldr	r3, [pc, #172]	; (800102c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	4a2b      	ldr	r2, [pc, #172]	; (8001034 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000f86:	6013      	str	r3, [r2, #0]
 8000f88:	e00f      	b.n	8000faa <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 8000f8a:	4b28      	ldr	r3, [pc, #160]	; (800102c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	4b28      	ldr	r3, [pc, #160]	; (8001030 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d909      	bls.n	8000faa <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8000f96:	4b26      	ldr	r3, [pc, #152]	; (8001030 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	4b24      	ldr	r3, [pc, #144]	; (800102c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000fa4:	33ff      	adds	r3, #255	; 0xff
 8000fa6:	4a23      	ldr	r2, [pc, #140]	; (8001034 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000fa8:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 8000faa:	4b22      	ldr	r3, [pc, #136]	; (8001034 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff fa18 	bl	80003e4 <__aeabi_ui2d>
 8000fb4:	a31a      	add	r3, pc, #104	; (adr r3, 8001020 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fba:	f7ff fa8d 	bl	80004d8 <__aeabi_dmul>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	460c      	mov	r4, r1
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	4621      	mov	r1, r4
 8000fc6:	f04f 0200 	mov.w	r2, #0
 8000fca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fce:	f7ff fbad 	bl	800072c <__aeabi_ddiv>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	460c      	mov	r4, r1
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	4621      	mov	r1, r4
 8000fda:	f7ff fd55 	bl	8000a88 <__aeabi_d2uiz>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	b2da      	uxtb	r2, r3
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000fe4:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8000fe6:	4b10      	ldr	r3, [pc, #64]	; (8001028 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	6a1a      	ldr	r2, [r3, #32]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f022 020a 	bic.w	r2, r2, #10
 8000ffa:	621a      	str	r2, [r3, #32]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	6a12      	ldr	r2, [r2, #32]
 8001006:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8001008:	4b0c      	ldr	r3, [pc, #48]	; (800103c <HAL_TIM_IC_CaptureCallback+0x13c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	68da      	ldr	r2, [r3, #12]
 800100e:	4b0b      	ldr	r3, [pc, #44]	; (800103c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f022 0202 	bic.w	r2, r2, #2
 8001016:	60da      	str	r2, [r3, #12]
}
 8001018:	bf00      	nop
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	bd90      	pop	{r4, r7, pc}
 8001020:	b020c49c 	.word	0xb020c49c
 8001024:	3fa16872 	.word	0x3fa16872
 8001028:	20000204 	.word	0x20000204
 800102c:	200001f8 	.word	0x200001f8
 8001030:	200001fc 	.word	0x200001fc
 8001034:	20000200 	.word	0x20000200
 8001038:	20000205 	.word	0x20000205
 800103c:	200002dc 	.word	0x200002dc

08001040 <HCSR04_Read>:

void HCSR04_Read (void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001044:	2201      	movs	r2, #1
 8001046:	f44f 7100 	mov.w	r1, #512	; 0x200
 800104a:	480b      	ldr	r0, [pc, #44]	; (8001078 <HCSR04_Read+0x38>)
 800104c:	f001 f9fa 	bl	8002444 <HAL_GPIO_WritePin>
	delay(10);  // wait for 10 us
 8001050:	200a      	movs	r0, #10
 8001052:	f7ff ff3b 	bl	8000ecc <delay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001056:	2200      	movs	r2, #0
 8001058:	f44f 7100 	mov.w	r1, #512	; 0x200
 800105c:	4806      	ldr	r0, [pc, #24]	; (8001078 <HCSR04_Read+0x38>)
 800105e:	f001 f9f1 	bl	8002444 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <HCSR04_Read+0x3c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	68da      	ldr	r2, [r3, #12]
 8001068:	4b04      	ldr	r3, [pc, #16]	; (800107c <HCSR04_Read+0x3c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f042 0202 	orr.w	r2, r2, #2
 8001070:	60da      	str	r2, [r3, #12]
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40010800 	.word	0x40010800
 800107c:	200002dc 	.word	0x200002dc

08001080 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001084:	f000 faa8 	bl	80015d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001088:	f000 f856 	bl	8001138 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800108c:	f7ff fe48 	bl	8000d20 <MX_GPIO_Init>
  MX_DMA_Init();
 8001090:	f7ff fe28 	bl	8000ce4 <MX_DMA_Init>
  MX_ADC1_Init();
 8001094:	f7ff fd68 	bl	8000b68 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001098:	f7ff fe9a 	bl	8000dd0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800109c:	f000 fa02 	bl	80014a4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80010a0:	f000 f962 	bl	8001368 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 80010a4:	f003 f990 	bl	80043c8 <lcd_init>
 // HAL_ADC_Start_DMA(&hadc1, adc_buf, 2);	//&hadc1, saved in adc_buf, length 2
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80010a8:	2100      	movs	r1, #0
 80010aa:	481e      	ldr	r0, [pc, #120]	; (8001124 <main+0xa4>)
 80010ac:	f002 fb42 	bl	8003734 <HAL_TIM_IC_Start_IT>
	  PA0_Vlotage = adc_buf[0]*(3.3/4096);
	  PA1_Vlotage = adc_buf[1]*(3.3/4096);
	  printf("\n PA0 Voltage is %.2f v\t\r\n PA1 Voltage is %.2f v\r\n\t",PA0_Vlotage,PA1_Vlotage);
	  HAL_Delay(500);
	  */
	  HCSR04_Read();
 80010b0:	f7ff ffc6 	bl	8001040 <HCSR04_Read>
	  lcd_send_data((Distance/100) + 48);   // 100th pos
 80010b4:	4b1c      	ldr	r3, [pc, #112]	; (8001128 <main+0xa8>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	4a1c      	ldr	r2, [pc, #112]	; (800112c <main+0xac>)
 80010ba:	fba2 2303 	umull	r2, r3, r2, r3
 80010be:	095b      	lsrs	r3, r3, #5
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	3330      	adds	r3, #48	; 0x30
 80010c4:	4618      	mov	r0, r3
 80010c6:	f003 f94f 	bl	8004368 <lcd_send_data>
	  lcd_send_data(((Distance/10)%10) +48);  // 10th pos
 80010ca:	4b17      	ldr	r3, [pc, #92]	; (8001128 <main+0xa8>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	4a18      	ldr	r2, [pc, #96]	; (8001130 <main+0xb0>)
 80010d0:	fba2 2303 	umull	r2, r3, r2, r3
 80010d4:	08db      	lsrs	r3, r3, #3
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	4b15      	ldr	r3, [pc, #84]	; (8001130 <main+0xb0>)
 80010da:	fba3 1302 	umull	r1, r3, r3, r2
 80010de:	08d9      	lsrs	r1, r3, #3
 80010e0:	460b      	mov	r3, r1
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	440b      	add	r3, r1
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	3330      	adds	r3, #48	; 0x30
 80010ee:	4618      	mov	r0, r3
 80010f0:	f003 f93a 	bl	8004368 <lcd_send_data>
	  lcd_send_data((Distance%10)+48);  // 1st pos
 80010f4:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <main+0xa8>)
 80010f6:	781a      	ldrb	r2, [r3, #0]
 80010f8:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <main+0xb0>)
 80010fa:	fba3 1302 	umull	r1, r3, r3, r2
 80010fe:	08d9      	lsrs	r1, r3, #3
 8001100:	460b      	mov	r3, r1
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	440b      	add	r3, r1
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	b2db      	uxtb	r3, r3
 800110c:	3330      	adds	r3, #48	; 0x30
 800110e:	4618      	mov	r0, r3
 8001110:	f003 f92a 	bl	8004368 <lcd_send_data>
	  lcd_send_string(" cm");
 8001114:	4807      	ldr	r0, [pc, #28]	; (8001134 <main+0xb4>)
 8001116:	f003 f994 	bl	8004442 <lcd_send_string>
	  HAL_Delay(200);
 800111a:	20c8      	movs	r0, #200	; 0xc8
 800111c:	f000 fabe 	bl	800169c <HAL_Delay>
  {
 8001120:	e7c6      	b.n	80010b0 <main+0x30>
 8001122:	bf00      	nop
 8001124:	200002dc 	.word	0x200002dc
 8001128:	20000205 	.word	0x20000205
 800112c:	51eb851f 	.word	0x51eb851f
 8001130:	cccccccd 	.word	0xcccccccd
 8001134:	08007f68 	.word	0x08007f68

08001138 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b094      	sub	sp, #80	; 0x50
 800113c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800113e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001142:	2228      	movs	r2, #40	; 0x28
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f003 f9ba 	bl	80044c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800115c:	1d3b      	adds	r3, r7, #4
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001168:	2301      	movs	r3, #1
 800116a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800116c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001170:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001172:	2300      	movs	r3, #0
 8001174:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001176:	2301      	movs	r3, #1
 8001178:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800117a:	2302      	movs	r3, #2
 800117c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800117e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001182:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001184:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001188:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800118a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800118e:	4618      	mov	r0, r3
 8001190:	f001 fdae 	bl	8002cf0 <HAL_RCC_OscConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800119a:	f000 f828 	bl	80011ee <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800119e:	230f      	movs	r3, #15
 80011a0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011a2:	2302      	movs	r3, #2
 80011a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a6:	2300      	movs	r3, #0
 80011a8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011ae:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	2102      	movs	r1, #2
 80011ba:	4618      	mov	r0, r3
 80011bc:	f002 f818 	bl	80031f0 <HAL_RCC_ClockConfig>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <SystemClock_Config+0x92>
  {
    Error_Handler();
 80011c6:	f000 f812 	bl	80011ee <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80011ca:	2302      	movs	r3, #2
 80011cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80011ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011d2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	4618      	mov	r0, r3
 80011d8:	f002 f9a6 	bl	8003528 <HAL_RCCEx_PeriphCLKConfig>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80011e2:	f000 f804 	bl	80011ee <Error_Handler>
  }
}
 80011e6:	bf00      	nop
 80011e8:	3750      	adds	r7, #80	; 0x50
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80011f2:	bf00      	nop
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
	...

080011fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001202:	4b15      	ldr	r3, [pc, #84]	; (8001258 <HAL_MspInit+0x5c>)
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	4a14      	ldr	r2, [pc, #80]	; (8001258 <HAL_MspInit+0x5c>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	6193      	str	r3, [r2, #24]
 800120e:	4b12      	ldr	r3, [pc, #72]	; (8001258 <HAL_MspInit+0x5c>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800121a:	4b0f      	ldr	r3, [pc, #60]	; (8001258 <HAL_MspInit+0x5c>)
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	4a0e      	ldr	r2, [pc, #56]	; (8001258 <HAL_MspInit+0x5c>)
 8001220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001224:	61d3      	str	r3, [r2, #28]
 8001226:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <HAL_MspInit+0x5c>)
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001232:	4b0a      	ldr	r3, [pc, #40]	; (800125c <HAL_MspInit+0x60>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	4a04      	ldr	r2, [pc, #16]	; (800125c <HAL_MspInit+0x60>)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800124e:	bf00      	nop
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr
 8001258:	40021000 	.word	0x40021000
 800125c:	40010000 	.word	0x40010000

08001260 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	bc80      	pop	{r7}
 800126a:	4770      	bx	lr

0800126c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001270:	e7fe      	b.n	8001270 <HardFault_Handler+0x4>

08001272 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001276:	e7fe      	b.n	8001276 <MemManage_Handler+0x4>

08001278 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800127c:	e7fe      	b.n	800127c <BusFault_Handler+0x4>

0800127e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800127e:	b480      	push	{r7}
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001282:	e7fe      	b.n	8001282 <UsageFault_Handler+0x4>

08001284 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr

0800129c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr

080012a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ac:	f000 f9da 	bl	8001664 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012b0:	bf00      	nop
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80012b8:	4802      	ldr	r0, [pc, #8]	; (80012c4 <DMA1_Channel1_IRQHandler+0x10>)
 80012ba:	f000 fe63 	bl	8001f84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000244 	.word	0x20000244

080012c8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80012cc:	4802      	ldr	r0, [pc, #8]	; (80012d8 <ADC1_2_IRQHandler+0x10>)
 80012ce:	f000 fadf 	bl	8001890 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000214 	.word	0x20000214

080012dc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012e0:	4802      	ldr	r0, [pc, #8]	; (80012ec <TIM1_CC_IRQHandler+0x10>)
 80012e2:	f002 fb2d 	bl	8003940 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200002dc 	.word	0x200002dc

080012f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f8:	4a14      	ldr	r2, [pc, #80]	; (800134c <_sbrk+0x5c>)
 80012fa:	4b15      	ldr	r3, [pc, #84]	; (8001350 <_sbrk+0x60>)
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001304:	4b13      	ldr	r3, [pc, #76]	; (8001354 <_sbrk+0x64>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d102      	bne.n	8001312 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800130c:	4b11      	ldr	r3, [pc, #68]	; (8001354 <_sbrk+0x64>)
 800130e:	4a12      	ldr	r2, [pc, #72]	; (8001358 <_sbrk+0x68>)
 8001310:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001312:	4b10      	ldr	r3, [pc, #64]	; (8001354 <_sbrk+0x64>)
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4413      	add	r3, r2
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	429a      	cmp	r2, r3
 800131e:	d207      	bcs.n	8001330 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001320:	f003 f8a4 	bl	800446c <__errno>
 8001324:	4602      	mov	r2, r0
 8001326:	230c      	movs	r3, #12
 8001328:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800132a:	f04f 33ff 	mov.w	r3, #4294967295
 800132e:	e009      	b.n	8001344 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001330:	4b08      	ldr	r3, [pc, #32]	; (8001354 <_sbrk+0x64>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001336:	4b07      	ldr	r3, [pc, #28]	; (8001354 <_sbrk+0x64>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	4a05      	ldr	r2, [pc, #20]	; (8001354 <_sbrk+0x64>)
 8001340:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001342:	68fb      	ldr	r3, [r7, #12]
}
 8001344:	4618      	mov	r0, r3
 8001346:	3718      	adds	r7, #24
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20005000 	.word	0x20005000
 8001350:	00000400 	.word	0x00000400
 8001354:	20000208 	.word	0x20000208
 8001358:	20000370 	.word	0x20000370

0800135c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136e:	f107 0310 	add.w	r3, r7, #16
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001378:	463b      	mov	r3, r7
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	605a      	str	r2, [r3, #4]
 8001380:	609a      	str	r2, [r3, #8]
 8001382:	60da      	str	r2, [r3, #12]

  htim1.Instance = TIM1;
 8001384:	4b21      	ldr	r3, [pc, #132]	; (800140c <MX_TIM1_Init+0xa4>)
 8001386:	4a22      	ldr	r2, [pc, #136]	; (8001410 <MX_TIM1_Init+0xa8>)
 8001388:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800138a:	4b20      	ldr	r3, [pc, #128]	; (800140c <MX_TIM1_Init+0xa4>)
 800138c:	2247      	movs	r2, #71	; 0x47
 800138e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001390:	4b1e      	ldr	r3, [pc, #120]	; (800140c <MX_TIM1_Init+0xa4>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001396:	4b1d      	ldr	r3, [pc, #116]	; (800140c <MX_TIM1_Init+0xa4>)
 8001398:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800139c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139e:	4b1b      	ldr	r3, [pc, #108]	; (800140c <MX_TIM1_Init+0xa4>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013a4:	4b19      	ldr	r3, [pc, #100]	; (800140c <MX_TIM1_Init+0xa4>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013aa:	4b18      	ldr	r3, [pc, #96]	; (800140c <MX_TIM1_Init+0xa4>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80013b0:	4816      	ldr	r0, [pc, #88]	; (800140c <MX_TIM1_Init+0xa4>)
 80013b2:	f002 f96f 	bl	8003694 <HAL_TIM_IC_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80013bc:	f7ff ff17 	bl	80011ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c0:	2300      	movs	r3, #0
 80013c2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013c8:	f107 0310 	add.w	r3, r7, #16
 80013cc:	4619      	mov	r1, r3
 80013ce:	480f      	ldr	r0, [pc, #60]	; (800140c <MX_TIM1_Init+0xa4>)
 80013d0:	f002 fe4e 	bl	8004070 <HAL_TIMEx_MasterConfigSynchronization>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80013da:	f7ff ff08 	bl	80011ee <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013de:	2300      	movs	r3, #0
 80013e0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80013e2:	2301      	movs	r3, #1
 80013e4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80013ee:	463b      	mov	r3, r7
 80013f0:	2200      	movs	r2, #0
 80013f2:	4619      	mov	r1, r3
 80013f4:	4805      	ldr	r0, [pc, #20]	; (800140c <MX_TIM1_Init+0xa4>)
 80013f6:	f002 fbab 	bl	8003b50 <HAL_TIM_IC_ConfigChannel>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001400:	f7ff fef5 	bl	80011ee <Error_Handler>
  }

}
 8001404:	bf00      	nop
 8001406:	3718      	adds	r7, #24
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	200002dc 	.word	0x200002dc
 8001410:	40012c00 	.word	0x40012c00

08001414 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b088      	sub	sp, #32
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141c:	f107 0310 	add.w	r3, r7, #16
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
  if(tim_icHandle->Instance==TIM1)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a1a      	ldr	r2, [pc, #104]	; (8001498 <HAL_TIM_IC_MspInit+0x84>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d12c      	bne.n	800148e <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001434:	4b19      	ldr	r3, [pc, #100]	; (800149c <HAL_TIM_IC_MspInit+0x88>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	4a18      	ldr	r2, [pc, #96]	; (800149c <HAL_TIM_IC_MspInit+0x88>)
 800143a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800143e:	6193      	str	r3, [r2, #24]
 8001440:	4b16      	ldr	r3, [pc, #88]	; (800149c <HAL_TIM_IC_MspInit+0x88>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800144c:	4b13      	ldr	r3, [pc, #76]	; (800149c <HAL_TIM_IC_MspInit+0x88>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	4a12      	ldr	r2, [pc, #72]	; (800149c <HAL_TIM_IC_MspInit+0x88>)
 8001452:	f043 0304 	orr.w	r3, r3, #4
 8001456:	6193      	str	r3, [r2, #24]
 8001458:	4b10      	ldr	r3, [pc, #64]	; (800149c <HAL_TIM_IC_MspInit+0x88>)
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	f003 0304 	and.w	r3, r3, #4
 8001460:	60bb      	str	r3, [r7, #8]
 8001462:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001464:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001468:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	4619      	mov	r1, r3
 8001478:	4809      	ldr	r0, [pc, #36]	; (80014a0 <HAL_TIM_IC_MspInit+0x8c>)
 800147a:	f000 fe89 	bl	8002190 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800147e:	2200      	movs	r2, #0
 8001480:	2100      	movs	r1, #0
 8001482:	201b      	movs	r0, #27
 8001484:	f000 fced 	bl	8001e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001488:	201b      	movs	r0, #27
 800148a:	f000 fd06 	bl	8001e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800148e:	bf00      	nop
 8001490:	3720      	adds	r7, #32
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40012c00 	.word	0x40012c00
 800149c:	40021000 	.word	0x40021000
 80014a0:	40010800 	.word	0x40010800

080014a4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80014a8:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014aa:	4a12      	ldr	r2, [pc, #72]	; (80014f4 <MX_USART2_UART_Init+0x50>)
 80014ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014ae:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014bc:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014c8:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014ca:	220c      	movs	r2, #12
 80014cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ce:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014da:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014dc:	f002 fe38 	bl	8004150 <HAL_UART_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014e6:	f7ff fe82 	bl	80011ee <Error_Handler>
  }

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000324 	.word	0x20000324
 80014f4:	40004400 	.word	0x40004400

080014f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001500:	f107 0310 	add.w	r3, r7, #16
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a1b      	ldr	r2, [pc, #108]	; (8001580 <HAL_UART_MspInit+0x88>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d12f      	bne.n	8001578 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001518:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <HAL_UART_MspInit+0x8c>)
 800151a:	69db      	ldr	r3, [r3, #28]
 800151c:	4a19      	ldr	r2, [pc, #100]	; (8001584 <HAL_UART_MspInit+0x8c>)
 800151e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001522:	61d3      	str	r3, [r2, #28]
 8001524:	4b17      	ldr	r3, [pc, #92]	; (8001584 <HAL_UART_MspInit+0x8c>)
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800152c:	60fb      	str	r3, [r7, #12]
 800152e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001530:	4b14      	ldr	r3, [pc, #80]	; (8001584 <HAL_UART_MspInit+0x8c>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	4a13      	ldr	r2, [pc, #76]	; (8001584 <HAL_UART_MspInit+0x8c>)
 8001536:	f043 0304 	orr.w	r3, r3, #4
 800153a:	6193      	str	r3, [r2, #24]
 800153c:	4b11      	ldr	r3, [pc, #68]	; (8001584 <HAL_UART_MspInit+0x8c>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	f003 0304 	and.w	r3, r3, #4
 8001544:	60bb      	str	r3, [r7, #8]
 8001546:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001548:	2304      	movs	r3, #4
 800154a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154c:	2302      	movs	r3, #2
 800154e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001550:	2303      	movs	r3, #3
 8001552:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001554:	f107 0310 	add.w	r3, r7, #16
 8001558:	4619      	mov	r1, r3
 800155a:	480b      	ldr	r0, [pc, #44]	; (8001588 <HAL_UART_MspInit+0x90>)
 800155c:	f000 fe18 	bl	8002190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001560:	2308      	movs	r3, #8
 8001562:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156c:	f107 0310 	add.w	r3, r7, #16
 8001570:	4619      	mov	r1, r3
 8001572:	4805      	ldr	r0, [pc, #20]	; (8001588 <HAL_UART_MspInit+0x90>)
 8001574:	f000 fe0c 	bl	8002190 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001578:	bf00      	nop
 800157a:	3720      	adds	r7, #32
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40004400 	.word	0x40004400
 8001584:	40021000 	.word	0x40021000
 8001588:	40010800 	.word	0x40010800

0800158c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800158c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800158e:	e003      	b.n	8001598 <LoopCopyDataInit>

08001590 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001590:	4b0b      	ldr	r3, [pc, #44]	; (80015c0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001592:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001594:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001596:	3104      	adds	r1, #4

08001598 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001598:	480a      	ldr	r0, [pc, #40]	; (80015c4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800159a:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800159c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800159e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80015a0:	d3f6      	bcc.n	8001590 <CopyDataInit>
  ldr r2, =_sbss
 80015a2:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80015a4:	e002      	b.n	80015ac <LoopFillZerobss>

080015a6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80015a6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80015a8:	f842 3b04 	str.w	r3, [r2], #4

080015ac <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80015ac:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80015ae:	429a      	cmp	r2, r3
  bcc FillZerobss
 80015b0:	d3f9      	bcc.n	80015a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80015b2:	f7ff fed3 	bl	800135c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015b6:	f002 ff5f 	bl	8004478 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015ba:	f7ff fd61 	bl	8001080 <main>
  bx lr
 80015be:	4770      	bx	lr
  ldr r3, =_sidata
 80015c0:	08008258 	.word	0x08008258
  ldr r0, =_sdata
 80015c4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80015c8:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 80015cc:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 80015d0:	2000036c 	.word	0x2000036c

080015d4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015d4:	e7fe      	b.n	80015d4 <CAN1_RX1_IRQHandler>
	...

080015d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <HAL_Init+0x28>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a07      	ldr	r2, [pc, #28]	; (8001600 <HAL_Init+0x28>)
 80015e2:	f043 0310 	orr.w	r3, r3, #16
 80015e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015e8:	2003      	movs	r0, #3
 80015ea:	f000 fc2f 	bl	8001e4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ee:	2000      	movs	r0, #0
 80015f0:	f000 f808 	bl	8001604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015f4:	f7ff fe02 	bl	80011fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40022000 	.word	0x40022000

08001604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800160c:	4b12      	ldr	r3, [pc, #72]	; (8001658 <HAL_InitTick+0x54>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <HAL_InitTick+0x58>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	4619      	mov	r1, r3
 8001616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800161a:	fbb3 f3f1 	udiv	r3, r3, r1
 800161e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001622:	4618      	mov	r0, r3
 8001624:	f000 fc47 	bl	8001eb6 <HAL_SYSTICK_Config>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e00e      	b.n	8001650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b0f      	cmp	r3, #15
 8001636:	d80a      	bhi.n	800164e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001638:	2200      	movs	r2, #0
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	f04f 30ff 	mov.w	r0, #4294967295
 8001640:	f000 fc0f 	bl	8001e62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001644:	4a06      	ldr	r2, [pc, #24]	; (8001660 <HAL_InitTick+0x5c>)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800164a:	2300      	movs	r3, #0
 800164c:	e000      	b.n	8001650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
}
 8001650:	4618      	mov	r0, r3
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20000000 	.word	0x20000000
 800165c:	20000008 	.word	0x20000008
 8001660:	20000004 	.word	0x20000004

08001664 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001668:	4b05      	ldr	r3, [pc, #20]	; (8001680 <HAL_IncTick+0x1c>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	461a      	mov	r2, r3
 800166e:	4b05      	ldr	r3, [pc, #20]	; (8001684 <HAL_IncTick+0x20>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4413      	add	r3, r2
 8001674:	4a03      	ldr	r2, [pc, #12]	; (8001684 <HAL_IncTick+0x20>)
 8001676:	6013      	str	r3, [r2, #0]
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr
 8001680:	20000008 	.word	0x20000008
 8001684:	20000364 	.word	0x20000364

08001688 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  return uwTick;
 800168c:	4b02      	ldr	r3, [pc, #8]	; (8001698 <HAL_GetTick+0x10>)
 800168e:	681b      	ldr	r3, [r3, #0]
}
 8001690:	4618      	mov	r0, r3
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr
 8001698:	20000364 	.word	0x20000364

0800169c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016a4:	f7ff fff0 	bl	8001688 <HAL_GetTick>
 80016a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b4:	d005      	beq.n	80016c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016b6:	4b09      	ldr	r3, [pc, #36]	; (80016dc <HAL_Delay+0x40>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	461a      	mov	r2, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	4413      	add	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016c2:	bf00      	nop
 80016c4:	f7ff ffe0 	bl	8001688 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d8f7      	bhi.n	80016c4 <HAL_Delay+0x28>
  {
  }
}
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20000008 	.word	0x20000008

080016e0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016e8:	2300      	movs	r3, #0
 80016ea:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80016ec:	2300      	movs	r3, #0
 80016ee:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80016f4:	2300      	movs	r3, #0
 80016f6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d101      	bne.n	8001702 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e0be      	b.n	8001880 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800170c:	2b00      	cmp	r3, #0
 800170e:	d109      	bne.n	8001724 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7ff fa70 	bl	8000c04 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f000 fa81 	bl	8001c2c <ADC_ConversionStop_Disable>
 800172a:	4603      	mov	r3, r0
 800172c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001732:	f003 0310 	and.w	r3, r3, #16
 8001736:	2b00      	cmp	r3, #0
 8001738:	f040 8099 	bne.w	800186e <HAL_ADC_Init+0x18e>
 800173c:	7dfb      	ldrb	r3, [r7, #23]
 800173e:	2b00      	cmp	r3, #0
 8001740:	f040 8095 	bne.w	800186e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001748:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800174c:	f023 0302 	bic.w	r3, r3, #2
 8001750:	f043 0202 	orr.w	r2, r3, #2
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001760:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	7b1b      	ldrb	r3, [r3, #12]
 8001766:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001768:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	4313      	orrs	r3, r2
 800176e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001778:	d003      	beq.n	8001782 <HAL_ADC_Init+0xa2>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	2b01      	cmp	r3, #1
 8001780:	d102      	bne.n	8001788 <HAL_ADC_Init+0xa8>
 8001782:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001786:	e000      	b.n	800178a <HAL_ADC_Init+0xaa>
 8001788:	2300      	movs	r3, #0
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	4313      	orrs	r3, r2
 800178e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	7d1b      	ldrb	r3, [r3, #20]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d119      	bne.n	80017cc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	7b1b      	ldrb	r3, [r3, #12]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d109      	bne.n	80017b4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	3b01      	subs	r3, #1
 80017a6:	035a      	lsls	r2, r3, #13
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017b0:	613b      	str	r3, [r7, #16]
 80017b2:	e00b      	b.n	80017cc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b8:	f043 0220 	orr.w	r2, r3, #32
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c4:	f043 0201 	orr.w	r2, r3, #1
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	430a      	orrs	r2, r1
 80017de:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	689a      	ldr	r2, [r3, #8]
 80017e6:	4b28      	ldr	r3, [pc, #160]	; (8001888 <HAL_ADC_Init+0x1a8>)
 80017e8:	4013      	ands	r3, r2
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	6812      	ldr	r2, [r2, #0]
 80017ee:	68b9      	ldr	r1, [r7, #8]
 80017f0:	430b      	orrs	r3, r1
 80017f2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017fc:	d003      	beq.n	8001806 <HAL_ADC_Init+0x126>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d104      	bne.n	8001810 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	3b01      	subs	r3, #1
 800180c:	051b      	lsls	r3, r3, #20
 800180e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001816:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	430a      	orrs	r2, r1
 8001822:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	689a      	ldr	r2, [r3, #8]
 800182a:	4b18      	ldr	r3, [pc, #96]	; (800188c <HAL_ADC_Init+0x1ac>)
 800182c:	4013      	ands	r3, r2
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	429a      	cmp	r2, r3
 8001832:	d10b      	bne.n	800184c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2200      	movs	r2, #0
 8001838:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800183e:	f023 0303 	bic.w	r3, r3, #3
 8001842:	f043 0201 	orr.w	r2, r3, #1
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800184a:	e018      	b.n	800187e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001850:	f023 0312 	bic.w	r3, r3, #18
 8001854:	f043 0210 	orr.w	r2, r3, #16
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001860:	f043 0201 	orr.w	r2, r3, #1
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800186c:	e007      	b.n	800187e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001872:	f043 0210 	orr.w	r2, r3, #16
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800187e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001880:	4618      	mov	r0, r3
 8001882:	3718      	adds	r7, #24
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	ffe1f7fd 	.word	0xffe1f7fd
 800188c:	ff1f0efe 	.word	0xff1f0efe

08001890 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f003 0320 	and.w	r3, r3, #32
 80018a2:	2b20      	cmp	r3, #32
 80018a4:	d140      	bne.n	8001928 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d139      	bne.n	8001928 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b8:	f003 0310 	and.w	r3, r3, #16
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d105      	bne.n	80018cc <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80018d6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80018da:	d11d      	bne.n	8001918 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d119      	bne.n	8001918 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f022 0220 	bic.w	r2, r2, #32
 80018f2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001904:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d105      	bne.n	8001918 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001910:	f043 0201 	orr.w	r2, r3, #1
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f000 f87c 	bl	8001a16 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f06f 0212 	mvn.w	r2, #18
 8001926:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001932:	2b80      	cmp	r3, #128	; 0x80
 8001934:	d14f      	bne.n	80019d6 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0304 	and.w	r3, r3, #4
 8001940:	2b04      	cmp	r3, #4
 8001942:	d148      	bne.n	80019d6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001948:	f003 0310 	and.w	r3, r3, #16
 800194c:	2b00      	cmp	r3, #0
 800194e:	d105      	bne.n	800195c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001954:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001966:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800196a:	d012      	beq.n	8001992 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001976:	2b00      	cmp	r3, #0
 8001978:	d125      	bne.n	80019c6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001984:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001988:	d11d      	bne.n	80019c6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800198e:	2b00      	cmp	r3, #0
 8001990:	d119      	bne.n	80019c6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019a0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d105      	bne.n	80019c6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019be:	f043 0201 	orr.w	r2, r3, #1
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f000 f96a 	bl	8001ca0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f06f 020c 	mvn.w	r2, #12
 80019d4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019e0:	2b40      	cmp	r3, #64	; 0x40
 80019e2:	d114      	bne.n	8001a0e <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d10d      	bne.n	8001a0e <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f000 f812 	bl	8001a28 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f06f 0201 	mvn.w	r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a16:	b480      	push	{r7}
 8001a18:	b083      	sub	sp, #12
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr

08001a28 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001a30:	bf00      	nop
 8001a32:	370c      	adds	r7, #12
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bc80      	pop	{r7}
 8001a38:	4770      	bx	lr
	...

08001a3c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a46:	2300      	movs	r3, #0
 8001a48:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d101      	bne.n	8001a5c <HAL_ADC_ConfigChannel+0x20>
 8001a58:	2302      	movs	r3, #2
 8001a5a:	e0dc      	b.n	8001c16 <HAL_ADC_ConfigChannel+0x1da>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2201      	movs	r2, #1
 8001a60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	2b06      	cmp	r3, #6
 8001a6a:	d81c      	bhi.n	8001aa6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685a      	ldr	r2, [r3, #4]
 8001a76:	4613      	mov	r3, r2
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	4413      	add	r3, r2
 8001a7c:	3b05      	subs	r3, #5
 8001a7e:	221f      	movs	r2, #31
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	43db      	mvns	r3, r3
 8001a86:	4019      	ands	r1, r3
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	6818      	ldr	r0, [r3, #0]
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685a      	ldr	r2, [r3, #4]
 8001a90:	4613      	mov	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	3b05      	subs	r3, #5
 8001a98:	fa00 f203 	lsl.w	r2, r0, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	635a      	str	r2, [r3, #52]	; 0x34
 8001aa4:	e03c      	b.n	8001b20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b0c      	cmp	r3, #12
 8001aac:	d81c      	bhi.n	8001ae8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685a      	ldr	r2, [r3, #4]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	3b23      	subs	r3, #35	; 0x23
 8001ac0:	221f      	movs	r2, #31
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	43db      	mvns	r3, r3
 8001ac8:	4019      	ands	r1, r3
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	6818      	ldr	r0, [r3, #0]
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685a      	ldr	r2, [r3, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	4413      	add	r3, r2
 8001ad8:	3b23      	subs	r3, #35	; 0x23
 8001ada:	fa00 f203 	lsl.w	r2, r0, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	631a      	str	r2, [r3, #48]	; 0x30
 8001ae6:	e01b      	b.n	8001b20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685a      	ldr	r2, [r3, #4]
 8001af2:	4613      	mov	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	4413      	add	r3, r2
 8001af8:	3b41      	subs	r3, #65	; 0x41
 8001afa:	221f      	movs	r2, #31
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	4019      	ands	r1, r3
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	6818      	ldr	r0, [r3, #0]
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685a      	ldr	r2, [r3, #4]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4413      	add	r3, r2
 8001b12:	3b41      	subs	r3, #65	; 0x41
 8001b14:	fa00 f203 	lsl.w	r2, r0, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b09      	cmp	r3, #9
 8001b26:	d91c      	bls.n	8001b62 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68d9      	ldr	r1, [r3, #12]
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	4613      	mov	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	4413      	add	r3, r2
 8001b38:	3b1e      	subs	r3, #30
 8001b3a:	2207      	movs	r2, #7
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	4019      	ands	r1, r3
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	6898      	ldr	r0, [r3, #8]
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	4413      	add	r3, r2
 8001b52:	3b1e      	subs	r3, #30
 8001b54:	fa00 f203 	lsl.w	r2, r0, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	60da      	str	r2, [r3, #12]
 8001b60:	e019      	b.n	8001b96 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	6919      	ldr	r1, [r3, #16]
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	4413      	add	r3, r2
 8001b72:	2207      	movs	r2, #7
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	4019      	ands	r1, r3
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	6898      	ldr	r0, [r3, #8]
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	4613      	mov	r3, r2
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	4413      	add	r3, r2
 8001b8a:	fa00 f203 	lsl.w	r2, r0, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	430a      	orrs	r2, r1
 8001b94:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2b10      	cmp	r3, #16
 8001b9c:	d003      	beq.n	8001ba6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ba2:	2b11      	cmp	r3, #17
 8001ba4:	d132      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a1d      	ldr	r2, [pc, #116]	; (8001c20 <HAL_ADC_ConfigChannel+0x1e4>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d125      	bne.n	8001bfc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d126      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001bcc:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2b10      	cmp	r3, #16
 8001bd4:	d11a      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bd6:	4b13      	ldr	r3, [pc, #76]	; (8001c24 <HAL_ADC_ConfigChannel+0x1e8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a13      	ldr	r2, [pc, #76]	; (8001c28 <HAL_ADC_ConfigChannel+0x1ec>)
 8001bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8001be0:	0c9a      	lsrs	r2, r3, #18
 8001be2:	4613      	mov	r3, r2
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001bec:	e002      	b.n	8001bf4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	3b01      	subs	r3, #1
 8001bf2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1f9      	bne.n	8001bee <HAL_ADC_ConfigChannel+0x1b2>
 8001bfa:	e007      	b.n	8001c0c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c00:	f043 0220 	orr.w	r2, r3, #32
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr
 8001c20:	40012400 	.word	0x40012400
 8001c24:	20000000 	.word	0x20000000
 8001c28:	431bde83 	.word	0x431bde83

08001c2c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d127      	bne.n	8001c96 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 0201 	bic.w	r2, r2, #1
 8001c54:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c56:	f7ff fd17 	bl	8001688 <HAL_GetTick>
 8001c5a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c5c:	e014      	b.n	8001c88 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001c5e:	f7ff fd13 	bl	8001688 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d90d      	bls.n	8001c88 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c70:	f043 0210 	orr.w	r2, r3, #16
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c7c:	f043 0201 	orr.w	r2, r3, #1
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e007      	b.n	8001c98 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d0e3      	beq.n	8001c5e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bc80      	pop	{r7}
 8001cb0:	4770      	bx	lr
	...

08001cb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cca:	68ba      	ldr	r2, [r7, #8]
 8001ccc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ce6:	4a04      	ldr	r2, [pc, #16]	; (8001cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	60d3      	str	r3, [r2, #12]
}
 8001cec:	bf00      	nop
 8001cee:	3714      	adds	r7, #20
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	e000ed00 	.word	0xe000ed00

08001cfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d00:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <__NVIC_GetPriorityGrouping+0x18>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	0a1b      	lsrs	r3, r3, #8
 8001d06:	f003 0307 	and.w	r3, r3, #7
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bc80      	pop	{r7}
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	db0b      	blt.n	8001d42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	f003 021f 	and.w	r2, r3, #31
 8001d30:	4906      	ldr	r1, [pc, #24]	; (8001d4c <__NVIC_EnableIRQ+0x34>)
 8001d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d36:	095b      	lsrs	r3, r3, #5
 8001d38:	2001      	movs	r0, #1
 8001d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr
 8001d4c:	e000e100 	.word	0xe000e100

08001d50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	6039      	str	r1, [r7, #0]
 8001d5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	db0a      	blt.n	8001d7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	b2da      	uxtb	r2, r3
 8001d68:	490c      	ldr	r1, [pc, #48]	; (8001d9c <__NVIC_SetPriority+0x4c>)
 8001d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6e:	0112      	lsls	r2, r2, #4
 8001d70:	b2d2      	uxtb	r2, r2
 8001d72:	440b      	add	r3, r1
 8001d74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d78:	e00a      	b.n	8001d90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	4908      	ldr	r1, [pc, #32]	; (8001da0 <__NVIC_SetPriority+0x50>)
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	f003 030f 	and.w	r3, r3, #15
 8001d86:	3b04      	subs	r3, #4
 8001d88:	0112      	lsls	r2, r2, #4
 8001d8a:	b2d2      	uxtb	r2, r2
 8001d8c:	440b      	add	r3, r1
 8001d8e:	761a      	strb	r2, [r3, #24]
}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bc80      	pop	{r7}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	e000e100 	.word	0xe000e100
 8001da0:	e000ed00 	.word	0xe000ed00

08001da4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b089      	sub	sp, #36	; 0x24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	f1c3 0307 	rsb	r3, r3, #7
 8001dbe:	2b04      	cmp	r3, #4
 8001dc0:	bf28      	it	cs
 8001dc2:	2304      	movcs	r3, #4
 8001dc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	3304      	adds	r3, #4
 8001dca:	2b06      	cmp	r3, #6
 8001dcc:	d902      	bls.n	8001dd4 <NVIC_EncodePriority+0x30>
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	3b03      	subs	r3, #3
 8001dd2:	e000      	b.n	8001dd6 <NVIC_EncodePriority+0x32>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	43da      	mvns	r2, r3
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	401a      	ands	r2, r3
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dec:	f04f 31ff 	mov.w	r1, #4294967295
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	fa01 f303 	lsl.w	r3, r1, r3
 8001df6:	43d9      	mvns	r1, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dfc:	4313      	orrs	r3, r2
         );
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3724      	adds	r7, #36	; 0x24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr

08001e08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e18:	d301      	bcc.n	8001e1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e00f      	b.n	8001e3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e1e:	4a0a      	ldr	r2, [pc, #40]	; (8001e48 <SysTick_Config+0x40>)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	3b01      	subs	r3, #1
 8001e24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e26:	210f      	movs	r1, #15
 8001e28:	f04f 30ff 	mov.w	r0, #4294967295
 8001e2c:	f7ff ff90 	bl	8001d50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e30:	4b05      	ldr	r3, [pc, #20]	; (8001e48 <SysTick_Config+0x40>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e36:	4b04      	ldr	r3, [pc, #16]	; (8001e48 <SysTick_Config+0x40>)
 8001e38:	2207      	movs	r2, #7
 8001e3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	e000e010 	.word	0xe000e010

08001e4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f7ff ff2d 	bl	8001cb4 <__NVIC_SetPriorityGrouping>
}
 8001e5a:	bf00      	nop
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b086      	sub	sp, #24
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	4603      	mov	r3, r0
 8001e6a:	60b9      	str	r1, [r7, #8]
 8001e6c:	607a      	str	r2, [r7, #4]
 8001e6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e74:	f7ff ff42 	bl	8001cfc <__NVIC_GetPriorityGrouping>
 8001e78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	68b9      	ldr	r1, [r7, #8]
 8001e7e:	6978      	ldr	r0, [r7, #20]
 8001e80:	f7ff ff90 	bl	8001da4 <NVIC_EncodePriority>
 8001e84:	4602      	mov	r2, r0
 8001e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff ff5f 	bl	8001d50 <__NVIC_SetPriority>
}
 8001e92:	bf00      	nop
 8001e94:	3718      	adds	r7, #24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b082      	sub	sp, #8
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff ff35 	bl	8001d18 <__NVIC_EnableIRQ>
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b082      	sub	sp, #8
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f7ff ffa2 	bl	8001e08 <SysTick_Config>
 8001ec4:	4603      	mov	r3, r0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
	...

08001ed0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d101      	bne.n	8001ee6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e043      	b.n	8001f6e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	461a      	mov	r2, r3
 8001eec:	4b22      	ldr	r3, [pc, #136]	; (8001f78 <HAL_DMA_Init+0xa8>)
 8001eee:	4413      	add	r3, r2
 8001ef0:	4a22      	ldr	r2, [pc, #136]	; (8001f7c <HAL_DMA_Init+0xac>)
 8001ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef6:	091b      	lsrs	r3, r3, #4
 8001ef8:	009a      	lsls	r2, r3, #2
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a1f      	ldr	r2, [pc, #124]	; (8001f80 <HAL_DMA_Init+0xb0>)
 8001f02:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2202      	movs	r2, #2
 8001f08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f1a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001f1e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f48:	68fa      	ldr	r2, [r7, #12]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3714      	adds	r7, #20
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr
 8001f78:	bffdfff8 	.word	0xbffdfff8
 8001f7c:	cccccccd 	.word	0xcccccccd
 8001f80:	40020000 	.word	0x40020000

08001f84 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa0:	2204      	movs	r2, #4
 8001fa2:	409a      	lsls	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d04f      	beq.n	800204c <HAL_DMA_IRQHandler+0xc8>
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d04a      	beq.n	800204c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0320 	and.w	r3, r3, #32
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d107      	bne.n	8001fd4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 0204 	bic.w	r2, r2, #4
 8001fd2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a66      	ldr	r2, [pc, #408]	; (8002174 <HAL_DMA_IRQHandler+0x1f0>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d029      	beq.n	8002032 <HAL_DMA_IRQHandler+0xae>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a65      	ldr	r2, [pc, #404]	; (8002178 <HAL_DMA_IRQHandler+0x1f4>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d022      	beq.n	800202e <HAL_DMA_IRQHandler+0xaa>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a63      	ldr	r2, [pc, #396]	; (800217c <HAL_DMA_IRQHandler+0x1f8>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d01a      	beq.n	8002028 <HAL_DMA_IRQHandler+0xa4>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a62      	ldr	r2, [pc, #392]	; (8002180 <HAL_DMA_IRQHandler+0x1fc>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d012      	beq.n	8002022 <HAL_DMA_IRQHandler+0x9e>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a60      	ldr	r2, [pc, #384]	; (8002184 <HAL_DMA_IRQHandler+0x200>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d00a      	beq.n	800201c <HAL_DMA_IRQHandler+0x98>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a5f      	ldr	r2, [pc, #380]	; (8002188 <HAL_DMA_IRQHandler+0x204>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d102      	bne.n	8002016 <HAL_DMA_IRQHandler+0x92>
 8002010:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002014:	e00e      	b.n	8002034 <HAL_DMA_IRQHandler+0xb0>
 8002016:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800201a:	e00b      	b.n	8002034 <HAL_DMA_IRQHandler+0xb0>
 800201c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002020:	e008      	b.n	8002034 <HAL_DMA_IRQHandler+0xb0>
 8002022:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002026:	e005      	b.n	8002034 <HAL_DMA_IRQHandler+0xb0>
 8002028:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800202c:	e002      	b.n	8002034 <HAL_DMA_IRQHandler+0xb0>
 800202e:	2340      	movs	r3, #64	; 0x40
 8002030:	e000      	b.n	8002034 <HAL_DMA_IRQHandler+0xb0>
 8002032:	2304      	movs	r3, #4
 8002034:	4a55      	ldr	r2, [pc, #340]	; (800218c <HAL_DMA_IRQHandler+0x208>)
 8002036:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203c:	2b00      	cmp	r3, #0
 800203e:	f000 8094 	beq.w	800216a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800204a:	e08e      	b.n	800216a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002050:	2202      	movs	r2, #2
 8002052:	409a      	lsls	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4013      	ands	r3, r2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d056      	beq.n	800210a <HAL_DMA_IRQHandler+0x186>
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	d051      	beq.n	800210a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0320 	and.w	r3, r3, #32
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10b      	bne.n	800208c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 020a 	bic.w	r2, r2, #10
 8002082:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a38      	ldr	r2, [pc, #224]	; (8002174 <HAL_DMA_IRQHandler+0x1f0>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d029      	beq.n	80020ea <HAL_DMA_IRQHandler+0x166>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a37      	ldr	r2, [pc, #220]	; (8002178 <HAL_DMA_IRQHandler+0x1f4>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d022      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x162>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a35      	ldr	r2, [pc, #212]	; (800217c <HAL_DMA_IRQHandler+0x1f8>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d01a      	beq.n	80020e0 <HAL_DMA_IRQHandler+0x15c>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a34      	ldr	r2, [pc, #208]	; (8002180 <HAL_DMA_IRQHandler+0x1fc>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d012      	beq.n	80020da <HAL_DMA_IRQHandler+0x156>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a32      	ldr	r2, [pc, #200]	; (8002184 <HAL_DMA_IRQHandler+0x200>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d00a      	beq.n	80020d4 <HAL_DMA_IRQHandler+0x150>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a31      	ldr	r2, [pc, #196]	; (8002188 <HAL_DMA_IRQHandler+0x204>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d102      	bne.n	80020ce <HAL_DMA_IRQHandler+0x14a>
 80020c8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80020cc:	e00e      	b.n	80020ec <HAL_DMA_IRQHandler+0x168>
 80020ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020d2:	e00b      	b.n	80020ec <HAL_DMA_IRQHandler+0x168>
 80020d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020d8:	e008      	b.n	80020ec <HAL_DMA_IRQHandler+0x168>
 80020da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020de:	e005      	b.n	80020ec <HAL_DMA_IRQHandler+0x168>
 80020e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020e4:	e002      	b.n	80020ec <HAL_DMA_IRQHandler+0x168>
 80020e6:	2320      	movs	r3, #32
 80020e8:	e000      	b.n	80020ec <HAL_DMA_IRQHandler+0x168>
 80020ea:	2302      	movs	r3, #2
 80020ec:	4a27      	ldr	r2, [pc, #156]	; (800218c <HAL_DMA_IRQHandler+0x208>)
 80020ee:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d034      	beq.n	800216a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002108:	e02f      	b.n	800216a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	2208      	movs	r2, #8
 8002110:	409a      	lsls	r2, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	4013      	ands	r3, r2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d028      	beq.n	800216c <HAL_DMA_IRQHandler+0x1e8>
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	f003 0308 	and.w	r3, r3, #8
 8002120:	2b00      	cmp	r3, #0
 8002122:	d023      	beq.n	800216c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f022 020e 	bic.w	r2, r2, #14
 8002132:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800213c:	2101      	movs	r1, #1
 800213e:	fa01 f202 	lsl.w	r2, r1, r2
 8002142:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2201      	movs	r2, #1
 8002148:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2201      	movs	r2, #1
 800214e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	2b00      	cmp	r3, #0
 8002160:	d004      	beq.n	800216c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	4798      	blx	r3
    }
  }
  return;
 800216a:	bf00      	nop
 800216c:	bf00      	nop
}
 800216e:	3710      	adds	r7, #16
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40020008 	.word	0x40020008
 8002178:	4002001c 	.word	0x4002001c
 800217c:	40020030 	.word	0x40020030
 8002180:	40020044 	.word	0x40020044
 8002184:	40020058 	.word	0x40020058
 8002188:	4002006c 	.word	0x4002006c
 800218c:	40020000 	.word	0x40020000

08002190 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002190:	b480      	push	{r7}
 8002192:	b08b      	sub	sp, #44	; 0x2c
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800219a:	2300      	movs	r3, #0
 800219c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800219e:	2300      	movs	r3, #0
 80021a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021a2:	e127      	b.n	80023f4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021a4:	2201      	movs	r2, #1
 80021a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	69fa      	ldr	r2, [r7, #28]
 80021b4:	4013      	ands	r3, r2
 80021b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	429a      	cmp	r2, r3
 80021be:	f040 8116 	bne.w	80023ee <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b12      	cmp	r3, #18
 80021c8:	d034      	beq.n	8002234 <HAL_GPIO_Init+0xa4>
 80021ca:	2b12      	cmp	r3, #18
 80021cc:	d80d      	bhi.n	80021ea <HAL_GPIO_Init+0x5a>
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d02b      	beq.n	800222a <HAL_GPIO_Init+0x9a>
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d804      	bhi.n	80021e0 <HAL_GPIO_Init+0x50>
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d031      	beq.n	800223e <HAL_GPIO_Init+0xae>
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d01c      	beq.n	8002218 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021de:	e048      	b.n	8002272 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80021e0:	2b03      	cmp	r3, #3
 80021e2:	d043      	beq.n	800226c <HAL_GPIO_Init+0xdc>
 80021e4:	2b11      	cmp	r3, #17
 80021e6:	d01b      	beq.n	8002220 <HAL_GPIO_Init+0x90>
          break;
 80021e8:	e043      	b.n	8002272 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80021ea:	4a89      	ldr	r2, [pc, #548]	; (8002410 <HAL_GPIO_Init+0x280>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d026      	beq.n	800223e <HAL_GPIO_Init+0xae>
 80021f0:	4a87      	ldr	r2, [pc, #540]	; (8002410 <HAL_GPIO_Init+0x280>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d806      	bhi.n	8002204 <HAL_GPIO_Init+0x74>
 80021f6:	4a87      	ldr	r2, [pc, #540]	; (8002414 <HAL_GPIO_Init+0x284>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d020      	beq.n	800223e <HAL_GPIO_Init+0xae>
 80021fc:	4a86      	ldr	r2, [pc, #536]	; (8002418 <HAL_GPIO_Init+0x288>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d01d      	beq.n	800223e <HAL_GPIO_Init+0xae>
          break;
 8002202:	e036      	b.n	8002272 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002204:	4a85      	ldr	r2, [pc, #532]	; (800241c <HAL_GPIO_Init+0x28c>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d019      	beq.n	800223e <HAL_GPIO_Init+0xae>
 800220a:	4a85      	ldr	r2, [pc, #532]	; (8002420 <HAL_GPIO_Init+0x290>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d016      	beq.n	800223e <HAL_GPIO_Init+0xae>
 8002210:	4a84      	ldr	r2, [pc, #528]	; (8002424 <HAL_GPIO_Init+0x294>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d013      	beq.n	800223e <HAL_GPIO_Init+0xae>
          break;
 8002216:	e02c      	b.n	8002272 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	623b      	str	r3, [r7, #32]
          break;
 800221e:	e028      	b.n	8002272 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	3304      	adds	r3, #4
 8002226:	623b      	str	r3, [r7, #32]
          break;
 8002228:	e023      	b.n	8002272 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	3308      	adds	r3, #8
 8002230:	623b      	str	r3, [r7, #32]
          break;
 8002232:	e01e      	b.n	8002272 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	330c      	adds	r3, #12
 800223a:	623b      	str	r3, [r7, #32]
          break;
 800223c:	e019      	b.n	8002272 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d102      	bne.n	800224c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002246:	2304      	movs	r3, #4
 8002248:	623b      	str	r3, [r7, #32]
          break;
 800224a:	e012      	b.n	8002272 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d105      	bne.n	8002260 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002254:	2308      	movs	r3, #8
 8002256:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69fa      	ldr	r2, [r7, #28]
 800225c:	611a      	str	r2, [r3, #16]
          break;
 800225e:	e008      	b.n	8002272 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002260:	2308      	movs	r3, #8
 8002262:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	69fa      	ldr	r2, [r7, #28]
 8002268:	615a      	str	r2, [r3, #20]
          break;
 800226a:	e002      	b.n	8002272 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800226c:	2300      	movs	r3, #0
 800226e:	623b      	str	r3, [r7, #32]
          break;
 8002270:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	2bff      	cmp	r3, #255	; 0xff
 8002276:	d801      	bhi.n	800227c <HAL_GPIO_Init+0xec>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	e001      	b.n	8002280 <HAL_GPIO_Init+0xf0>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	3304      	adds	r3, #4
 8002280:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	2bff      	cmp	r3, #255	; 0xff
 8002286:	d802      	bhi.n	800228e <HAL_GPIO_Init+0xfe>
 8002288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	e002      	b.n	8002294 <HAL_GPIO_Init+0x104>
 800228e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002290:	3b08      	subs	r3, #8
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	210f      	movs	r1, #15
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	fa01 f303 	lsl.w	r3, r1, r3
 80022a2:	43db      	mvns	r3, r3
 80022a4:	401a      	ands	r2, r3
 80022a6:	6a39      	ldr	r1, [r7, #32]
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	fa01 f303 	lsl.w	r3, r1, r3
 80022ae:	431a      	orrs	r2, r3
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	f000 8096 	beq.w	80023ee <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80022c2:	4b59      	ldr	r3, [pc, #356]	; (8002428 <HAL_GPIO_Init+0x298>)
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	4a58      	ldr	r2, [pc, #352]	; (8002428 <HAL_GPIO_Init+0x298>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	6193      	str	r3, [r2, #24]
 80022ce:	4b56      	ldr	r3, [pc, #344]	; (8002428 <HAL_GPIO_Init+0x298>)
 80022d0:	699b      	ldr	r3, [r3, #24]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	60bb      	str	r3, [r7, #8]
 80022d8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80022da:	4a54      	ldr	r2, [pc, #336]	; (800242c <HAL_GPIO_Init+0x29c>)
 80022dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022de:	089b      	lsrs	r3, r3, #2
 80022e0:	3302      	adds	r3, #2
 80022e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ea:	f003 0303 	and.w	r3, r3, #3
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	220f      	movs	r2, #15
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43db      	mvns	r3, r3
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	4013      	ands	r3, r2
 80022fc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a4b      	ldr	r2, [pc, #300]	; (8002430 <HAL_GPIO_Init+0x2a0>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d013      	beq.n	800232e <HAL_GPIO_Init+0x19e>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a4a      	ldr	r2, [pc, #296]	; (8002434 <HAL_GPIO_Init+0x2a4>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d00d      	beq.n	800232a <HAL_GPIO_Init+0x19a>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a49      	ldr	r2, [pc, #292]	; (8002438 <HAL_GPIO_Init+0x2a8>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d007      	beq.n	8002326 <HAL_GPIO_Init+0x196>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a48      	ldr	r2, [pc, #288]	; (800243c <HAL_GPIO_Init+0x2ac>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d101      	bne.n	8002322 <HAL_GPIO_Init+0x192>
 800231e:	2303      	movs	r3, #3
 8002320:	e006      	b.n	8002330 <HAL_GPIO_Init+0x1a0>
 8002322:	2304      	movs	r3, #4
 8002324:	e004      	b.n	8002330 <HAL_GPIO_Init+0x1a0>
 8002326:	2302      	movs	r3, #2
 8002328:	e002      	b.n	8002330 <HAL_GPIO_Init+0x1a0>
 800232a:	2301      	movs	r3, #1
 800232c:	e000      	b.n	8002330 <HAL_GPIO_Init+0x1a0>
 800232e:	2300      	movs	r3, #0
 8002330:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002332:	f002 0203 	and.w	r2, r2, #3
 8002336:	0092      	lsls	r2, r2, #2
 8002338:	4093      	lsls	r3, r2
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	4313      	orrs	r3, r2
 800233e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002340:	493a      	ldr	r1, [pc, #232]	; (800242c <HAL_GPIO_Init+0x29c>)
 8002342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002344:	089b      	lsrs	r3, r3, #2
 8002346:	3302      	adds	r3, #2
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d006      	beq.n	8002368 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800235a:	4b39      	ldr	r3, [pc, #228]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	4938      	ldr	r1, [pc, #224]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	4313      	orrs	r3, r2
 8002364:	600b      	str	r3, [r1, #0]
 8002366:	e006      	b.n	8002376 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002368:	4b35      	ldr	r3, [pc, #212]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	43db      	mvns	r3, r3
 8002370:	4933      	ldr	r1, [pc, #204]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 8002372:	4013      	ands	r3, r2
 8002374:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d006      	beq.n	8002390 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002382:	4b2f      	ldr	r3, [pc, #188]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	492e      	ldr	r1, [pc, #184]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	4313      	orrs	r3, r2
 800238c:	604b      	str	r3, [r1, #4]
 800238e:	e006      	b.n	800239e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002390:	4b2b      	ldr	r3, [pc, #172]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	43db      	mvns	r3, r3
 8002398:	4929      	ldr	r1, [pc, #164]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 800239a:	4013      	ands	r3, r2
 800239c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d006      	beq.n	80023b8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80023aa:	4b25      	ldr	r3, [pc, #148]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 80023ac:	689a      	ldr	r2, [r3, #8]
 80023ae:	4924      	ldr	r1, [pc, #144]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	608b      	str	r3, [r1, #8]
 80023b6:	e006      	b.n	80023c6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80023b8:	4b21      	ldr	r3, [pc, #132]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	43db      	mvns	r3, r3
 80023c0:	491f      	ldr	r1, [pc, #124]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 80023c2:	4013      	ands	r3, r2
 80023c4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d006      	beq.n	80023e0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80023d2:	4b1b      	ldr	r3, [pc, #108]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 80023d4:	68da      	ldr	r2, [r3, #12]
 80023d6:	491a      	ldr	r1, [pc, #104]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	4313      	orrs	r3, r2
 80023dc:	60cb      	str	r3, [r1, #12]
 80023de:	e006      	b.n	80023ee <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80023e0:	4b17      	ldr	r3, [pc, #92]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 80023e2:	68da      	ldr	r2, [r3, #12]
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	43db      	mvns	r3, r3
 80023e8:	4915      	ldr	r1, [pc, #84]	; (8002440 <HAL_GPIO_Init+0x2b0>)
 80023ea:	4013      	ands	r3, r2
 80023ec:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	3301      	adds	r3, #1
 80023f2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fa:	fa22 f303 	lsr.w	r3, r2, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f47f aed0 	bne.w	80021a4 <HAL_GPIO_Init+0x14>
  }
}
 8002404:	bf00      	nop
 8002406:	372c      	adds	r7, #44	; 0x2c
 8002408:	46bd      	mov	sp, r7
 800240a:	bc80      	pop	{r7}
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	10210000 	.word	0x10210000
 8002414:	10110000 	.word	0x10110000
 8002418:	10120000 	.word	0x10120000
 800241c:	10310000 	.word	0x10310000
 8002420:	10320000 	.word	0x10320000
 8002424:	10220000 	.word	0x10220000
 8002428:	40021000 	.word	0x40021000
 800242c:	40010000 	.word	0x40010000
 8002430:	40010800 	.word	0x40010800
 8002434:	40010c00 	.word	0x40010c00
 8002438:	40011000 	.word	0x40011000
 800243c:	40011400 	.word	0x40011400
 8002440:	40010400 	.word	0x40010400

08002444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	460b      	mov	r3, r1
 800244e:	807b      	strh	r3, [r7, #2]
 8002450:	4613      	mov	r3, r2
 8002452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002454:	787b      	ldrb	r3, [r7, #1]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800245a:	887a      	ldrh	r2, [r7, #2]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002460:	e003      	b.n	800246a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002462:	887b      	ldrh	r3, [r7, #2]
 8002464:	041a      	lsls	r2, r3, #16
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	611a      	str	r2, [r3, #16]
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e11f      	b.n	80026c6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800248c:	b2db      	uxtb	r3, r3
 800248e:	2b00      	cmp	r3, #0
 8002490:	d106      	bne.n	80024a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f7fe fcc6 	bl	8000e2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2224      	movs	r2, #36	; 0x24
 80024a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f022 0201 	bic.w	r2, r2, #1
 80024b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024d8:	f000 ffe0 	bl	800349c <HAL_RCC_GetPCLK1Freq>
 80024dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	4a7b      	ldr	r2, [pc, #492]	; (80026d0 <HAL_I2C_Init+0x25c>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d807      	bhi.n	80024f8 <HAL_I2C_Init+0x84>
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4a7a      	ldr	r2, [pc, #488]	; (80026d4 <HAL_I2C_Init+0x260>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	bf94      	ite	ls
 80024f0:	2301      	movls	r3, #1
 80024f2:	2300      	movhi	r3, #0
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	e006      	b.n	8002506 <HAL_I2C_Init+0x92>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	4a77      	ldr	r2, [pc, #476]	; (80026d8 <HAL_I2C_Init+0x264>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	bf94      	ite	ls
 8002500:	2301      	movls	r3, #1
 8002502:	2300      	movhi	r3, #0
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e0db      	b.n	80026c6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	4a72      	ldr	r2, [pc, #456]	; (80026dc <HAL_I2C_Init+0x268>)
 8002512:	fba2 2303 	umull	r2, r3, r2, r3
 8002516:	0c9b      	lsrs	r3, r3, #18
 8002518:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	430a      	orrs	r2, r1
 800252c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	4a64      	ldr	r2, [pc, #400]	; (80026d0 <HAL_I2C_Init+0x25c>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d802      	bhi.n	8002548 <HAL_I2C_Init+0xd4>
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	3301      	adds	r3, #1
 8002546:	e009      	b.n	800255c <HAL_I2C_Init+0xe8>
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800254e:	fb02 f303 	mul.w	r3, r2, r3
 8002552:	4a63      	ldr	r2, [pc, #396]	; (80026e0 <HAL_I2C_Init+0x26c>)
 8002554:	fba2 2303 	umull	r2, r3, r2, r3
 8002558:	099b      	lsrs	r3, r3, #6
 800255a:	3301      	adds	r3, #1
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6812      	ldr	r2, [r2, #0]
 8002560:	430b      	orrs	r3, r1
 8002562:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800256e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	4956      	ldr	r1, [pc, #344]	; (80026d0 <HAL_I2C_Init+0x25c>)
 8002578:	428b      	cmp	r3, r1
 800257a:	d80d      	bhi.n	8002598 <HAL_I2C_Init+0x124>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	1e59      	subs	r1, r3, #1
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	fbb1 f3f3 	udiv	r3, r1, r3
 800258a:	3301      	adds	r3, #1
 800258c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002590:	2b04      	cmp	r3, #4
 8002592:	bf38      	it	cc
 8002594:	2304      	movcc	r3, #4
 8002596:	e04f      	b.n	8002638 <HAL_I2C_Init+0x1c4>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d111      	bne.n	80025c4 <HAL_I2C_Init+0x150>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	1e58      	subs	r0, r3, #1
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6859      	ldr	r1, [r3, #4]
 80025a8:	460b      	mov	r3, r1
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	440b      	add	r3, r1
 80025ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80025b2:	3301      	adds	r3, #1
 80025b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	bf0c      	ite	eq
 80025bc:	2301      	moveq	r3, #1
 80025be:	2300      	movne	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	e012      	b.n	80025ea <HAL_I2C_Init+0x176>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	1e58      	subs	r0, r3, #1
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6859      	ldr	r1, [r3, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	440b      	add	r3, r1
 80025d2:	0099      	lsls	r1, r3, #2
 80025d4:	440b      	add	r3, r1
 80025d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80025da:	3301      	adds	r3, #1
 80025dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	bf0c      	ite	eq
 80025e4:	2301      	moveq	r3, #1
 80025e6:	2300      	movne	r3, #0
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <HAL_I2C_Init+0x17e>
 80025ee:	2301      	movs	r3, #1
 80025f0:	e022      	b.n	8002638 <HAL_I2C_Init+0x1c4>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d10e      	bne.n	8002618 <HAL_I2C_Init+0x1a4>
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	1e58      	subs	r0, r3, #1
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6859      	ldr	r1, [r3, #4]
 8002602:	460b      	mov	r3, r1
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	440b      	add	r3, r1
 8002608:	fbb0 f3f3 	udiv	r3, r0, r3
 800260c:	3301      	adds	r3, #1
 800260e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002612:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002616:	e00f      	b.n	8002638 <HAL_I2C_Init+0x1c4>
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	1e58      	subs	r0, r3, #1
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6859      	ldr	r1, [r3, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	440b      	add	r3, r1
 8002626:	0099      	lsls	r1, r3, #2
 8002628:	440b      	add	r3, r1
 800262a:	fbb0 f3f3 	udiv	r3, r0, r3
 800262e:	3301      	adds	r3, #1
 8002630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002634:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002638:	6879      	ldr	r1, [r7, #4]
 800263a:	6809      	ldr	r1, [r1, #0]
 800263c:	4313      	orrs	r3, r2
 800263e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	69da      	ldr	r2, [r3, #28]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	431a      	orrs	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002666:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	6911      	ldr	r1, [r2, #16]
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	68d2      	ldr	r2, [r2, #12]
 8002672:	4311      	orrs	r1, r2
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	430b      	orrs	r3, r1
 800267a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	695a      	ldr	r2, [r3, #20]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	431a      	orrs	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f042 0201 	orr.w	r2, r2, #1
 80026a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2220      	movs	r2, #32
 80026b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	000186a0 	.word	0x000186a0
 80026d4:	001e847f 	.word	0x001e847f
 80026d8:	003d08ff 	.word	0x003d08ff
 80026dc:	431bde83 	.word	0x431bde83
 80026e0:	10624dd3 	.word	0x10624dd3

080026e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b088      	sub	sp, #32
 80026e8:	af02      	add	r7, sp, #8
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	607a      	str	r2, [r7, #4]
 80026ee:	461a      	mov	r2, r3
 80026f0:	460b      	mov	r3, r1
 80026f2:	817b      	strh	r3, [r7, #10]
 80026f4:	4613      	mov	r3, r2
 80026f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026f8:	f7fe ffc6 	bl	8001688 <HAL_GetTick>
 80026fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b20      	cmp	r3, #32
 8002708:	f040 80e0 	bne.w	80028cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	2319      	movs	r3, #25
 8002712:	2201      	movs	r2, #1
 8002714:	4970      	ldr	r1, [pc, #448]	; (80028d8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f000 f964 	bl	80029e4 <I2C_WaitOnFlagUntilTimeout>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002722:	2302      	movs	r3, #2
 8002724:	e0d3      	b.n	80028ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <HAL_I2C_Master_Transmit+0x50>
 8002730:	2302      	movs	r3, #2
 8002732:	e0cc      	b.n	80028ce <HAL_I2C_Master_Transmit+0x1ea>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b01      	cmp	r3, #1
 8002748:	d007      	beq.n	800275a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f042 0201 	orr.w	r2, r2, #1
 8002758:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002768:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2221      	movs	r2, #33	; 0x21
 800276e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2210      	movs	r2, #16
 8002776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	893a      	ldrh	r2, [r7, #8]
 800278a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002790:	b29a      	uxth	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4a50      	ldr	r2, [pc, #320]	; (80028dc <HAL_I2C_Master_Transmit+0x1f8>)
 800279a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800279c:	8979      	ldrh	r1, [r7, #10]
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	6a3a      	ldr	r2, [r7, #32]
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 f89c 	bl	80028e0 <I2C_MasterRequestWrite>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e08d      	b.n	80028ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027b2:	2300      	movs	r3, #0
 80027b4:	613b      	str	r3, [r7, #16]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	613b      	str	r3, [r7, #16]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	613b      	str	r3, [r7, #16]
 80027c6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80027c8:	e066      	b.n	8002898 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	6a39      	ldr	r1, [r7, #32]
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 f9de 	bl	8002b90 <I2C_WaitOnTXEFlagUntilTimeout>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00d      	beq.n	80027f6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	2b04      	cmp	r3, #4
 80027e0:	d107      	bne.n	80027f2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e06b      	b.n	80028ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fa:	781a      	ldrb	r2, [r3, #0]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002806:	1c5a      	adds	r2, r3, #1
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002810:	b29b      	uxth	r3, r3
 8002812:	3b01      	subs	r3, #1
 8002814:	b29a      	uxth	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800281e:	3b01      	subs	r3, #1
 8002820:	b29a      	uxth	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	695b      	ldr	r3, [r3, #20]
 800282c:	f003 0304 	and.w	r3, r3, #4
 8002830:	2b04      	cmp	r3, #4
 8002832:	d11b      	bne.n	800286c <HAL_I2C_Master_Transmit+0x188>
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002838:	2b00      	cmp	r3, #0
 800283a:	d017      	beq.n	800286c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002840:	781a      	ldrb	r2, [r3, #0]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284c:	1c5a      	adds	r2, r3, #1
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002856:	b29b      	uxth	r3, r3
 8002858:	3b01      	subs	r3, #1
 800285a:	b29a      	uxth	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002864:	3b01      	subs	r3, #1
 8002866:	b29a      	uxth	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800286c:	697a      	ldr	r2, [r7, #20]
 800286e:	6a39      	ldr	r1, [r7, #32]
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f000 f9ce 	bl	8002c12 <I2C_WaitOnBTFFlagUntilTimeout>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d00d      	beq.n	8002898 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002880:	2b04      	cmp	r3, #4
 8002882:	d107      	bne.n	8002894 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002892:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e01a      	b.n	80028ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800289c:	2b00      	cmp	r3, #0
 800289e:	d194      	bne.n	80027ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2220      	movs	r2, #32
 80028b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	e000      	b.n	80028ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80028cc:	2302      	movs	r3, #2
  }
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3718      	adds	r7, #24
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	00100002 	.word	0x00100002
 80028dc:	ffff0000 	.word	0xffff0000

080028e0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b088      	sub	sp, #32
 80028e4:	af02      	add	r7, sp, #8
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	607a      	str	r2, [r7, #4]
 80028ea:	603b      	str	r3, [r7, #0]
 80028ec:	460b      	mov	r3, r1
 80028ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	2b08      	cmp	r3, #8
 80028fa:	d006      	beq.n	800290a <I2C_MasterRequestWrite+0x2a>
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d003      	beq.n	800290a <I2C_MasterRequestWrite+0x2a>
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002908:	d108      	bne.n	800291c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	e00b      	b.n	8002934 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002920:	2b12      	cmp	r3, #18
 8002922:	d107      	bne.n	8002934 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002932:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 f84f 	bl	80029e4 <I2C_WaitOnFlagUntilTimeout>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00d      	beq.n	8002968 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002956:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800295a:	d103      	bne.n	8002964 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002962:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e035      	b.n	80029d4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002970:	d108      	bne.n	8002984 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002972:	897b      	ldrh	r3, [r7, #10]
 8002974:	b2db      	uxtb	r3, r3
 8002976:	461a      	mov	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002980:	611a      	str	r2, [r3, #16]
 8002982:	e01b      	b.n	80029bc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002984:	897b      	ldrh	r3, [r7, #10]
 8002986:	11db      	asrs	r3, r3, #7
 8002988:	b2db      	uxtb	r3, r3
 800298a:	f003 0306 	and.w	r3, r3, #6
 800298e:	b2db      	uxtb	r3, r3
 8002990:	f063 030f 	orn	r3, r3, #15
 8002994:	b2da      	uxtb	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	490e      	ldr	r1, [pc, #56]	; (80029dc <I2C_MasterRequestWrite+0xfc>)
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f000 f875 	bl	8002a92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e010      	b.n	80029d4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80029b2:	897b      	ldrh	r3, [r7, #10]
 80029b4:	b2da      	uxtb	r2, r3
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	4907      	ldr	r1, [pc, #28]	; (80029e0 <I2C_MasterRequestWrite+0x100>)
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f000 f865 	bl	8002a92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e000      	b.n	80029d4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3718      	adds	r7, #24
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	00010008 	.word	0x00010008
 80029e0:	00010002 	.word	0x00010002

080029e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	603b      	str	r3, [r7, #0]
 80029f0:	4613      	mov	r3, r2
 80029f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029f4:	e025      	b.n	8002a42 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029fc:	d021      	beq.n	8002a42 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029fe:	f7fe fe43 	bl	8001688 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d302      	bcc.n	8002a14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d116      	bne.n	8002a42 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2200      	movs	r2, #0
 8002a18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2220      	movs	r2, #32
 8002a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	f043 0220 	orr.w	r2, r3, #32
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e023      	b.n	8002a8a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	0c1b      	lsrs	r3, r3, #16
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d10d      	bne.n	8002a68 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	43da      	mvns	r2, r3
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	4013      	ands	r3, r2
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	bf0c      	ite	eq
 8002a5e:	2301      	moveq	r3, #1
 8002a60:	2300      	movne	r3, #0
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	461a      	mov	r2, r3
 8002a66:	e00c      	b.n	8002a82 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	43da      	mvns	r2, r3
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	4013      	ands	r3, r2
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	bf0c      	ite	eq
 8002a7a:	2301      	moveq	r3, #1
 8002a7c:	2300      	movne	r3, #0
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	461a      	mov	r2, r3
 8002a82:	79fb      	ldrb	r3, [r7, #7]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d0b6      	beq.n	80029f6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b084      	sub	sp, #16
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	60f8      	str	r0, [r7, #12]
 8002a9a:	60b9      	str	r1, [r7, #8]
 8002a9c:	607a      	str	r2, [r7, #4]
 8002a9e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002aa0:	e051      	b.n	8002b46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ab0:	d123      	bne.n	8002afa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ac0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002aca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	f043 0204 	orr.w	r2, r3, #4
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e046      	b.n	8002b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b00:	d021      	beq.n	8002b46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b02:	f7fe fdc1 	bl	8001688 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d302      	bcc.n	8002b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d116      	bne.n	8002b46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2220      	movs	r2, #32
 8002b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	f043 0220 	orr.w	r2, r3, #32
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e020      	b.n	8002b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	0c1b      	lsrs	r3, r3, #16
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d10c      	bne.n	8002b6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	43da      	mvns	r2, r3
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	bf14      	ite	ne
 8002b62:	2301      	movne	r3, #1
 8002b64:	2300      	moveq	r3, #0
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	e00b      	b.n	8002b82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	43da      	mvns	r2, r3
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	4013      	ands	r3, r2
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	bf14      	ite	ne
 8002b7c:	2301      	movne	r3, #1
 8002b7e:	2300      	moveq	r3, #0
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d18d      	bne.n	8002aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3710      	adds	r7, #16
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b9c:	e02d      	b.n	8002bfa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f000 f878 	bl	8002c94 <I2C_IsAcknowledgeFailed>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e02d      	b.n	8002c0a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb4:	d021      	beq.n	8002bfa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bb6:	f7fe fd67 	bl	8001688 <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d302      	bcc.n	8002bcc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d116      	bne.n	8002bfa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2220      	movs	r2, #32
 8002bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	f043 0220 	orr.w	r2, r3, #32
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e007      	b.n	8002c0a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c04:	2b80      	cmp	r3, #128	; 0x80
 8002c06:	d1ca      	bne.n	8002b9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3710      	adds	r7, #16
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	b084      	sub	sp, #16
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	60f8      	str	r0, [r7, #12]
 8002c1a:	60b9      	str	r1, [r7, #8]
 8002c1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c1e:	e02d      	b.n	8002c7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f000 f837 	bl	8002c94 <I2C_IsAcknowledgeFailed>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e02d      	b.n	8002c8c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c36:	d021      	beq.n	8002c7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c38:	f7fe fd26 	bl	8001688 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	68ba      	ldr	r2, [r7, #8]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d302      	bcc.n	8002c4e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d116      	bne.n	8002c7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2220      	movs	r2, #32
 8002c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c68:	f043 0220 	orr.w	r2, r3, #32
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e007      	b.n	8002c8c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	f003 0304 	and.w	r3, r3, #4
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	d1ca      	bne.n	8002c20 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3710      	adds	r7, #16
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ca6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002caa:	d11b      	bne.n	8002ce4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002cb4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	f043 0204 	orr.w	r2, r3, #4
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e000      	b.n	8002ce6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr

08002cf0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e26c      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f000 8087 	beq.w	8002e1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d10:	4b92      	ldr	r3, [pc, #584]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f003 030c 	and.w	r3, r3, #12
 8002d18:	2b04      	cmp	r3, #4
 8002d1a:	d00c      	beq.n	8002d36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d1c:	4b8f      	ldr	r3, [pc, #572]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f003 030c 	and.w	r3, r3, #12
 8002d24:	2b08      	cmp	r3, #8
 8002d26:	d112      	bne.n	8002d4e <HAL_RCC_OscConfig+0x5e>
 8002d28:	4b8c      	ldr	r3, [pc, #560]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d34:	d10b      	bne.n	8002d4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d36:	4b89      	ldr	r3, [pc, #548]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d06c      	beq.n	8002e1c <HAL_RCC_OscConfig+0x12c>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d168      	bne.n	8002e1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e246      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d56:	d106      	bne.n	8002d66 <HAL_RCC_OscConfig+0x76>
 8002d58:	4b80      	ldr	r3, [pc, #512]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a7f      	ldr	r2, [pc, #508]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d62:	6013      	str	r3, [r2, #0]
 8002d64:	e02e      	b.n	8002dc4 <HAL_RCC_OscConfig+0xd4>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10c      	bne.n	8002d88 <HAL_RCC_OscConfig+0x98>
 8002d6e:	4b7b      	ldr	r3, [pc, #492]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a7a      	ldr	r2, [pc, #488]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d78:	6013      	str	r3, [r2, #0]
 8002d7a:	4b78      	ldr	r3, [pc, #480]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a77      	ldr	r2, [pc, #476]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d84:	6013      	str	r3, [r2, #0]
 8002d86:	e01d      	b.n	8002dc4 <HAL_RCC_OscConfig+0xd4>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d90:	d10c      	bne.n	8002dac <HAL_RCC_OscConfig+0xbc>
 8002d92:	4b72      	ldr	r3, [pc, #456]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a71      	ldr	r2, [pc, #452]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002d98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d9c:	6013      	str	r3, [r2, #0]
 8002d9e:	4b6f      	ldr	r3, [pc, #444]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a6e      	ldr	r2, [pc, #440]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002da4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002da8:	6013      	str	r3, [r2, #0]
 8002daa:	e00b      	b.n	8002dc4 <HAL_RCC_OscConfig+0xd4>
 8002dac:	4b6b      	ldr	r3, [pc, #428]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a6a      	ldr	r2, [pc, #424]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002db2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002db6:	6013      	str	r3, [r2, #0]
 8002db8:	4b68      	ldr	r3, [pc, #416]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a67      	ldr	r2, [pc, #412]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002dbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dc2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d013      	beq.n	8002df4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dcc:	f7fe fc5c 	bl	8001688 <HAL_GetTick>
 8002dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dd2:	e008      	b.n	8002de6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dd4:	f7fe fc58 	bl	8001688 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	2b64      	cmp	r3, #100	; 0x64
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e1fa      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002de6:	4b5d      	ldr	r3, [pc, #372]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d0f0      	beq.n	8002dd4 <HAL_RCC_OscConfig+0xe4>
 8002df2:	e014      	b.n	8002e1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df4:	f7fe fc48 	bl	8001688 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dfa:	e008      	b.n	8002e0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dfc:	f7fe fc44 	bl	8001688 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	2b64      	cmp	r3, #100	; 0x64
 8002e08:	d901      	bls.n	8002e0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e1e6      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e0e:	4b53      	ldr	r3, [pc, #332]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d1f0      	bne.n	8002dfc <HAL_RCC_OscConfig+0x10c>
 8002e1a:	e000      	b.n	8002e1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d063      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e2a:	4b4c      	ldr	r3, [pc, #304]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 030c 	and.w	r3, r3, #12
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00b      	beq.n	8002e4e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e36:	4b49      	ldr	r3, [pc, #292]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f003 030c 	and.w	r3, r3, #12
 8002e3e:	2b08      	cmp	r3, #8
 8002e40:	d11c      	bne.n	8002e7c <HAL_RCC_OscConfig+0x18c>
 8002e42:	4b46      	ldr	r3, [pc, #280]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d116      	bne.n	8002e7c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e4e:	4b43      	ldr	r3, [pc, #268]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d005      	beq.n	8002e66 <HAL_RCC_OscConfig+0x176>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d001      	beq.n	8002e66 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e1ba      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e66:	4b3d      	ldr	r3, [pc, #244]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	00db      	lsls	r3, r3, #3
 8002e74:	4939      	ldr	r1, [pc, #228]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e7a:	e03a      	b.n	8002ef2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d020      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e84:	4b36      	ldr	r3, [pc, #216]	; (8002f60 <HAL_RCC_OscConfig+0x270>)
 8002e86:	2201      	movs	r2, #1
 8002e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e8a:	f7fe fbfd 	bl	8001688 <HAL_GetTick>
 8002e8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e90:	e008      	b.n	8002ea4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e92:	f7fe fbf9 	bl	8001688 <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d901      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e19b      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ea4:	4b2d      	ldr	r3, [pc, #180]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d0f0      	beq.n	8002e92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb0:	4b2a      	ldr	r3, [pc, #168]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	00db      	lsls	r3, r3, #3
 8002ebe:	4927      	ldr	r1, [pc, #156]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	600b      	str	r3, [r1, #0]
 8002ec4:	e015      	b.n	8002ef2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ec6:	4b26      	ldr	r3, [pc, #152]	; (8002f60 <HAL_RCC_OscConfig+0x270>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ecc:	f7fe fbdc 	bl	8001688 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ed4:	f7fe fbd8 	bl	8001688 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e17a      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ee6:	4b1d      	ldr	r3, [pc, #116]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1f0      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0308 	and.w	r3, r3, #8
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d03a      	beq.n	8002f74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d019      	beq.n	8002f3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f06:	4b17      	ldr	r3, [pc, #92]	; (8002f64 <HAL_RCC_OscConfig+0x274>)
 8002f08:	2201      	movs	r2, #1
 8002f0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f0c:	f7fe fbbc 	bl	8001688 <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f12:	e008      	b.n	8002f26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f14:	f7fe fbb8 	bl	8001688 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e15a      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f26:	4b0d      	ldr	r3, [pc, #52]	; (8002f5c <HAL_RCC_OscConfig+0x26c>)
 8002f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2a:	f003 0302 	and.w	r3, r3, #2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d0f0      	beq.n	8002f14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f32:	2001      	movs	r0, #1
 8002f34:	f000 fada 	bl	80034ec <RCC_Delay>
 8002f38:	e01c      	b.n	8002f74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f3a:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <HAL_RCC_OscConfig+0x274>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f40:	f7fe fba2 	bl	8001688 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f46:	e00f      	b.n	8002f68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f48:	f7fe fb9e 	bl	8001688 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d908      	bls.n	8002f68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e140      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
 8002f5a:	bf00      	nop
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	42420000 	.word	0x42420000
 8002f64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f68:	4b9e      	ldr	r3, [pc, #632]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d1e9      	bne.n	8002f48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 80a6 	beq.w	80030ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f82:	2300      	movs	r3, #0
 8002f84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f86:	4b97      	ldr	r3, [pc, #604]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10d      	bne.n	8002fae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f92:	4b94      	ldr	r3, [pc, #592]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	4a93      	ldr	r2, [pc, #588]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8002f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f9c:	61d3      	str	r3, [r2, #28]
 8002f9e:	4b91      	ldr	r3, [pc, #580]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fa6:	60bb      	str	r3, [r7, #8]
 8002fa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002faa:	2301      	movs	r3, #1
 8002fac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fae:	4b8e      	ldr	r3, [pc, #568]	; (80031e8 <HAL_RCC_OscConfig+0x4f8>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d118      	bne.n	8002fec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fba:	4b8b      	ldr	r3, [pc, #556]	; (80031e8 <HAL_RCC_OscConfig+0x4f8>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a8a      	ldr	r2, [pc, #552]	; (80031e8 <HAL_RCC_OscConfig+0x4f8>)
 8002fc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fc6:	f7fe fb5f 	bl	8001688 <HAL_GetTick>
 8002fca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fcc:	e008      	b.n	8002fe0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fce:	f7fe fb5b 	bl	8001688 <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	2b64      	cmp	r3, #100	; 0x64
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e0fd      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fe0:	4b81      	ldr	r3, [pc, #516]	; (80031e8 <HAL_RCC_OscConfig+0x4f8>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0f0      	beq.n	8002fce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d106      	bne.n	8003002 <HAL_RCC_OscConfig+0x312>
 8002ff4:	4b7b      	ldr	r3, [pc, #492]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	4a7a      	ldr	r2, [pc, #488]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8002ffa:	f043 0301 	orr.w	r3, r3, #1
 8002ffe:	6213      	str	r3, [r2, #32]
 8003000:	e02d      	b.n	800305e <HAL_RCC_OscConfig+0x36e>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10c      	bne.n	8003024 <HAL_RCC_OscConfig+0x334>
 800300a:	4b76      	ldr	r3, [pc, #472]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	4a75      	ldr	r2, [pc, #468]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003010:	f023 0301 	bic.w	r3, r3, #1
 8003014:	6213      	str	r3, [r2, #32]
 8003016:	4b73      	ldr	r3, [pc, #460]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	4a72      	ldr	r2, [pc, #456]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 800301c:	f023 0304 	bic.w	r3, r3, #4
 8003020:	6213      	str	r3, [r2, #32]
 8003022:	e01c      	b.n	800305e <HAL_RCC_OscConfig+0x36e>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	2b05      	cmp	r3, #5
 800302a:	d10c      	bne.n	8003046 <HAL_RCC_OscConfig+0x356>
 800302c:	4b6d      	ldr	r3, [pc, #436]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 800302e:	6a1b      	ldr	r3, [r3, #32]
 8003030:	4a6c      	ldr	r2, [pc, #432]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003032:	f043 0304 	orr.w	r3, r3, #4
 8003036:	6213      	str	r3, [r2, #32]
 8003038:	4b6a      	ldr	r3, [pc, #424]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 800303a:	6a1b      	ldr	r3, [r3, #32]
 800303c:	4a69      	ldr	r2, [pc, #420]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 800303e:	f043 0301 	orr.w	r3, r3, #1
 8003042:	6213      	str	r3, [r2, #32]
 8003044:	e00b      	b.n	800305e <HAL_RCC_OscConfig+0x36e>
 8003046:	4b67      	ldr	r3, [pc, #412]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	4a66      	ldr	r2, [pc, #408]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 800304c:	f023 0301 	bic.w	r3, r3, #1
 8003050:	6213      	str	r3, [r2, #32]
 8003052:	4b64      	ldr	r3, [pc, #400]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	4a63      	ldr	r2, [pc, #396]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003058:	f023 0304 	bic.w	r3, r3, #4
 800305c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d015      	beq.n	8003092 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003066:	f7fe fb0f 	bl	8001688 <HAL_GetTick>
 800306a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800306c:	e00a      	b.n	8003084 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800306e:	f7fe fb0b 	bl	8001688 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	f241 3288 	movw	r2, #5000	; 0x1388
 800307c:	4293      	cmp	r3, r2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e0ab      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003084:	4b57      	ldr	r3, [pc, #348]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003086:	6a1b      	ldr	r3, [r3, #32]
 8003088:	f003 0302 	and.w	r3, r3, #2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0ee      	beq.n	800306e <HAL_RCC_OscConfig+0x37e>
 8003090:	e014      	b.n	80030bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003092:	f7fe faf9 	bl	8001688 <HAL_GetTick>
 8003096:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003098:	e00a      	b.n	80030b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800309a:	f7fe faf5 	bl	8001688 <HAL_GetTick>
 800309e:	4602      	mov	r2, r0
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d901      	bls.n	80030b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e095      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030b0:	4b4c      	ldr	r3, [pc, #304]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1ee      	bne.n	800309a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80030bc:	7dfb      	ldrb	r3, [r7, #23]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d105      	bne.n	80030ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030c2:	4b48      	ldr	r3, [pc, #288]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	4a47      	ldr	r2, [pc, #284]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 80030c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	69db      	ldr	r3, [r3, #28]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 8081 	beq.w	80031da <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030d8:	4b42      	ldr	r3, [pc, #264]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f003 030c 	and.w	r3, r3, #12
 80030e0:	2b08      	cmp	r3, #8
 80030e2:	d061      	beq.n	80031a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d146      	bne.n	800317a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ec:	4b3f      	ldr	r3, [pc, #252]	; (80031ec <HAL_RCC_OscConfig+0x4fc>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f2:	f7fe fac9 	bl	8001688 <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030f8:	e008      	b.n	800310c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030fa:	f7fe fac5 	bl	8001688 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b02      	cmp	r3, #2
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e067      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800310c:	4b35      	ldr	r3, [pc, #212]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1f0      	bne.n	80030fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a1b      	ldr	r3, [r3, #32]
 800311c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003120:	d108      	bne.n	8003134 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003122:	4b30      	ldr	r3, [pc, #192]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	492d      	ldr	r1, [pc, #180]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003130:	4313      	orrs	r3, r2
 8003132:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003134:	4b2b      	ldr	r3, [pc, #172]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a19      	ldr	r1, [r3, #32]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003144:	430b      	orrs	r3, r1
 8003146:	4927      	ldr	r1, [pc, #156]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 8003148:	4313      	orrs	r3, r2
 800314a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800314c:	4b27      	ldr	r3, [pc, #156]	; (80031ec <HAL_RCC_OscConfig+0x4fc>)
 800314e:	2201      	movs	r2, #1
 8003150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003152:	f7fe fa99 	bl	8001688 <HAL_GetTick>
 8003156:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003158:	e008      	b.n	800316c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800315a:	f7fe fa95 	bl	8001688 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d901      	bls.n	800316c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e037      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800316c:	4b1d      	ldr	r3, [pc, #116]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d0f0      	beq.n	800315a <HAL_RCC_OscConfig+0x46a>
 8003178:	e02f      	b.n	80031da <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800317a:	4b1c      	ldr	r3, [pc, #112]	; (80031ec <HAL_RCC_OscConfig+0x4fc>)
 800317c:	2200      	movs	r2, #0
 800317e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003180:	f7fe fa82 	bl	8001688 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003188:	f7fe fa7e 	bl	8001688 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e020      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800319a:	4b12      	ldr	r3, [pc, #72]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f0      	bne.n	8003188 <HAL_RCC_OscConfig+0x498>
 80031a6:	e018      	b.n	80031da <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	69db      	ldr	r3, [r3, #28]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d101      	bne.n	80031b4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e013      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80031b4:	4b0b      	ldr	r3, [pc, #44]	; (80031e4 <HAL_RCC_OscConfig+0x4f4>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a1b      	ldr	r3, [r3, #32]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d106      	bne.n	80031d6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d001      	beq.n	80031da <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e000      	b.n	80031dc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40021000 	.word	0x40021000
 80031e8:	40007000 	.word	0x40007000
 80031ec:	42420060 	.word	0x42420060

080031f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d101      	bne.n	8003204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e0d0      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003204:	4b6a      	ldr	r3, [pc, #424]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	429a      	cmp	r2, r3
 8003210:	d910      	bls.n	8003234 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003212:	4b67      	ldr	r3, [pc, #412]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f023 0207 	bic.w	r2, r3, #7
 800321a:	4965      	ldr	r1, [pc, #404]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	4313      	orrs	r3, r2
 8003220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003222:	4b63      	ldr	r3, [pc, #396]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	429a      	cmp	r2, r3
 800322e:	d001      	beq.n	8003234 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e0b8      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0302 	and.w	r3, r3, #2
 800323c:	2b00      	cmp	r3, #0
 800323e:	d020      	beq.n	8003282 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0304 	and.w	r3, r3, #4
 8003248:	2b00      	cmp	r3, #0
 800324a:	d005      	beq.n	8003258 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800324c:	4b59      	ldr	r3, [pc, #356]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	4a58      	ldr	r2, [pc, #352]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003252:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003256:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0308 	and.w	r3, r3, #8
 8003260:	2b00      	cmp	r3, #0
 8003262:	d005      	beq.n	8003270 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003264:	4b53      	ldr	r3, [pc, #332]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	4a52      	ldr	r2, [pc, #328]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800326a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800326e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003270:	4b50      	ldr	r3, [pc, #320]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	494d      	ldr	r1, [pc, #308]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800327e:	4313      	orrs	r3, r2
 8003280:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b00      	cmp	r3, #0
 800328c:	d040      	beq.n	8003310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	2b01      	cmp	r3, #1
 8003294:	d107      	bne.n	80032a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003296:	4b47      	ldr	r3, [pc, #284]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d115      	bne.n	80032ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e07f      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d107      	bne.n	80032be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ae:	4b41      	ldr	r3, [pc, #260]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d109      	bne.n	80032ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e073      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032be:	4b3d      	ldr	r3, [pc, #244]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e06b      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032ce:	4b39      	ldr	r3, [pc, #228]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f023 0203 	bic.w	r2, r3, #3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	4936      	ldr	r1, [pc, #216]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032e0:	f7fe f9d2 	bl	8001688 <HAL_GetTick>
 80032e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032e6:	e00a      	b.n	80032fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e8:	f7fe f9ce 	bl	8001688 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e053      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032fe:	4b2d      	ldr	r3, [pc, #180]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f003 020c 	and.w	r2, r3, #12
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	429a      	cmp	r2, r3
 800330e:	d1eb      	bne.n	80032e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003310:	4b27      	ldr	r3, [pc, #156]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d210      	bcs.n	8003340 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800331e:	4b24      	ldr	r3, [pc, #144]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f023 0207 	bic.w	r2, r3, #7
 8003326:	4922      	ldr	r1, [pc, #136]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	4313      	orrs	r3, r2
 800332c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800332e:	4b20      	ldr	r3, [pc, #128]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0307 	and.w	r3, r3, #7
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	429a      	cmp	r2, r3
 800333a:	d001      	beq.n	8003340 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e032      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b00      	cmp	r3, #0
 800334a:	d008      	beq.n	800335e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800334c:	4b19      	ldr	r3, [pc, #100]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	4916      	ldr	r1, [pc, #88]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800335a:	4313      	orrs	r3, r2
 800335c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0308 	and.w	r3, r3, #8
 8003366:	2b00      	cmp	r3, #0
 8003368:	d009      	beq.n	800337e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800336a:	4b12      	ldr	r3, [pc, #72]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	00db      	lsls	r3, r3, #3
 8003378:	490e      	ldr	r1, [pc, #56]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800337a:	4313      	orrs	r3, r2
 800337c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800337e:	f000 f821 	bl	80033c4 <HAL_RCC_GetSysClockFreq>
 8003382:	4601      	mov	r1, r0
 8003384:	4b0b      	ldr	r3, [pc, #44]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	091b      	lsrs	r3, r3, #4
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	4a0a      	ldr	r2, [pc, #40]	; (80033b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003390:	5cd3      	ldrb	r3, [r2, r3]
 8003392:	fa21 f303 	lsr.w	r3, r1, r3
 8003396:	4a09      	ldr	r2, [pc, #36]	; (80033bc <HAL_RCC_ClockConfig+0x1cc>)
 8003398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800339a:	4b09      	ldr	r3, [pc, #36]	; (80033c0 <HAL_RCC_ClockConfig+0x1d0>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fe f930 	bl	8001604 <HAL_InitTick>

  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3710      	adds	r7, #16
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	40022000 	.word	0x40022000
 80033b4:	40021000 	.word	0x40021000
 80033b8:	08007f80 	.word	0x08007f80
 80033bc:	20000000 	.word	0x20000000
 80033c0:	20000004 	.word	0x20000004

080033c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033c4:	b490      	push	{r4, r7}
 80033c6:	b08a      	sub	sp, #40	; 0x28
 80033c8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80033ca:	4b2a      	ldr	r3, [pc, #168]	; (8003474 <HAL_RCC_GetSysClockFreq+0xb0>)
 80033cc:	1d3c      	adds	r4, r7, #4
 80033ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80033d4:	4b28      	ldr	r3, [pc, #160]	; (8003478 <HAL_RCC_GetSysClockFreq+0xb4>)
 80033d6:	881b      	ldrh	r3, [r3, #0]
 80033d8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033da:	2300      	movs	r3, #0
 80033dc:	61fb      	str	r3, [r7, #28]
 80033de:	2300      	movs	r3, #0
 80033e0:	61bb      	str	r3, [r7, #24]
 80033e2:	2300      	movs	r3, #0
 80033e4:	627b      	str	r3, [r7, #36]	; 0x24
 80033e6:	2300      	movs	r3, #0
 80033e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80033ea:	2300      	movs	r3, #0
 80033ec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80033ee:	4b23      	ldr	r3, [pc, #140]	; (800347c <HAL_RCC_GetSysClockFreq+0xb8>)
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	f003 030c 	and.w	r3, r3, #12
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d002      	beq.n	8003404 <HAL_RCC_GetSysClockFreq+0x40>
 80033fe:	2b08      	cmp	r3, #8
 8003400:	d003      	beq.n	800340a <HAL_RCC_GetSysClockFreq+0x46>
 8003402:	e02d      	b.n	8003460 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003404:	4b1e      	ldr	r3, [pc, #120]	; (8003480 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003406:	623b      	str	r3, [r7, #32]
      break;
 8003408:	e02d      	b.n	8003466 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	0c9b      	lsrs	r3, r3, #18
 800340e:	f003 030f 	and.w	r3, r3, #15
 8003412:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003416:	4413      	add	r3, r2
 8003418:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800341c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d013      	beq.n	8003450 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003428:	4b14      	ldr	r3, [pc, #80]	; (800347c <HAL_RCC_GetSysClockFreq+0xb8>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	0c5b      	lsrs	r3, r3, #17
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003436:	4413      	add	r3, r2
 8003438:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800343c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	4a0f      	ldr	r2, [pc, #60]	; (8003480 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003442:	fb02 f203 	mul.w	r2, r2, r3
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	fbb2 f3f3 	udiv	r3, r2, r3
 800344c:	627b      	str	r3, [r7, #36]	; 0x24
 800344e:	e004      	b.n	800345a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	4a0c      	ldr	r2, [pc, #48]	; (8003484 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003454:	fb02 f303 	mul.w	r3, r2, r3
 8003458:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800345a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345c:	623b      	str	r3, [r7, #32]
      break;
 800345e:	e002      	b.n	8003466 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003460:	4b07      	ldr	r3, [pc, #28]	; (8003480 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003462:	623b      	str	r3, [r7, #32]
      break;
 8003464:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003466:	6a3b      	ldr	r3, [r7, #32]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3728      	adds	r7, #40	; 0x28
 800346c:	46bd      	mov	sp, r7
 800346e:	bc90      	pop	{r4, r7}
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	08007f6c 	.word	0x08007f6c
 8003478:	08007f7c 	.word	0x08007f7c
 800347c:	40021000 	.word	0x40021000
 8003480:	007a1200 	.word	0x007a1200
 8003484:	003d0900 	.word	0x003d0900

08003488 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800348c:	4b02      	ldr	r3, [pc, #8]	; (8003498 <HAL_RCC_GetHCLKFreq+0x10>)
 800348e:	681b      	ldr	r3, [r3, #0]
}
 8003490:	4618      	mov	r0, r3
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr
 8003498:	20000000 	.word	0x20000000

0800349c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034a0:	f7ff fff2 	bl	8003488 <HAL_RCC_GetHCLKFreq>
 80034a4:	4601      	mov	r1, r0
 80034a6:	4b05      	ldr	r3, [pc, #20]	; (80034bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	0a1b      	lsrs	r3, r3, #8
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	4a03      	ldr	r2, [pc, #12]	; (80034c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034b2:	5cd3      	ldrb	r3, [r2, r3]
 80034b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	40021000 	.word	0x40021000
 80034c0:	08007f90 	.word	0x08007f90

080034c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034c8:	f7ff ffde 	bl	8003488 <HAL_RCC_GetHCLKFreq>
 80034cc:	4601      	mov	r1, r0
 80034ce:	4b05      	ldr	r3, [pc, #20]	; (80034e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	0adb      	lsrs	r3, r3, #11
 80034d4:	f003 0307 	and.w	r3, r3, #7
 80034d8:	4a03      	ldr	r2, [pc, #12]	; (80034e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034da:	5cd3      	ldrb	r3, [r2, r3]
 80034dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40021000 	.word	0x40021000
 80034e8:	08007f90 	.word	0x08007f90

080034ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80034f4:	4b0a      	ldr	r3, [pc, #40]	; (8003520 <RCC_Delay+0x34>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a0a      	ldr	r2, [pc, #40]	; (8003524 <RCC_Delay+0x38>)
 80034fa:	fba2 2303 	umull	r2, r3, r2, r3
 80034fe:	0a5b      	lsrs	r3, r3, #9
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	fb02 f303 	mul.w	r3, r2, r3
 8003506:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003508:	bf00      	nop
  }
  while (Delay --);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	1e5a      	subs	r2, r3, #1
 800350e:	60fa      	str	r2, [r7, #12]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1f9      	bne.n	8003508 <RCC_Delay+0x1c>
}
 8003514:	bf00      	nop
 8003516:	3714      	adds	r7, #20
 8003518:	46bd      	mov	sp, r7
 800351a:	bc80      	pop	{r7}
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	20000000 	.word	0x20000000
 8003524:	10624dd3 	.word	0x10624dd3

08003528 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	613b      	str	r3, [r7, #16]
 8003534:	2300      	movs	r3, #0
 8003536:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	2b00      	cmp	r3, #0
 8003542:	d07d      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003544:	2300      	movs	r3, #0
 8003546:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003548:	4b4f      	ldr	r3, [pc, #316]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800354a:	69db      	ldr	r3, [r3, #28]
 800354c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10d      	bne.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003554:	4b4c      	ldr	r3, [pc, #304]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003556:	69db      	ldr	r3, [r3, #28]
 8003558:	4a4b      	ldr	r2, [pc, #300]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800355a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800355e:	61d3      	str	r3, [r2, #28]
 8003560:	4b49      	ldr	r3, [pc, #292]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003562:	69db      	ldr	r3, [r3, #28]
 8003564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003568:	60bb      	str	r3, [r7, #8]
 800356a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800356c:	2301      	movs	r3, #1
 800356e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003570:	4b46      	ldr	r3, [pc, #280]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003578:	2b00      	cmp	r3, #0
 800357a:	d118      	bne.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800357c:	4b43      	ldr	r3, [pc, #268]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a42      	ldr	r2, [pc, #264]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003582:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003586:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003588:	f7fe f87e 	bl	8001688 <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800358e:	e008      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003590:	f7fe f87a 	bl	8001688 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b64      	cmp	r3, #100	; 0x64
 800359c:	d901      	bls.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e06d      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035a2:	4b3a      	ldr	r3, [pc, #232]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0f0      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035ae:	4b36      	ldr	r3, [pc, #216]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035b0:	6a1b      	ldr	r3, [r3, #32]
 80035b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035b6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d02e      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d027      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035cc:	4b2e      	ldr	r3, [pc, #184]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035d4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035d6:	4b2e      	ldr	r3, [pc, #184]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80035d8:	2201      	movs	r2, #1
 80035da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035dc:	4b2c      	ldr	r3, [pc, #176]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80035de:	2200      	movs	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80035e2:	4a29      	ldr	r2, [pc, #164]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d014      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f2:	f7fe f849 	bl	8001688 <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035f8:	e00a      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035fa:	f7fe f845 	bl	8001688 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	f241 3288 	movw	r2, #5000	; 0x1388
 8003608:	4293      	cmp	r3, r2
 800360a:	d901      	bls.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e036      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003610:	4b1d      	ldr	r3, [pc, #116]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003612:	6a1b      	ldr	r3, [r3, #32]
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d0ee      	beq.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800361c:	4b1a      	ldr	r3, [pc, #104]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	4917      	ldr	r1, [pc, #92]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800362a:	4313      	orrs	r3, r2
 800362c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800362e:	7dfb      	ldrb	r3, [r7, #23]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d105      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003634:	4b14      	ldr	r3, [pc, #80]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003636:	69db      	ldr	r3, [r3, #28]
 8003638:	4a13      	ldr	r2, [pc, #76]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800363a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800363e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	2b00      	cmp	r3, #0
 800364a:	d008      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800364c:	4b0e      	ldr	r3, [pc, #56]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	490b      	ldr	r1, [pc, #44]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800365a:	4313      	orrs	r3, r2
 800365c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0310 	and.w	r3, r3, #16
 8003666:	2b00      	cmp	r3, #0
 8003668:	d008      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800366a:	4b07      	ldr	r3, [pc, #28]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	4904      	ldr	r1, [pc, #16]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003678:	4313      	orrs	r3, r2
 800367a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3718      	adds	r7, #24
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	40021000 	.word	0x40021000
 800368c:	40007000 	.word	0x40007000
 8003690:	42420440 	.word	0x42420440

08003694 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b082      	sub	sp, #8
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e041      	b.n	800372a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d106      	bne.n	80036c0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f7fd feaa 	bl	8001414 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2202      	movs	r2, #2
 80036c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	3304      	adds	r3, #4
 80036d0:	4619      	mov	r1, r3
 80036d2:	4610      	mov	r0, r2
 80036d4:	f000 fb38 	bl	8003d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3708      	adds	r7, #8
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
	...

08003734 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d104      	bne.n	800374e <HAL_TIM_IC_Start_IT+0x1a>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800374a:	b2db      	uxtb	r3, r3
 800374c:	e013      	b.n	8003776 <HAL_TIM_IC_Start_IT+0x42>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	2b04      	cmp	r3, #4
 8003752:	d104      	bne.n	800375e <HAL_TIM_IC_Start_IT+0x2a>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800375a:	b2db      	uxtb	r3, r3
 800375c:	e00b      	b.n	8003776 <HAL_TIM_IC_Start_IT+0x42>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b08      	cmp	r3, #8
 8003762:	d104      	bne.n	800376e <HAL_TIM_IC_Start_IT+0x3a>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800376a:	b2db      	uxtb	r3, r3
 800376c:	e003      	b.n	8003776 <HAL_TIM_IC_Start_IT+0x42>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003774:	b2db      	uxtb	r3, r3
 8003776:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d104      	bne.n	8003788 <HAL_TIM_IC_Start_IT+0x54>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003784:	b2db      	uxtb	r3, r3
 8003786:	e013      	b.n	80037b0 <HAL_TIM_IC_Start_IT+0x7c>
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	2b04      	cmp	r3, #4
 800378c:	d104      	bne.n	8003798 <HAL_TIM_IC_Start_IT+0x64>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003794:	b2db      	uxtb	r3, r3
 8003796:	e00b      	b.n	80037b0 <HAL_TIM_IC_Start_IT+0x7c>
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	2b08      	cmp	r3, #8
 800379c:	d104      	bne.n	80037a8 <HAL_TIM_IC_Start_IT+0x74>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	e003      	b.n	80037b0 <HAL_TIM_IC_Start_IT+0x7c>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80037b2:	7bfb      	ldrb	r3, [r7, #15]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d102      	bne.n	80037be <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80037b8:	7bbb      	ldrb	r3, [r7, #14]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d001      	beq.n	80037c2 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e0b3      	b.n	800392a <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d104      	bne.n	80037d2 <HAL_TIM_IC_Start_IT+0x9e>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037d0:	e013      	b.n	80037fa <HAL_TIM_IC_Start_IT+0xc6>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	2b04      	cmp	r3, #4
 80037d6:	d104      	bne.n	80037e2 <HAL_TIM_IC_Start_IT+0xae>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037e0:	e00b      	b.n	80037fa <HAL_TIM_IC_Start_IT+0xc6>
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2b08      	cmp	r3, #8
 80037e6:	d104      	bne.n	80037f2 <HAL_TIM_IC_Start_IT+0xbe>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037f0:	e003      	b.n	80037fa <HAL_TIM_IC_Start_IT+0xc6>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2202      	movs	r2, #2
 80037f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d104      	bne.n	800380a <HAL_TIM_IC_Start_IT+0xd6>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2202      	movs	r2, #2
 8003804:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003808:	e013      	b.n	8003832 <HAL_TIM_IC_Start_IT+0xfe>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b04      	cmp	r3, #4
 800380e:	d104      	bne.n	800381a <HAL_TIM_IC_Start_IT+0xe6>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2202      	movs	r2, #2
 8003814:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003818:	e00b      	b.n	8003832 <HAL_TIM_IC_Start_IT+0xfe>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	2b08      	cmp	r3, #8
 800381e:	d104      	bne.n	800382a <HAL_TIM_IC_Start_IT+0xf6>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2202      	movs	r2, #2
 8003824:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003828:	e003      	b.n	8003832 <HAL_TIM_IC_Start_IT+0xfe>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2202      	movs	r2, #2
 800382e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	2b0c      	cmp	r3, #12
 8003836:	d841      	bhi.n	80038bc <HAL_TIM_IC_Start_IT+0x188>
 8003838:	a201      	add	r2, pc, #4	; (adr r2, 8003840 <HAL_TIM_IC_Start_IT+0x10c>)
 800383a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800383e:	bf00      	nop
 8003840:	08003875 	.word	0x08003875
 8003844:	080038bd 	.word	0x080038bd
 8003848:	080038bd 	.word	0x080038bd
 800384c:	080038bd 	.word	0x080038bd
 8003850:	08003887 	.word	0x08003887
 8003854:	080038bd 	.word	0x080038bd
 8003858:	080038bd 	.word	0x080038bd
 800385c:	080038bd 	.word	0x080038bd
 8003860:	08003899 	.word	0x08003899
 8003864:	080038bd 	.word	0x080038bd
 8003868:	080038bd 	.word	0x080038bd
 800386c:	080038bd 	.word	0x080038bd
 8003870:	080038ab 	.word	0x080038ab
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68da      	ldr	r2, [r3, #12]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f042 0202 	orr.w	r2, r2, #2
 8003882:	60da      	str	r2, [r3, #12]
      break;
 8003884:	e01b      	b.n	80038be <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68da      	ldr	r2, [r3, #12]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f042 0204 	orr.w	r2, r2, #4
 8003894:	60da      	str	r2, [r3, #12]
      break;
 8003896:	e012      	b.n	80038be <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f042 0208 	orr.w	r2, r2, #8
 80038a6:	60da      	str	r2, [r3, #12]
      break;
 80038a8:	e009      	b.n	80038be <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68da      	ldr	r2, [r3, #12]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f042 0210 	orr.w	r2, r2, #16
 80038b8:	60da      	str	r2, [r3, #12]
      break;
 80038ba:	e000      	b.n	80038be <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80038bc:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2201      	movs	r2, #1
 80038c4:	6839      	ldr	r1, [r7, #0]
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 fbad 	bl	8004026 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a18      	ldr	r2, [pc, #96]	; (8003934 <HAL_TIM_IC_Start_IT+0x200>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d00e      	beq.n	80038f4 <HAL_TIM_IC_Start_IT+0x1c0>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038de:	d009      	beq.n	80038f4 <HAL_TIM_IC_Start_IT+0x1c0>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a14      	ldr	r2, [pc, #80]	; (8003938 <HAL_TIM_IC_Start_IT+0x204>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d004      	beq.n	80038f4 <HAL_TIM_IC_Start_IT+0x1c0>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a13      	ldr	r2, [pc, #76]	; (800393c <HAL_TIM_IC_Start_IT+0x208>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d111      	bne.n	8003918 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2b06      	cmp	r3, #6
 8003904:	d010      	beq.n	8003928 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f042 0201 	orr.w	r2, r2, #1
 8003914:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003916:	e007      	b.n	8003928 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f042 0201 	orr.w	r2, r2, #1
 8003926:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	40012c00 	.word	0x40012c00
 8003938:	40000400 	.word	0x40000400
 800393c:	40000800 	.word	0x40000800

08003940 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b02      	cmp	r3, #2
 8003954:	d122      	bne.n	800399c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b02      	cmp	r3, #2
 8003962:	d11b      	bne.n	800399c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f06f 0202 	mvn.w	r2, #2
 800396c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2201      	movs	r2, #1
 8003972:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	f003 0303 	and.w	r3, r3, #3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f7fd fabc 	bl	8000f00 <HAL_TIM_IC_CaptureCallback>
 8003988:	e005      	b.n	8003996 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 f9c1 	bl	8003d12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f9c7 	bl	8003d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	f003 0304 	and.w	r3, r3, #4
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	d122      	bne.n	80039f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	f003 0304 	and.w	r3, r3, #4
 80039b4:	2b04      	cmp	r3, #4
 80039b6:	d11b      	bne.n	80039f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f06f 0204 	mvn.w	r2, #4
 80039c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2202      	movs	r2, #2
 80039c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	699b      	ldr	r3, [r3, #24]
 80039ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7fd fa92 	bl	8000f00 <HAL_TIM_IC_CaptureCallback>
 80039dc:	e005      	b.n	80039ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f997 	bl	8003d12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 f99d 	bl	8003d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	f003 0308 	and.w	r3, r3, #8
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d122      	bne.n	8003a44 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f003 0308 	and.w	r3, r3, #8
 8003a08:	2b08      	cmp	r3, #8
 8003a0a:	d11b      	bne.n	8003a44 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f06f 0208 	mvn.w	r2, #8
 8003a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2204      	movs	r2, #4
 8003a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f7fd fa68 	bl	8000f00 <HAL_TIM_IC_CaptureCallback>
 8003a30:	e005      	b.n	8003a3e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 f96d 	bl	8003d12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 f973 	bl	8003d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	f003 0310 	and.w	r3, r3, #16
 8003a4e:	2b10      	cmp	r3, #16
 8003a50:	d122      	bne.n	8003a98 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	f003 0310 	and.w	r3, r3, #16
 8003a5c:	2b10      	cmp	r3, #16
 8003a5e:	d11b      	bne.n	8003a98 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f06f 0210 	mvn.w	r2, #16
 8003a68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2208      	movs	r2, #8
 8003a6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d003      	beq.n	8003a86 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f7fd fa3e 	bl	8000f00 <HAL_TIM_IC_CaptureCallback>
 8003a84:	e005      	b.n	8003a92 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 f943 	bl	8003d12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 f949 	bl	8003d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d10e      	bne.n	8003ac4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d107      	bne.n	8003ac4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f06f 0201 	mvn.w	r2, #1
 8003abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f91e 	bl	8003d00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ace:	2b80      	cmp	r3, #128	; 0x80
 8003ad0:	d10e      	bne.n	8003af0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003adc:	2b80      	cmp	r3, #128	; 0x80
 8003ade:	d107      	bne.n	8003af0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ae8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 fb27 	bl	800413e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003afa:	2b40      	cmp	r3, #64	; 0x40
 8003afc:	d10e      	bne.n	8003b1c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b08:	2b40      	cmp	r3, #64	; 0x40
 8003b0a:	d107      	bne.n	8003b1c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f000 f90d 	bl	8003d36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	f003 0320 	and.w	r3, r3, #32
 8003b26:	2b20      	cmp	r3, #32
 8003b28:	d10e      	bne.n	8003b48 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	f003 0320 	and.w	r3, r3, #32
 8003b34:	2b20      	cmp	r3, #32
 8003b36:	d107      	bne.n	8003b48 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f06f 0220 	mvn.w	r2, #32
 8003b40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 faf2 	bl	800412c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b48:	bf00      	nop
 8003b4a:	3708      	adds	r7, #8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d101      	bne.n	8003b6a <HAL_TIM_IC_ConfigChannel+0x1a>
 8003b66:	2302      	movs	r3, #2
 8003b68:	e082      	b.n	8003c70 <HAL_TIM_IC_ConfigChannel+0x120>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d11b      	bne.n	8003bb0 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6818      	ldr	r0, [r3, #0]
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	6819      	ldr	r1, [r3, #0]
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f000 f940 	bl	8003e0c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	699a      	ldr	r2, [r3, #24]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 020c 	bic.w	r2, r2, #12
 8003b9a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6999      	ldr	r1, [r3, #24]
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	619a      	str	r2, [r3, #24]
 8003bae:	e05a      	b.n	8003c66 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b04      	cmp	r3, #4
 8003bb4:	d11c      	bne.n	8003bf0 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6818      	ldr	r0, [r3, #0]
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	6819      	ldr	r1, [r3, #0]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	f000 f97b 	bl	8003ec0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	699a      	ldr	r2, [r3, #24]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003bd8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	6999      	ldr	r1, [r3, #24]
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	021a      	lsls	r2, r3, #8
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	619a      	str	r2, [r3, #24]
 8003bee:	e03a      	b.n	8003c66 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b08      	cmp	r3, #8
 8003bf4:	d11b      	bne.n	8003c2e <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6818      	ldr	r0, [r3, #0]
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	6819      	ldr	r1, [r3, #0]
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f000 f997 	bl	8003f38 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	69da      	ldr	r2, [r3, #28]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f022 020c 	bic.w	r2, r2, #12
 8003c18:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	69d9      	ldr	r1, [r3, #28]
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	61da      	str	r2, [r3, #28]
 8003c2c:	e01b      	b.n	8003c66 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6818      	ldr	r0, [r3, #0]
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	6819      	ldr	r1, [r3, #0]
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	f000 f9b6 	bl	8003fae <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	69da      	ldr	r2, [r3, #28]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003c50:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69d9      	ldr	r1, [r3, #28]
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	021a      	lsls	r2, r3, #8
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	430a      	orrs	r2, r1
 8003c64:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c6e:	2300      	movs	r3, #0
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003c82:	2300      	movs	r3, #0
 8003c84:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	2b0c      	cmp	r3, #12
 8003c8a:	d831      	bhi.n	8003cf0 <HAL_TIM_ReadCapturedValue+0x78>
 8003c8c:	a201      	add	r2, pc, #4	; (adr r2, 8003c94 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c92:	bf00      	nop
 8003c94:	08003cc9 	.word	0x08003cc9
 8003c98:	08003cf1 	.word	0x08003cf1
 8003c9c:	08003cf1 	.word	0x08003cf1
 8003ca0:	08003cf1 	.word	0x08003cf1
 8003ca4:	08003cd3 	.word	0x08003cd3
 8003ca8:	08003cf1 	.word	0x08003cf1
 8003cac:	08003cf1 	.word	0x08003cf1
 8003cb0:	08003cf1 	.word	0x08003cf1
 8003cb4:	08003cdd 	.word	0x08003cdd
 8003cb8:	08003cf1 	.word	0x08003cf1
 8003cbc:	08003cf1 	.word	0x08003cf1
 8003cc0:	08003cf1 	.word	0x08003cf1
 8003cc4:	08003ce7 	.word	0x08003ce7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cce:	60fb      	str	r3, [r7, #12]

      break;
 8003cd0:	e00f      	b.n	8003cf2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd8:	60fb      	str	r3, [r7, #12]

      break;
 8003cda:	e00a      	b.n	8003cf2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ce2:	60fb      	str	r3, [r7, #12]

      break;
 8003ce4:	e005      	b.n	8003cf2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cec:	60fb      	str	r3, [r7, #12]

      break;
 8003cee:	e000      	b.n	8003cf2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003cf0:	bf00      	nop
  }

  return tmpreg;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bc80      	pop	{r7}
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop

08003d00 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bc80      	pop	{r7}
 8003d10:	4770      	bx	lr

08003d12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b083      	sub	sp, #12
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bc80      	pop	{r7}
 8003d22:	4770      	bx	lr

08003d24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bc80      	pop	{r7}
 8003d34:	4770      	bx	lr

08003d36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d36:	b480      	push	{r7}
 8003d38:	b083      	sub	sp, #12
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc80      	pop	{r7}
 8003d46:	4770      	bx	lr

08003d48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a29      	ldr	r2, [pc, #164]	; (8003e00 <TIM_Base_SetConfig+0xb8>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d00b      	beq.n	8003d78 <TIM_Base_SetConfig+0x30>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d66:	d007      	beq.n	8003d78 <TIM_Base_SetConfig+0x30>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a26      	ldr	r2, [pc, #152]	; (8003e04 <TIM_Base_SetConfig+0xbc>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d003      	beq.n	8003d78 <TIM_Base_SetConfig+0x30>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a25      	ldr	r2, [pc, #148]	; (8003e08 <TIM_Base_SetConfig+0xc0>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d108      	bne.n	8003d8a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	68fa      	ldr	r2, [r7, #12]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a1c      	ldr	r2, [pc, #112]	; (8003e00 <TIM_Base_SetConfig+0xb8>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d00b      	beq.n	8003daa <TIM_Base_SetConfig+0x62>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d98:	d007      	beq.n	8003daa <TIM_Base_SetConfig+0x62>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a19      	ldr	r2, [pc, #100]	; (8003e04 <TIM_Base_SetConfig+0xbc>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d003      	beq.n	8003daa <TIM_Base_SetConfig+0x62>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a18      	ldr	r2, [pc, #96]	; (8003e08 <TIM_Base_SetConfig+0xc0>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d108      	bne.n	8003dbc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003db0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	689a      	ldr	r2, [r3, #8]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a07      	ldr	r2, [pc, #28]	; (8003e00 <TIM_Base_SetConfig+0xb8>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d103      	bne.n	8003df0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	691a      	ldr	r2, [r3, #16]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	615a      	str	r2, [r3, #20]
}
 8003df6:	bf00      	nop
 8003df8:	3714      	adds	r7, #20
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bc80      	pop	{r7}
 8003dfe:	4770      	bx	lr
 8003e00:	40012c00 	.word	0x40012c00
 8003e04:	40000400 	.word	0x40000400
 8003e08:	40000800 	.word	0x40000800

08003e0c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b087      	sub	sp, #28
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
 8003e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	f023 0201 	bic.w	r2, r3, #1
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	4a1f      	ldr	r2, [pc, #124]	; (8003eb4 <TIM_TI1_SetConfig+0xa8>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d00b      	beq.n	8003e52 <TIM_TI1_SetConfig+0x46>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e40:	d007      	beq.n	8003e52 <TIM_TI1_SetConfig+0x46>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	4a1c      	ldr	r2, [pc, #112]	; (8003eb8 <TIM_TI1_SetConfig+0xac>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d003      	beq.n	8003e52 <TIM_TI1_SetConfig+0x46>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	4a1b      	ldr	r2, [pc, #108]	; (8003ebc <TIM_TI1_SetConfig+0xb0>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d101      	bne.n	8003e56 <TIM_TI1_SetConfig+0x4a>
 8003e52:	2301      	movs	r3, #1
 8003e54:	e000      	b.n	8003e58 <TIM_TI1_SetConfig+0x4c>
 8003e56:	2300      	movs	r3, #0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d008      	beq.n	8003e6e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f023 0303 	bic.w	r3, r3, #3
 8003e62:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003e64:	697a      	ldr	r2, [r7, #20]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	617b      	str	r3, [r7, #20]
 8003e6c:	e003      	b.n	8003e76 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	697a      	ldr	r2, [r7, #20]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	f023 030a 	bic.w	r3, r3, #10
 8003e90:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	f003 030a 	and.w	r3, r3, #10
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	621a      	str	r2, [r3, #32]
}
 8003eaa:	bf00      	nop
 8003eac:	371c      	adds	r7, #28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bc80      	pop	{r7}
 8003eb2:	4770      	bx	lr
 8003eb4:	40012c00 	.word	0x40012c00
 8003eb8:	40000400 	.word	0x40000400
 8003ebc:	40000800 	.word	0x40000800

08003ec0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b087      	sub	sp, #28
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
 8003ecc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	f023 0210 	bic.w	r2, r3, #16
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	699b      	ldr	r3, [r3, #24]
 8003ede:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	021b      	lsls	r3, r3, #8
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003efe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	031b      	lsls	r3, r3, #12
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	697a      	ldr	r2, [r7, #20]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f12:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	011b      	lsls	r3, r3, #4
 8003f18:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	621a      	str	r2, [r3, #32]
}
 8003f2e:	bf00      	nop
 8003f30:	371c      	adds	r7, #28
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bc80      	pop	{r7}
 8003f36:	4770      	bx	lr

08003f38 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b087      	sub	sp, #28
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
 8003f5c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	f023 0303 	bic.w	r3, r3, #3
 8003f64:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f74:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	011b      	lsls	r3, r3, #4
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f88:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	021b      	lsls	r3, r3, #8
 8003f8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	697a      	ldr	r2, [r7, #20]
 8003f9c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	621a      	str	r2, [r3, #32]
}
 8003fa4:	bf00      	nop
 8003fa6:	371c      	adds	r7, #28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr

08003fae <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b087      	sub	sp, #28
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	607a      	str	r2, [r7, #4]
 8003fba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	69db      	ldr	r3, [r3, #28]
 8003fcc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fda:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	021b      	lsls	r3, r3, #8
 8003fe0:	697a      	ldr	r2, [r7, #20]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003fec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	031b      	lsls	r3, r3, #12
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004000:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	031b      	lsls	r3, r3, #12
 8004006:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	4313      	orrs	r3, r2
 800400e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	621a      	str	r2, [r3, #32]
}
 800401c:	bf00      	nop
 800401e:	371c      	adds	r7, #28
 8004020:	46bd      	mov	sp, r7
 8004022:	bc80      	pop	{r7}
 8004024:	4770      	bx	lr

08004026 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004026:	b480      	push	{r7}
 8004028:	b087      	sub	sp, #28
 800402a:	af00      	add	r7, sp, #0
 800402c:	60f8      	str	r0, [r7, #12]
 800402e:	60b9      	str	r1, [r7, #8]
 8004030:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	f003 031f 	and.w	r3, r3, #31
 8004038:	2201      	movs	r2, #1
 800403a:	fa02 f303 	lsl.w	r3, r2, r3
 800403e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6a1a      	ldr	r2, [r3, #32]
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	43db      	mvns	r3, r3
 8004048:	401a      	ands	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6a1a      	ldr	r2, [r3, #32]
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	f003 031f 	and.w	r3, r3, #31
 8004058:	6879      	ldr	r1, [r7, #4]
 800405a:	fa01 f303 	lsl.w	r3, r1, r3
 800405e:	431a      	orrs	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	621a      	str	r2, [r3, #32]
}
 8004064:	bf00      	nop
 8004066:	371c      	adds	r7, #28
 8004068:	46bd      	mov	sp, r7
 800406a:	bc80      	pop	{r7}
 800406c:	4770      	bx	lr
	...

08004070 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004070:	b480      	push	{r7}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004080:	2b01      	cmp	r3, #1
 8004082:	d101      	bne.n	8004088 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004084:	2302      	movs	r3, #2
 8004086:	e046      	b.n	8004116 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2202      	movs	r2, #2
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68fa      	ldr	r2, [r7, #12]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a16      	ldr	r2, [pc, #88]	; (8004120 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d00e      	beq.n	80040ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040d4:	d009      	beq.n	80040ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a12      	ldr	r2, [pc, #72]	; (8004124 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d004      	beq.n	80040ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a10      	ldr	r2, [pc, #64]	; (8004128 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d10c      	bne.n	8004104 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68ba      	ldr	r2, [r7, #8]
 8004102:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	bc80      	pop	{r7}
 800411e:	4770      	bx	lr
 8004120:	40012c00 	.word	0x40012c00
 8004124:	40000400 	.word	0x40000400
 8004128:	40000800 	.word	0x40000800

0800412c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	bc80      	pop	{r7}
 800413c:	4770      	bx	lr

0800413e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800413e:	b480      	push	{r7}
 8004140:	b083      	sub	sp, #12
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004146:	bf00      	nop
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	bc80      	pop	{r7}
 800414e:	4770      	bx	lr

08004150 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d101      	bne.n	8004162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e03f      	b.n	80041e2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004168:	b2db      	uxtb	r3, r3
 800416a:	2b00      	cmp	r3, #0
 800416c:	d106      	bne.n	800417c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f7fd f9be 	bl	80014f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2224      	movs	r2, #36	; 0x24
 8004180:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68da      	ldr	r2, [r3, #12]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004192:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 f829 	bl	80041ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	691a      	ldr	r2, [r3, #16]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80041a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695a      	ldr	r2, [r3, #20]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80041b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68da      	ldr	r2, [r3, #12]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2220      	movs	r2, #32
 80041d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2220      	movs	r2, #32
 80041dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3708      	adds	r7, #8
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
	...

080041ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	68da      	ldr	r2, [r3, #12]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	4313      	orrs	r3, r2
 800421a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004226:	f023 030c 	bic.w	r3, r3, #12
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6812      	ldr	r2, [r2, #0]
 800422e:	68b9      	ldr	r1, [r7, #8]
 8004230:	430b      	orrs	r3, r1
 8004232:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	699a      	ldr	r2, [r3, #24]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a2c      	ldr	r2, [pc, #176]	; (8004300 <UART_SetConfig+0x114>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d103      	bne.n	800425c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004254:	f7ff f936 	bl	80034c4 <HAL_RCC_GetPCLK2Freq>
 8004258:	60f8      	str	r0, [r7, #12]
 800425a:	e002      	b.n	8004262 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800425c:	f7ff f91e 	bl	800349c <HAL_RCC_GetPCLK1Freq>
 8004260:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	4613      	mov	r3, r2
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	4413      	add	r3, r2
 800426a:	009a      	lsls	r2, r3, #2
 800426c:	441a      	add	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	fbb2 f3f3 	udiv	r3, r2, r3
 8004278:	4a22      	ldr	r2, [pc, #136]	; (8004304 <UART_SetConfig+0x118>)
 800427a:	fba2 2303 	umull	r2, r3, r2, r3
 800427e:	095b      	lsrs	r3, r3, #5
 8004280:	0119      	lsls	r1, r3, #4
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	4613      	mov	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	4413      	add	r3, r2
 800428a:	009a      	lsls	r2, r3, #2
 800428c:	441a      	add	r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	fbb2 f2f3 	udiv	r2, r2, r3
 8004298:	4b1a      	ldr	r3, [pc, #104]	; (8004304 <UART_SetConfig+0x118>)
 800429a:	fba3 0302 	umull	r0, r3, r3, r2
 800429e:	095b      	lsrs	r3, r3, #5
 80042a0:	2064      	movs	r0, #100	; 0x64
 80042a2:	fb00 f303 	mul.w	r3, r0, r3
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	011b      	lsls	r3, r3, #4
 80042aa:	3332      	adds	r3, #50	; 0x32
 80042ac:	4a15      	ldr	r2, [pc, #84]	; (8004304 <UART_SetConfig+0x118>)
 80042ae:	fba2 2303 	umull	r2, r3, r2, r3
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042b8:	4419      	add	r1, r3
 80042ba:	68fa      	ldr	r2, [r7, #12]
 80042bc:	4613      	mov	r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	4413      	add	r3, r2
 80042c2:	009a      	lsls	r2, r3, #2
 80042c4:	441a      	add	r2, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80042d0:	4b0c      	ldr	r3, [pc, #48]	; (8004304 <UART_SetConfig+0x118>)
 80042d2:	fba3 0302 	umull	r0, r3, r3, r2
 80042d6:	095b      	lsrs	r3, r3, #5
 80042d8:	2064      	movs	r0, #100	; 0x64
 80042da:	fb00 f303 	mul.w	r3, r0, r3
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	011b      	lsls	r3, r3, #4
 80042e2:	3332      	adds	r3, #50	; 0x32
 80042e4:	4a07      	ldr	r2, [pc, #28]	; (8004304 <UART_SetConfig+0x118>)
 80042e6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ea:	095b      	lsrs	r3, r3, #5
 80042ec:	f003 020f 	and.w	r2, r3, #15
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	440a      	add	r2, r1
 80042f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80042f8:	bf00      	nop
 80042fa:	3710      	adds	r7, #16
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	40013800 	.word	0x40013800
 8004304:	51eb851f 	.word	0x51eb851f

08004308 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af02      	add	r7, sp, #8
 800430e:	4603      	mov	r3, r0
 8004310:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8004312:	79fb      	ldrb	r3, [r7, #7]
 8004314:	f023 030f 	bic.w	r3, r3, #15
 8004318:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800431a:	79fb      	ldrb	r3, [r7, #7]
 800431c:	011b      	lsls	r3, r3, #4
 800431e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8004320:	7bfb      	ldrb	r3, [r7, #15]
 8004322:	f043 030c 	orr.w	r3, r3, #12
 8004326:	b2db      	uxtb	r3, r3
 8004328:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800432a:	7bfb      	ldrb	r3, [r7, #15]
 800432c:	f043 0308 	orr.w	r3, r3, #8
 8004330:	b2db      	uxtb	r3, r3
 8004332:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8004334:	7bbb      	ldrb	r3, [r7, #14]
 8004336:	f043 030c 	orr.w	r3, r3, #12
 800433a:	b2db      	uxtb	r3, r3
 800433c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800433e:	7bbb      	ldrb	r3, [r7, #14]
 8004340:	f043 0308 	orr.w	r3, r3, #8
 8004344:	b2db      	uxtb	r3, r3
 8004346:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8004348:	f107 0208 	add.w	r2, r7, #8
 800434c:	2364      	movs	r3, #100	; 0x64
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	2304      	movs	r3, #4
 8004352:	214e      	movs	r1, #78	; 0x4e
 8004354:	4803      	ldr	r0, [pc, #12]	; (8004364 <lcd_send_cmd+0x5c>)
 8004356:	f7fe f9c5 	bl	80026e4 <HAL_I2C_Master_Transmit>
}
 800435a:	bf00      	nop
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	20000288 	.word	0x20000288

08004368 <lcd_send_data>:

void lcd_send_data (char data)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af02      	add	r7, sp, #8
 800436e:	4603      	mov	r3, r0
 8004370:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8004372:	79fb      	ldrb	r3, [r7, #7]
 8004374:	f023 030f 	bic.w	r3, r3, #15
 8004378:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800437a:	79fb      	ldrb	r3, [r7, #7]
 800437c:	011b      	lsls	r3, r3, #4
 800437e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8004380:	7bfb      	ldrb	r3, [r7, #15]
 8004382:	f043 030d 	orr.w	r3, r3, #13
 8004386:	b2db      	uxtb	r3, r3
 8004388:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800438a:	7bfb      	ldrb	r3, [r7, #15]
 800438c:	f043 0309 	orr.w	r3, r3, #9
 8004390:	b2db      	uxtb	r3, r3
 8004392:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8004394:	7bbb      	ldrb	r3, [r7, #14]
 8004396:	f043 030d 	orr.w	r3, r3, #13
 800439a:	b2db      	uxtb	r3, r3
 800439c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800439e:	7bbb      	ldrb	r3, [r7, #14]
 80043a0:	f043 0309 	orr.w	r3, r3, #9
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80043a8:	f107 0208 	add.w	r2, r7, #8
 80043ac:	2364      	movs	r3, #100	; 0x64
 80043ae:	9300      	str	r3, [sp, #0]
 80043b0:	2304      	movs	r3, #4
 80043b2:	214e      	movs	r1, #78	; 0x4e
 80043b4:	4803      	ldr	r0, [pc, #12]	; (80043c4 <lcd_send_data+0x5c>)
 80043b6:	f7fe f995 	bl	80026e4 <HAL_I2C_Master_Transmit>
}
 80043ba:	bf00      	nop
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	20000288 	.word	0x20000288

080043c8 <lcd_init>:
    lcd_send_cmd (col);
}


void lcd_init (void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80043cc:	2032      	movs	r0, #50	; 0x32
 80043ce:	f7fd f965 	bl	800169c <HAL_Delay>
	lcd_send_cmd (0x30);
 80043d2:	2030      	movs	r0, #48	; 0x30
 80043d4:	f7ff ff98 	bl	8004308 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80043d8:	2005      	movs	r0, #5
 80043da:	f7fd f95f 	bl	800169c <HAL_Delay>
	lcd_send_cmd (0x30);
 80043de:	2030      	movs	r0, #48	; 0x30
 80043e0:	f7ff ff92 	bl	8004308 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80043e4:	2001      	movs	r0, #1
 80043e6:	f7fd f959 	bl	800169c <HAL_Delay>
	lcd_send_cmd (0x30);
 80043ea:	2030      	movs	r0, #48	; 0x30
 80043ec:	f7ff ff8c 	bl	8004308 <lcd_send_cmd>
	HAL_Delay(10);
 80043f0:	200a      	movs	r0, #10
 80043f2:	f7fd f953 	bl	800169c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80043f6:	2020      	movs	r0, #32
 80043f8:	f7ff ff86 	bl	8004308 <lcd_send_cmd>
	HAL_Delay(10);
 80043fc:	200a      	movs	r0, #10
 80043fe:	f7fd f94d 	bl	800169c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8004402:	2028      	movs	r0, #40	; 0x28
 8004404:	f7ff ff80 	bl	8004308 <lcd_send_cmd>
	HAL_Delay(1);
 8004408:	2001      	movs	r0, #1
 800440a:	f7fd f947 	bl	800169c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800440e:	2008      	movs	r0, #8
 8004410:	f7ff ff7a 	bl	8004308 <lcd_send_cmd>
	HAL_Delay(1);
 8004414:	2001      	movs	r0, #1
 8004416:	f7fd f941 	bl	800169c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800441a:	2001      	movs	r0, #1
 800441c:	f7ff ff74 	bl	8004308 <lcd_send_cmd>
	HAL_Delay(1);
 8004420:	2001      	movs	r0, #1
 8004422:	f7fd f93b 	bl	800169c <HAL_Delay>
	HAL_Delay(1);
 8004426:	2001      	movs	r0, #1
 8004428:	f7fd f938 	bl	800169c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800442c:	2006      	movs	r0, #6
 800442e:	f7ff ff6b 	bl	8004308 <lcd_send_cmd>
	HAL_Delay(1);
 8004432:	2001      	movs	r0, #1
 8004434:	f7fd f932 	bl	800169c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8004438:	200c      	movs	r0, #12
 800443a:	f7ff ff65 	bl	8004308 <lcd_send_cmd>
}
 800443e:	bf00      	nop
 8004440:	bd80      	pop	{r7, pc}

08004442 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b082      	sub	sp, #8
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800444a:	e006      	b.n	800445a <lcd_send_string+0x18>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	1c5a      	adds	r2, r3, #1
 8004450:	607a      	str	r2, [r7, #4]
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	4618      	mov	r0, r3
 8004456:	f7ff ff87 	bl	8004368 <lcd_send_data>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1f4      	bne.n	800444c <lcd_send_string+0xa>
}
 8004462:	bf00      	nop
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
	...

0800446c <__errno>:
 800446c:	4b01      	ldr	r3, [pc, #4]	; (8004474 <__errno+0x8>)
 800446e:	6818      	ldr	r0, [r3, #0]
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	2000000c 	.word	0x2000000c

08004478 <__libc_init_array>:
 8004478:	b570      	push	{r4, r5, r6, lr}
 800447a:	2500      	movs	r5, #0
 800447c:	4e0c      	ldr	r6, [pc, #48]	; (80044b0 <__libc_init_array+0x38>)
 800447e:	4c0d      	ldr	r4, [pc, #52]	; (80044b4 <__libc_init_array+0x3c>)
 8004480:	1ba4      	subs	r4, r4, r6
 8004482:	10a4      	asrs	r4, r4, #2
 8004484:	42a5      	cmp	r5, r4
 8004486:	d109      	bne.n	800449c <__libc_init_array+0x24>
 8004488:	f003 fd60 	bl	8007f4c <_init>
 800448c:	2500      	movs	r5, #0
 800448e:	4e0a      	ldr	r6, [pc, #40]	; (80044b8 <__libc_init_array+0x40>)
 8004490:	4c0a      	ldr	r4, [pc, #40]	; (80044bc <__libc_init_array+0x44>)
 8004492:	1ba4      	subs	r4, r4, r6
 8004494:	10a4      	asrs	r4, r4, #2
 8004496:	42a5      	cmp	r5, r4
 8004498:	d105      	bne.n	80044a6 <__libc_init_array+0x2e>
 800449a:	bd70      	pop	{r4, r5, r6, pc}
 800449c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044a0:	4798      	blx	r3
 80044a2:	3501      	adds	r5, #1
 80044a4:	e7ee      	b.n	8004484 <__libc_init_array+0xc>
 80044a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044aa:	4798      	blx	r3
 80044ac:	3501      	adds	r5, #1
 80044ae:	e7f2      	b.n	8004496 <__libc_init_array+0x1e>
 80044b0:	08008250 	.word	0x08008250
 80044b4:	08008250 	.word	0x08008250
 80044b8:	08008250 	.word	0x08008250
 80044bc:	08008254 	.word	0x08008254

080044c0 <memset>:
 80044c0:	4603      	mov	r3, r0
 80044c2:	4402      	add	r2, r0
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d100      	bne.n	80044ca <memset+0xa>
 80044c8:	4770      	bx	lr
 80044ca:	f803 1b01 	strb.w	r1, [r3], #1
 80044ce:	e7f9      	b.n	80044c4 <memset+0x4>

080044d0 <__cvt>:
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044d6:	461e      	mov	r6, r3
 80044d8:	bfbb      	ittet	lt
 80044da:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80044de:	461e      	movlt	r6, r3
 80044e0:	2300      	movge	r3, #0
 80044e2:	232d      	movlt	r3, #45	; 0x2d
 80044e4:	b088      	sub	sp, #32
 80044e6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80044e8:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80044ec:	f027 0720 	bic.w	r7, r7, #32
 80044f0:	2f46      	cmp	r7, #70	; 0x46
 80044f2:	4614      	mov	r4, r2
 80044f4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80044f6:	700b      	strb	r3, [r1, #0]
 80044f8:	d004      	beq.n	8004504 <__cvt+0x34>
 80044fa:	2f45      	cmp	r7, #69	; 0x45
 80044fc:	d100      	bne.n	8004500 <__cvt+0x30>
 80044fe:	3501      	adds	r5, #1
 8004500:	2302      	movs	r3, #2
 8004502:	e000      	b.n	8004506 <__cvt+0x36>
 8004504:	2303      	movs	r3, #3
 8004506:	aa07      	add	r2, sp, #28
 8004508:	9204      	str	r2, [sp, #16]
 800450a:	aa06      	add	r2, sp, #24
 800450c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004510:	e9cd 3500 	strd	r3, r5, [sp]
 8004514:	4622      	mov	r2, r4
 8004516:	4633      	mov	r3, r6
 8004518:	f001 fd7e 	bl	8006018 <_dtoa_r>
 800451c:	2f47      	cmp	r7, #71	; 0x47
 800451e:	4680      	mov	r8, r0
 8004520:	d102      	bne.n	8004528 <__cvt+0x58>
 8004522:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004524:	07db      	lsls	r3, r3, #31
 8004526:	d526      	bpl.n	8004576 <__cvt+0xa6>
 8004528:	2f46      	cmp	r7, #70	; 0x46
 800452a:	eb08 0905 	add.w	r9, r8, r5
 800452e:	d111      	bne.n	8004554 <__cvt+0x84>
 8004530:	f898 3000 	ldrb.w	r3, [r8]
 8004534:	2b30      	cmp	r3, #48	; 0x30
 8004536:	d10a      	bne.n	800454e <__cvt+0x7e>
 8004538:	2200      	movs	r2, #0
 800453a:	2300      	movs	r3, #0
 800453c:	4620      	mov	r0, r4
 800453e:	4631      	mov	r1, r6
 8004540:	f7fc fa32 	bl	80009a8 <__aeabi_dcmpeq>
 8004544:	b918      	cbnz	r0, 800454e <__cvt+0x7e>
 8004546:	f1c5 0501 	rsb	r5, r5, #1
 800454a:	f8ca 5000 	str.w	r5, [sl]
 800454e:	f8da 3000 	ldr.w	r3, [sl]
 8004552:	4499      	add	r9, r3
 8004554:	2200      	movs	r2, #0
 8004556:	2300      	movs	r3, #0
 8004558:	4620      	mov	r0, r4
 800455a:	4631      	mov	r1, r6
 800455c:	f7fc fa24 	bl	80009a8 <__aeabi_dcmpeq>
 8004560:	b938      	cbnz	r0, 8004572 <__cvt+0xa2>
 8004562:	2230      	movs	r2, #48	; 0x30
 8004564:	9b07      	ldr	r3, [sp, #28]
 8004566:	454b      	cmp	r3, r9
 8004568:	d205      	bcs.n	8004576 <__cvt+0xa6>
 800456a:	1c59      	adds	r1, r3, #1
 800456c:	9107      	str	r1, [sp, #28]
 800456e:	701a      	strb	r2, [r3, #0]
 8004570:	e7f8      	b.n	8004564 <__cvt+0x94>
 8004572:	f8cd 901c 	str.w	r9, [sp, #28]
 8004576:	4640      	mov	r0, r8
 8004578:	9b07      	ldr	r3, [sp, #28]
 800457a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800457c:	eba3 0308 	sub.w	r3, r3, r8
 8004580:	6013      	str	r3, [r2, #0]
 8004582:	b008      	add	sp, #32
 8004584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004588 <__exponent>:
 8004588:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800458a:	2900      	cmp	r1, #0
 800458c:	bfb4      	ite	lt
 800458e:	232d      	movlt	r3, #45	; 0x2d
 8004590:	232b      	movge	r3, #43	; 0x2b
 8004592:	4604      	mov	r4, r0
 8004594:	bfb8      	it	lt
 8004596:	4249      	neglt	r1, r1
 8004598:	2909      	cmp	r1, #9
 800459a:	f804 2b02 	strb.w	r2, [r4], #2
 800459e:	7043      	strb	r3, [r0, #1]
 80045a0:	dd21      	ble.n	80045e6 <__exponent+0x5e>
 80045a2:	f10d 0307 	add.w	r3, sp, #7
 80045a6:	461f      	mov	r7, r3
 80045a8:	260a      	movs	r6, #10
 80045aa:	fb91 f5f6 	sdiv	r5, r1, r6
 80045ae:	fb06 1115 	mls	r1, r6, r5, r1
 80045b2:	2d09      	cmp	r5, #9
 80045b4:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80045b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80045bc:	f103 32ff 	add.w	r2, r3, #4294967295
 80045c0:	4629      	mov	r1, r5
 80045c2:	dc09      	bgt.n	80045d8 <__exponent+0x50>
 80045c4:	3130      	adds	r1, #48	; 0x30
 80045c6:	3b02      	subs	r3, #2
 80045c8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80045cc:	42bb      	cmp	r3, r7
 80045ce:	4622      	mov	r2, r4
 80045d0:	d304      	bcc.n	80045dc <__exponent+0x54>
 80045d2:	1a10      	subs	r0, r2, r0
 80045d4:	b003      	add	sp, #12
 80045d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045d8:	4613      	mov	r3, r2
 80045da:	e7e6      	b.n	80045aa <__exponent+0x22>
 80045dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045e0:	f804 2b01 	strb.w	r2, [r4], #1
 80045e4:	e7f2      	b.n	80045cc <__exponent+0x44>
 80045e6:	2330      	movs	r3, #48	; 0x30
 80045e8:	4419      	add	r1, r3
 80045ea:	7083      	strb	r3, [r0, #2]
 80045ec:	1d02      	adds	r2, r0, #4
 80045ee:	70c1      	strb	r1, [r0, #3]
 80045f0:	e7ef      	b.n	80045d2 <__exponent+0x4a>
	...

080045f4 <_printf_float>:
 80045f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045f8:	b091      	sub	sp, #68	; 0x44
 80045fa:	460c      	mov	r4, r1
 80045fc:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80045fe:	4693      	mov	fp, r2
 8004600:	461e      	mov	r6, r3
 8004602:	4605      	mov	r5, r0
 8004604:	f002 fdea 	bl	80071dc <_localeconv_r>
 8004608:	6803      	ldr	r3, [r0, #0]
 800460a:	4618      	mov	r0, r3
 800460c:	9309      	str	r3, [sp, #36]	; 0x24
 800460e:	f7fb fd9f 	bl	8000150 <strlen>
 8004612:	2300      	movs	r3, #0
 8004614:	930e      	str	r3, [sp, #56]	; 0x38
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	900a      	str	r0, [sp, #40]	; 0x28
 800461a:	3307      	adds	r3, #7
 800461c:	f023 0307 	bic.w	r3, r3, #7
 8004620:	f103 0208 	add.w	r2, r3, #8
 8004624:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004628:	f8d4 a000 	ldr.w	sl, [r4]
 800462c:	603a      	str	r2, [r7, #0]
 800462e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004632:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004636:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800463a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800463e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004640:	f04f 32ff 	mov.w	r2, #4294967295
 8004644:	4ba6      	ldr	r3, [pc, #664]	; (80048e0 <_printf_float+0x2ec>)
 8004646:	4638      	mov	r0, r7
 8004648:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800464a:	f7fc f9df 	bl	8000a0c <__aeabi_dcmpun>
 800464e:	bb68      	cbnz	r0, 80046ac <_printf_float+0xb8>
 8004650:	f04f 32ff 	mov.w	r2, #4294967295
 8004654:	4ba2      	ldr	r3, [pc, #648]	; (80048e0 <_printf_float+0x2ec>)
 8004656:	4638      	mov	r0, r7
 8004658:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800465a:	f7fc f9b9 	bl	80009d0 <__aeabi_dcmple>
 800465e:	bb28      	cbnz	r0, 80046ac <_printf_float+0xb8>
 8004660:	2200      	movs	r2, #0
 8004662:	2300      	movs	r3, #0
 8004664:	4638      	mov	r0, r7
 8004666:	4649      	mov	r1, r9
 8004668:	f7fc f9a8 	bl	80009bc <__aeabi_dcmplt>
 800466c:	b110      	cbz	r0, 8004674 <_printf_float+0x80>
 800466e:	232d      	movs	r3, #45	; 0x2d
 8004670:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004674:	4f9b      	ldr	r7, [pc, #620]	; (80048e4 <_printf_float+0x2f0>)
 8004676:	4b9c      	ldr	r3, [pc, #624]	; (80048e8 <_printf_float+0x2f4>)
 8004678:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800467c:	bf98      	it	ls
 800467e:	461f      	movls	r7, r3
 8004680:	2303      	movs	r3, #3
 8004682:	f04f 0900 	mov.w	r9, #0
 8004686:	6123      	str	r3, [r4, #16]
 8004688:	f02a 0304 	bic.w	r3, sl, #4
 800468c:	6023      	str	r3, [r4, #0]
 800468e:	9600      	str	r6, [sp, #0]
 8004690:	465b      	mov	r3, fp
 8004692:	aa0f      	add	r2, sp, #60	; 0x3c
 8004694:	4621      	mov	r1, r4
 8004696:	4628      	mov	r0, r5
 8004698:	f000 f9e2 	bl	8004a60 <_printf_common>
 800469c:	3001      	adds	r0, #1
 800469e:	f040 8090 	bne.w	80047c2 <_printf_float+0x1ce>
 80046a2:	f04f 30ff 	mov.w	r0, #4294967295
 80046a6:	b011      	add	sp, #68	; 0x44
 80046a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046ac:	463a      	mov	r2, r7
 80046ae:	464b      	mov	r3, r9
 80046b0:	4638      	mov	r0, r7
 80046b2:	4649      	mov	r1, r9
 80046b4:	f7fc f9aa 	bl	8000a0c <__aeabi_dcmpun>
 80046b8:	b110      	cbz	r0, 80046c0 <_printf_float+0xcc>
 80046ba:	4f8c      	ldr	r7, [pc, #560]	; (80048ec <_printf_float+0x2f8>)
 80046bc:	4b8c      	ldr	r3, [pc, #560]	; (80048f0 <_printf_float+0x2fc>)
 80046be:	e7db      	b.n	8004678 <_printf_float+0x84>
 80046c0:	6863      	ldr	r3, [r4, #4]
 80046c2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80046c6:	1c59      	adds	r1, r3, #1
 80046c8:	a80d      	add	r0, sp, #52	; 0x34
 80046ca:	a90e      	add	r1, sp, #56	; 0x38
 80046cc:	d140      	bne.n	8004750 <_printf_float+0x15c>
 80046ce:	2306      	movs	r3, #6
 80046d0:	6063      	str	r3, [r4, #4]
 80046d2:	f04f 0c00 	mov.w	ip, #0
 80046d6:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80046da:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80046de:	6863      	ldr	r3, [r4, #4]
 80046e0:	6022      	str	r2, [r4, #0]
 80046e2:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80046e6:	9300      	str	r3, [sp, #0]
 80046e8:	463a      	mov	r2, r7
 80046ea:	464b      	mov	r3, r9
 80046ec:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80046f0:	4628      	mov	r0, r5
 80046f2:	f7ff feed 	bl	80044d0 <__cvt>
 80046f6:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80046fa:	2b47      	cmp	r3, #71	; 0x47
 80046fc:	4607      	mov	r7, r0
 80046fe:	d109      	bne.n	8004714 <_printf_float+0x120>
 8004700:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004702:	1cd8      	adds	r0, r3, #3
 8004704:	db02      	blt.n	800470c <_printf_float+0x118>
 8004706:	6862      	ldr	r2, [r4, #4]
 8004708:	4293      	cmp	r3, r2
 800470a:	dd47      	ble.n	800479c <_printf_float+0x1a8>
 800470c:	f1a8 0802 	sub.w	r8, r8, #2
 8004710:	fa5f f888 	uxtb.w	r8, r8
 8004714:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004718:	990d      	ldr	r1, [sp, #52]	; 0x34
 800471a:	d824      	bhi.n	8004766 <_printf_float+0x172>
 800471c:	3901      	subs	r1, #1
 800471e:	4642      	mov	r2, r8
 8004720:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004724:	910d      	str	r1, [sp, #52]	; 0x34
 8004726:	f7ff ff2f 	bl	8004588 <__exponent>
 800472a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800472c:	4681      	mov	r9, r0
 800472e:	1813      	adds	r3, r2, r0
 8004730:	2a01      	cmp	r2, #1
 8004732:	6123      	str	r3, [r4, #16]
 8004734:	dc02      	bgt.n	800473c <_printf_float+0x148>
 8004736:	6822      	ldr	r2, [r4, #0]
 8004738:	07d1      	lsls	r1, r2, #31
 800473a:	d501      	bpl.n	8004740 <_printf_float+0x14c>
 800473c:	3301      	adds	r3, #1
 800473e:	6123      	str	r3, [r4, #16]
 8004740:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004744:	2b00      	cmp	r3, #0
 8004746:	d0a2      	beq.n	800468e <_printf_float+0x9a>
 8004748:	232d      	movs	r3, #45	; 0x2d
 800474a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800474e:	e79e      	b.n	800468e <_printf_float+0x9a>
 8004750:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004754:	f000 816e 	beq.w	8004a34 <_printf_float+0x440>
 8004758:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800475c:	d1b9      	bne.n	80046d2 <_printf_float+0xde>
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1b7      	bne.n	80046d2 <_printf_float+0xde>
 8004762:	2301      	movs	r3, #1
 8004764:	e7b4      	b.n	80046d0 <_printf_float+0xdc>
 8004766:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800476a:	d119      	bne.n	80047a0 <_printf_float+0x1ac>
 800476c:	2900      	cmp	r1, #0
 800476e:	6863      	ldr	r3, [r4, #4]
 8004770:	dd0c      	ble.n	800478c <_printf_float+0x198>
 8004772:	6121      	str	r1, [r4, #16]
 8004774:	b913      	cbnz	r3, 800477c <_printf_float+0x188>
 8004776:	6822      	ldr	r2, [r4, #0]
 8004778:	07d2      	lsls	r2, r2, #31
 800477a:	d502      	bpl.n	8004782 <_printf_float+0x18e>
 800477c:	3301      	adds	r3, #1
 800477e:	440b      	add	r3, r1
 8004780:	6123      	str	r3, [r4, #16]
 8004782:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004784:	f04f 0900 	mov.w	r9, #0
 8004788:	65a3      	str	r3, [r4, #88]	; 0x58
 800478a:	e7d9      	b.n	8004740 <_printf_float+0x14c>
 800478c:	b913      	cbnz	r3, 8004794 <_printf_float+0x1a0>
 800478e:	6822      	ldr	r2, [r4, #0]
 8004790:	07d0      	lsls	r0, r2, #31
 8004792:	d501      	bpl.n	8004798 <_printf_float+0x1a4>
 8004794:	3302      	adds	r3, #2
 8004796:	e7f3      	b.n	8004780 <_printf_float+0x18c>
 8004798:	2301      	movs	r3, #1
 800479a:	e7f1      	b.n	8004780 <_printf_float+0x18c>
 800479c:	f04f 0867 	mov.w	r8, #103	; 0x67
 80047a0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80047a4:	4293      	cmp	r3, r2
 80047a6:	db05      	blt.n	80047b4 <_printf_float+0x1c0>
 80047a8:	6822      	ldr	r2, [r4, #0]
 80047aa:	6123      	str	r3, [r4, #16]
 80047ac:	07d1      	lsls	r1, r2, #31
 80047ae:	d5e8      	bpl.n	8004782 <_printf_float+0x18e>
 80047b0:	3301      	adds	r3, #1
 80047b2:	e7e5      	b.n	8004780 <_printf_float+0x18c>
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	bfcc      	ite	gt
 80047b8:	2301      	movgt	r3, #1
 80047ba:	f1c3 0302 	rsble	r3, r3, #2
 80047be:	4413      	add	r3, r2
 80047c0:	e7de      	b.n	8004780 <_printf_float+0x18c>
 80047c2:	6823      	ldr	r3, [r4, #0]
 80047c4:	055a      	lsls	r2, r3, #21
 80047c6:	d407      	bmi.n	80047d8 <_printf_float+0x1e4>
 80047c8:	6923      	ldr	r3, [r4, #16]
 80047ca:	463a      	mov	r2, r7
 80047cc:	4659      	mov	r1, fp
 80047ce:	4628      	mov	r0, r5
 80047d0:	47b0      	blx	r6
 80047d2:	3001      	adds	r0, #1
 80047d4:	d129      	bne.n	800482a <_printf_float+0x236>
 80047d6:	e764      	b.n	80046a2 <_printf_float+0xae>
 80047d8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80047dc:	f240 80d7 	bls.w	800498e <_printf_float+0x39a>
 80047e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80047e4:	2200      	movs	r2, #0
 80047e6:	2300      	movs	r3, #0
 80047e8:	f7fc f8de 	bl	80009a8 <__aeabi_dcmpeq>
 80047ec:	b388      	cbz	r0, 8004852 <_printf_float+0x25e>
 80047ee:	2301      	movs	r3, #1
 80047f0:	4a40      	ldr	r2, [pc, #256]	; (80048f4 <_printf_float+0x300>)
 80047f2:	4659      	mov	r1, fp
 80047f4:	4628      	mov	r0, r5
 80047f6:	47b0      	blx	r6
 80047f8:	3001      	adds	r0, #1
 80047fa:	f43f af52 	beq.w	80046a2 <_printf_float+0xae>
 80047fe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004802:	429a      	cmp	r2, r3
 8004804:	db02      	blt.n	800480c <_printf_float+0x218>
 8004806:	6823      	ldr	r3, [r4, #0]
 8004808:	07d8      	lsls	r0, r3, #31
 800480a:	d50e      	bpl.n	800482a <_printf_float+0x236>
 800480c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004810:	4659      	mov	r1, fp
 8004812:	4628      	mov	r0, r5
 8004814:	47b0      	blx	r6
 8004816:	3001      	adds	r0, #1
 8004818:	f43f af43 	beq.w	80046a2 <_printf_float+0xae>
 800481c:	2700      	movs	r7, #0
 800481e:	f104 081a 	add.w	r8, r4, #26
 8004822:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004824:	3b01      	subs	r3, #1
 8004826:	42bb      	cmp	r3, r7
 8004828:	dc09      	bgt.n	800483e <_printf_float+0x24a>
 800482a:	6823      	ldr	r3, [r4, #0]
 800482c:	079f      	lsls	r7, r3, #30
 800482e:	f100 80fd 	bmi.w	8004a2c <_printf_float+0x438>
 8004832:	68e0      	ldr	r0, [r4, #12]
 8004834:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004836:	4298      	cmp	r0, r3
 8004838:	bfb8      	it	lt
 800483a:	4618      	movlt	r0, r3
 800483c:	e733      	b.n	80046a6 <_printf_float+0xb2>
 800483e:	2301      	movs	r3, #1
 8004840:	4642      	mov	r2, r8
 8004842:	4659      	mov	r1, fp
 8004844:	4628      	mov	r0, r5
 8004846:	47b0      	blx	r6
 8004848:	3001      	adds	r0, #1
 800484a:	f43f af2a 	beq.w	80046a2 <_printf_float+0xae>
 800484e:	3701      	adds	r7, #1
 8004850:	e7e7      	b.n	8004822 <_printf_float+0x22e>
 8004852:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004854:	2b00      	cmp	r3, #0
 8004856:	dc2b      	bgt.n	80048b0 <_printf_float+0x2bc>
 8004858:	2301      	movs	r3, #1
 800485a:	4a26      	ldr	r2, [pc, #152]	; (80048f4 <_printf_float+0x300>)
 800485c:	4659      	mov	r1, fp
 800485e:	4628      	mov	r0, r5
 8004860:	47b0      	blx	r6
 8004862:	3001      	adds	r0, #1
 8004864:	f43f af1d 	beq.w	80046a2 <_printf_float+0xae>
 8004868:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800486a:	b923      	cbnz	r3, 8004876 <_printf_float+0x282>
 800486c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800486e:	b913      	cbnz	r3, 8004876 <_printf_float+0x282>
 8004870:	6823      	ldr	r3, [r4, #0]
 8004872:	07d9      	lsls	r1, r3, #31
 8004874:	d5d9      	bpl.n	800482a <_printf_float+0x236>
 8004876:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800487a:	4659      	mov	r1, fp
 800487c:	4628      	mov	r0, r5
 800487e:	47b0      	blx	r6
 8004880:	3001      	adds	r0, #1
 8004882:	f43f af0e 	beq.w	80046a2 <_printf_float+0xae>
 8004886:	f04f 0800 	mov.w	r8, #0
 800488a:	f104 091a 	add.w	r9, r4, #26
 800488e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004890:	425b      	negs	r3, r3
 8004892:	4543      	cmp	r3, r8
 8004894:	dc01      	bgt.n	800489a <_printf_float+0x2a6>
 8004896:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004898:	e797      	b.n	80047ca <_printf_float+0x1d6>
 800489a:	2301      	movs	r3, #1
 800489c:	464a      	mov	r2, r9
 800489e:	4659      	mov	r1, fp
 80048a0:	4628      	mov	r0, r5
 80048a2:	47b0      	blx	r6
 80048a4:	3001      	adds	r0, #1
 80048a6:	f43f aefc 	beq.w	80046a2 <_printf_float+0xae>
 80048aa:	f108 0801 	add.w	r8, r8, #1
 80048ae:	e7ee      	b.n	800488e <_printf_float+0x29a>
 80048b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80048b4:	429a      	cmp	r2, r3
 80048b6:	bfa8      	it	ge
 80048b8:	461a      	movge	r2, r3
 80048ba:	2a00      	cmp	r2, #0
 80048bc:	4690      	mov	r8, r2
 80048be:	dd07      	ble.n	80048d0 <_printf_float+0x2dc>
 80048c0:	4613      	mov	r3, r2
 80048c2:	4659      	mov	r1, fp
 80048c4:	463a      	mov	r2, r7
 80048c6:	4628      	mov	r0, r5
 80048c8:	47b0      	blx	r6
 80048ca:	3001      	adds	r0, #1
 80048cc:	f43f aee9 	beq.w	80046a2 <_printf_float+0xae>
 80048d0:	f104 031a 	add.w	r3, r4, #26
 80048d4:	f04f 0a00 	mov.w	sl, #0
 80048d8:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80048dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80048de:	e015      	b.n	800490c <_printf_float+0x318>
 80048e0:	7fefffff 	.word	0x7fefffff
 80048e4:	08007f9c 	.word	0x08007f9c
 80048e8:	08007f98 	.word	0x08007f98
 80048ec:	08007fa4 	.word	0x08007fa4
 80048f0:	08007fa0 	.word	0x08007fa0
 80048f4:	08007fa8 	.word	0x08007fa8
 80048f8:	2301      	movs	r3, #1
 80048fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048fc:	4659      	mov	r1, fp
 80048fe:	4628      	mov	r0, r5
 8004900:	47b0      	blx	r6
 8004902:	3001      	adds	r0, #1
 8004904:	f43f aecd 	beq.w	80046a2 <_printf_float+0xae>
 8004908:	f10a 0a01 	add.w	sl, sl, #1
 800490c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8004910:	eba9 0308 	sub.w	r3, r9, r8
 8004914:	4553      	cmp	r3, sl
 8004916:	dcef      	bgt.n	80048f8 <_printf_float+0x304>
 8004918:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800491c:	429a      	cmp	r2, r3
 800491e:	444f      	add	r7, r9
 8004920:	db14      	blt.n	800494c <_printf_float+0x358>
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	07da      	lsls	r2, r3, #31
 8004926:	d411      	bmi.n	800494c <_printf_float+0x358>
 8004928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800492a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800492c:	eba3 0209 	sub.w	r2, r3, r9
 8004930:	eba3 0901 	sub.w	r9, r3, r1
 8004934:	4591      	cmp	r9, r2
 8004936:	bfa8      	it	ge
 8004938:	4691      	movge	r9, r2
 800493a:	f1b9 0f00 	cmp.w	r9, #0
 800493e:	dc0d      	bgt.n	800495c <_printf_float+0x368>
 8004940:	2700      	movs	r7, #0
 8004942:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004946:	f104 081a 	add.w	r8, r4, #26
 800494a:	e018      	b.n	800497e <_printf_float+0x38a>
 800494c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004950:	4659      	mov	r1, fp
 8004952:	4628      	mov	r0, r5
 8004954:	47b0      	blx	r6
 8004956:	3001      	adds	r0, #1
 8004958:	d1e6      	bne.n	8004928 <_printf_float+0x334>
 800495a:	e6a2      	b.n	80046a2 <_printf_float+0xae>
 800495c:	464b      	mov	r3, r9
 800495e:	463a      	mov	r2, r7
 8004960:	4659      	mov	r1, fp
 8004962:	4628      	mov	r0, r5
 8004964:	47b0      	blx	r6
 8004966:	3001      	adds	r0, #1
 8004968:	d1ea      	bne.n	8004940 <_printf_float+0x34c>
 800496a:	e69a      	b.n	80046a2 <_printf_float+0xae>
 800496c:	2301      	movs	r3, #1
 800496e:	4642      	mov	r2, r8
 8004970:	4659      	mov	r1, fp
 8004972:	4628      	mov	r0, r5
 8004974:	47b0      	blx	r6
 8004976:	3001      	adds	r0, #1
 8004978:	f43f ae93 	beq.w	80046a2 <_printf_float+0xae>
 800497c:	3701      	adds	r7, #1
 800497e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004982:	1a9b      	subs	r3, r3, r2
 8004984:	eba3 0309 	sub.w	r3, r3, r9
 8004988:	42bb      	cmp	r3, r7
 800498a:	dcef      	bgt.n	800496c <_printf_float+0x378>
 800498c:	e74d      	b.n	800482a <_printf_float+0x236>
 800498e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004990:	2a01      	cmp	r2, #1
 8004992:	dc01      	bgt.n	8004998 <_printf_float+0x3a4>
 8004994:	07db      	lsls	r3, r3, #31
 8004996:	d538      	bpl.n	8004a0a <_printf_float+0x416>
 8004998:	2301      	movs	r3, #1
 800499a:	463a      	mov	r2, r7
 800499c:	4659      	mov	r1, fp
 800499e:	4628      	mov	r0, r5
 80049a0:	47b0      	blx	r6
 80049a2:	3001      	adds	r0, #1
 80049a4:	f43f ae7d 	beq.w	80046a2 <_printf_float+0xae>
 80049a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049ac:	4659      	mov	r1, fp
 80049ae:	4628      	mov	r0, r5
 80049b0:	47b0      	blx	r6
 80049b2:	3001      	adds	r0, #1
 80049b4:	f107 0701 	add.w	r7, r7, #1
 80049b8:	f43f ae73 	beq.w	80046a2 <_printf_float+0xae>
 80049bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80049c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049c2:	2200      	movs	r2, #0
 80049c4:	f103 38ff 	add.w	r8, r3, #4294967295
 80049c8:	2300      	movs	r3, #0
 80049ca:	f7fb ffed 	bl	80009a8 <__aeabi_dcmpeq>
 80049ce:	b9c0      	cbnz	r0, 8004a02 <_printf_float+0x40e>
 80049d0:	4643      	mov	r3, r8
 80049d2:	463a      	mov	r2, r7
 80049d4:	4659      	mov	r1, fp
 80049d6:	4628      	mov	r0, r5
 80049d8:	47b0      	blx	r6
 80049da:	3001      	adds	r0, #1
 80049dc:	d10d      	bne.n	80049fa <_printf_float+0x406>
 80049de:	e660      	b.n	80046a2 <_printf_float+0xae>
 80049e0:	2301      	movs	r3, #1
 80049e2:	4642      	mov	r2, r8
 80049e4:	4659      	mov	r1, fp
 80049e6:	4628      	mov	r0, r5
 80049e8:	47b0      	blx	r6
 80049ea:	3001      	adds	r0, #1
 80049ec:	f43f ae59 	beq.w	80046a2 <_printf_float+0xae>
 80049f0:	3701      	adds	r7, #1
 80049f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049f4:	3b01      	subs	r3, #1
 80049f6:	42bb      	cmp	r3, r7
 80049f8:	dcf2      	bgt.n	80049e0 <_printf_float+0x3ec>
 80049fa:	464b      	mov	r3, r9
 80049fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a00:	e6e4      	b.n	80047cc <_printf_float+0x1d8>
 8004a02:	2700      	movs	r7, #0
 8004a04:	f104 081a 	add.w	r8, r4, #26
 8004a08:	e7f3      	b.n	80049f2 <_printf_float+0x3fe>
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e7e1      	b.n	80049d2 <_printf_float+0x3de>
 8004a0e:	2301      	movs	r3, #1
 8004a10:	4642      	mov	r2, r8
 8004a12:	4659      	mov	r1, fp
 8004a14:	4628      	mov	r0, r5
 8004a16:	47b0      	blx	r6
 8004a18:	3001      	adds	r0, #1
 8004a1a:	f43f ae42 	beq.w	80046a2 <_printf_float+0xae>
 8004a1e:	3701      	adds	r7, #1
 8004a20:	68e3      	ldr	r3, [r4, #12]
 8004a22:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004a24:	1a9b      	subs	r3, r3, r2
 8004a26:	42bb      	cmp	r3, r7
 8004a28:	dcf1      	bgt.n	8004a0e <_printf_float+0x41a>
 8004a2a:	e702      	b.n	8004832 <_printf_float+0x23e>
 8004a2c:	2700      	movs	r7, #0
 8004a2e:	f104 0819 	add.w	r8, r4, #25
 8004a32:	e7f5      	b.n	8004a20 <_printf_float+0x42c>
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f43f ae94 	beq.w	8004762 <_printf_float+0x16e>
 8004a3a:	f04f 0c00 	mov.w	ip, #0
 8004a3e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004a42:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8004a46:	6022      	str	r2, [r4, #0]
 8004a48:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004a4c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004a50:	9300      	str	r3, [sp, #0]
 8004a52:	463a      	mov	r2, r7
 8004a54:	464b      	mov	r3, r9
 8004a56:	4628      	mov	r0, r5
 8004a58:	f7ff fd3a 	bl	80044d0 <__cvt>
 8004a5c:	4607      	mov	r7, r0
 8004a5e:	e64f      	b.n	8004700 <_printf_float+0x10c>

08004a60 <_printf_common>:
 8004a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a64:	4691      	mov	r9, r2
 8004a66:	461f      	mov	r7, r3
 8004a68:	688a      	ldr	r2, [r1, #8]
 8004a6a:	690b      	ldr	r3, [r1, #16]
 8004a6c:	4606      	mov	r6, r0
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	bfb8      	it	lt
 8004a72:	4613      	movlt	r3, r2
 8004a74:	f8c9 3000 	str.w	r3, [r9]
 8004a78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a7c:	460c      	mov	r4, r1
 8004a7e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a82:	b112      	cbz	r2, 8004a8a <_printf_common+0x2a>
 8004a84:	3301      	adds	r3, #1
 8004a86:	f8c9 3000 	str.w	r3, [r9]
 8004a8a:	6823      	ldr	r3, [r4, #0]
 8004a8c:	0699      	lsls	r1, r3, #26
 8004a8e:	bf42      	ittt	mi
 8004a90:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004a94:	3302      	addmi	r3, #2
 8004a96:	f8c9 3000 	strmi.w	r3, [r9]
 8004a9a:	6825      	ldr	r5, [r4, #0]
 8004a9c:	f015 0506 	ands.w	r5, r5, #6
 8004aa0:	d107      	bne.n	8004ab2 <_printf_common+0x52>
 8004aa2:	f104 0a19 	add.w	sl, r4, #25
 8004aa6:	68e3      	ldr	r3, [r4, #12]
 8004aa8:	f8d9 2000 	ldr.w	r2, [r9]
 8004aac:	1a9b      	subs	r3, r3, r2
 8004aae:	42ab      	cmp	r3, r5
 8004ab0:	dc29      	bgt.n	8004b06 <_printf_common+0xa6>
 8004ab2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004ab6:	6822      	ldr	r2, [r4, #0]
 8004ab8:	3300      	adds	r3, #0
 8004aba:	bf18      	it	ne
 8004abc:	2301      	movne	r3, #1
 8004abe:	0692      	lsls	r2, r2, #26
 8004ac0:	d42e      	bmi.n	8004b20 <_printf_common+0xc0>
 8004ac2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ac6:	4639      	mov	r1, r7
 8004ac8:	4630      	mov	r0, r6
 8004aca:	47c0      	blx	r8
 8004acc:	3001      	adds	r0, #1
 8004ace:	d021      	beq.n	8004b14 <_printf_common+0xb4>
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	68e5      	ldr	r5, [r4, #12]
 8004ad4:	f003 0306 	and.w	r3, r3, #6
 8004ad8:	2b04      	cmp	r3, #4
 8004ada:	bf18      	it	ne
 8004adc:	2500      	movne	r5, #0
 8004ade:	f8d9 2000 	ldr.w	r2, [r9]
 8004ae2:	f04f 0900 	mov.w	r9, #0
 8004ae6:	bf08      	it	eq
 8004ae8:	1aad      	subeq	r5, r5, r2
 8004aea:	68a3      	ldr	r3, [r4, #8]
 8004aec:	6922      	ldr	r2, [r4, #16]
 8004aee:	bf08      	it	eq
 8004af0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004af4:	4293      	cmp	r3, r2
 8004af6:	bfc4      	itt	gt
 8004af8:	1a9b      	subgt	r3, r3, r2
 8004afa:	18ed      	addgt	r5, r5, r3
 8004afc:	341a      	adds	r4, #26
 8004afe:	454d      	cmp	r5, r9
 8004b00:	d11a      	bne.n	8004b38 <_printf_common+0xd8>
 8004b02:	2000      	movs	r0, #0
 8004b04:	e008      	b.n	8004b18 <_printf_common+0xb8>
 8004b06:	2301      	movs	r3, #1
 8004b08:	4652      	mov	r2, sl
 8004b0a:	4639      	mov	r1, r7
 8004b0c:	4630      	mov	r0, r6
 8004b0e:	47c0      	blx	r8
 8004b10:	3001      	adds	r0, #1
 8004b12:	d103      	bne.n	8004b1c <_printf_common+0xbc>
 8004b14:	f04f 30ff 	mov.w	r0, #4294967295
 8004b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b1c:	3501      	adds	r5, #1
 8004b1e:	e7c2      	b.n	8004aa6 <_printf_common+0x46>
 8004b20:	2030      	movs	r0, #48	; 0x30
 8004b22:	18e1      	adds	r1, r4, r3
 8004b24:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b28:	1c5a      	adds	r2, r3, #1
 8004b2a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b2e:	4422      	add	r2, r4
 8004b30:	3302      	adds	r3, #2
 8004b32:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b36:	e7c4      	b.n	8004ac2 <_printf_common+0x62>
 8004b38:	2301      	movs	r3, #1
 8004b3a:	4622      	mov	r2, r4
 8004b3c:	4639      	mov	r1, r7
 8004b3e:	4630      	mov	r0, r6
 8004b40:	47c0      	blx	r8
 8004b42:	3001      	adds	r0, #1
 8004b44:	d0e6      	beq.n	8004b14 <_printf_common+0xb4>
 8004b46:	f109 0901 	add.w	r9, r9, #1
 8004b4a:	e7d8      	b.n	8004afe <_printf_common+0x9e>

08004b4c <_printf_i>:
 8004b4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b50:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004b54:	460c      	mov	r4, r1
 8004b56:	7e09      	ldrb	r1, [r1, #24]
 8004b58:	b085      	sub	sp, #20
 8004b5a:	296e      	cmp	r1, #110	; 0x6e
 8004b5c:	4617      	mov	r7, r2
 8004b5e:	4606      	mov	r6, r0
 8004b60:	4698      	mov	r8, r3
 8004b62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004b64:	f000 80b3 	beq.w	8004cce <_printf_i+0x182>
 8004b68:	d822      	bhi.n	8004bb0 <_printf_i+0x64>
 8004b6a:	2963      	cmp	r1, #99	; 0x63
 8004b6c:	d036      	beq.n	8004bdc <_printf_i+0x90>
 8004b6e:	d80a      	bhi.n	8004b86 <_printf_i+0x3a>
 8004b70:	2900      	cmp	r1, #0
 8004b72:	f000 80b9 	beq.w	8004ce8 <_printf_i+0x19c>
 8004b76:	2958      	cmp	r1, #88	; 0x58
 8004b78:	f000 8083 	beq.w	8004c82 <_printf_i+0x136>
 8004b7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b80:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004b84:	e032      	b.n	8004bec <_printf_i+0xa0>
 8004b86:	2964      	cmp	r1, #100	; 0x64
 8004b88:	d001      	beq.n	8004b8e <_printf_i+0x42>
 8004b8a:	2969      	cmp	r1, #105	; 0x69
 8004b8c:	d1f6      	bne.n	8004b7c <_printf_i+0x30>
 8004b8e:	6820      	ldr	r0, [r4, #0]
 8004b90:	6813      	ldr	r3, [r2, #0]
 8004b92:	0605      	lsls	r5, r0, #24
 8004b94:	f103 0104 	add.w	r1, r3, #4
 8004b98:	d52a      	bpl.n	8004bf0 <_printf_i+0xa4>
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6011      	str	r1, [r2, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	da03      	bge.n	8004baa <_printf_i+0x5e>
 8004ba2:	222d      	movs	r2, #45	; 0x2d
 8004ba4:	425b      	negs	r3, r3
 8004ba6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004baa:	486f      	ldr	r0, [pc, #444]	; (8004d68 <_printf_i+0x21c>)
 8004bac:	220a      	movs	r2, #10
 8004bae:	e039      	b.n	8004c24 <_printf_i+0xd8>
 8004bb0:	2973      	cmp	r1, #115	; 0x73
 8004bb2:	f000 809d 	beq.w	8004cf0 <_printf_i+0x1a4>
 8004bb6:	d808      	bhi.n	8004bca <_printf_i+0x7e>
 8004bb8:	296f      	cmp	r1, #111	; 0x6f
 8004bba:	d020      	beq.n	8004bfe <_printf_i+0xb2>
 8004bbc:	2970      	cmp	r1, #112	; 0x70
 8004bbe:	d1dd      	bne.n	8004b7c <_printf_i+0x30>
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	f043 0320 	orr.w	r3, r3, #32
 8004bc6:	6023      	str	r3, [r4, #0]
 8004bc8:	e003      	b.n	8004bd2 <_printf_i+0x86>
 8004bca:	2975      	cmp	r1, #117	; 0x75
 8004bcc:	d017      	beq.n	8004bfe <_printf_i+0xb2>
 8004bce:	2978      	cmp	r1, #120	; 0x78
 8004bd0:	d1d4      	bne.n	8004b7c <_printf_i+0x30>
 8004bd2:	2378      	movs	r3, #120	; 0x78
 8004bd4:	4865      	ldr	r0, [pc, #404]	; (8004d6c <_printf_i+0x220>)
 8004bd6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004bda:	e055      	b.n	8004c88 <_printf_i+0x13c>
 8004bdc:	6813      	ldr	r3, [r2, #0]
 8004bde:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004be2:	1d19      	adds	r1, r3, #4
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6011      	str	r1, [r2, #0]
 8004be8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bec:	2301      	movs	r3, #1
 8004bee:	e08c      	b.n	8004d0a <_printf_i+0x1be>
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004bf6:	6011      	str	r1, [r2, #0]
 8004bf8:	bf18      	it	ne
 8004bfa:	b21b      	sxthne	r3, r3
 8004bfc:	e7cf      	b.n	8004b9e <_printf_i+0x52>
 8004bfe:	6813      	ldr	r3, [r2, #0]
 8004c00:	6825      	ldr	r5, [r4, #0]
 8004c02:	1d18      	adds	r0, r3, #4
 8004c04:	6010      	str	r0, [r2, #0]
 8004c06:	0628      	lsls	r0, r5, #24
 8004c08:	d501      	bpl.n	8004c0e <_printf_i+0xc2>
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	e002      	b.n	8004c14 <_printf_i+0xc8>
 8004c0e:	0668      	lsls	r0, r5, #25
 8004c10:	d5fb      	bpl.n	8004c0a <_printf_i+0xbe>
 8004c12:	881b      	ldrh	r3, [r3, #0]
 8004c14:	296f      	cmp	r1, #111	; 0x6f
 8004c16:	bf14      	ite	ne
 8004c18:	220a      	movne	r2, #10
 8004c1a:	2208      	moveq	r2, #8
 8004c1c:	4852      	ldr	r0, [pc, #328]	; (8004d68 <_printf_i+0x21c>)
 8004c1e:	2100      	movs	r1, #0
 8004c20:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c24:	6865      	ldr	r5, [r4, #4]
 8004c26:	2d00      	cmp	r5, #0
 8004c28:	60a5      	str	r5, [r4, #8]
 8004c2a:	f2c0 8095 	blt.w	8004d58 <_printf_i+0x20c>
 8004c2e:	6821      	ldr	r1, [r4, #0]
 8004c30:	f021 0104 	bic.w	r1, r1, #4
 8004c34:	6021      	str	r1, [r4, #0]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d13d      	bne.n	8004cb6 <_printf_i+0x16a>
 8004c3a:	2d00      	cmp	r5, #0
 8004c3c:	f040 808e 	bne.w	8004d5c <_printf_i+0x210>
 8004c40:	4665      	mov	r5, ip
 8004c42:	2a08      	cmp	r2, #8
 8004c44:	d10b      	bne.n	8004c5e <_printf_i+0x112>
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	07db      	lsls	r3, r3, #31
 8004c4a:	d508      	bpl.n	8004c5e <_printf_i+0x112>
 8004c4c:	6923      	ldr	r3, [r4, #16]
 8004c4e:	6862      	ldr	r2, [r4, #4]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	bfde      	ittt	le
 8004c54:	2330      	movle	r3, #48	; 0x30
 8004c56:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c5a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004c5e:	ebac 0305 	sub.w	r3, ip, r5
 8004c62:	6123      	str	r3, [r4, #16]
 8004c64:	f8cd 8000 	str.w	r8, [sp]
 8004c68:	463b      	mov	r3, r7
 8004c6a:	aa03      	add	r2, sp, #12
 8004c6c:	4621      	mov	r1, r4
 8004c6e:	4630      	mov	r0, r6
 8004c70:	f7ff fef6 	bl	8004a60 <_printf_common>
 8004c74:	3001      	adds	r0, #1
 8004c76:	d14d      	bne.n	8004d14 <_printf_i+0x1c8>
 8004c78:	f04f 30ff 	mov.w	r0, #4294967295
 8004c7c:	b005      	add	sp, #20
 8004c7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c82:	4839      	ldr	r0, [pc, #228]	; (8004d68 <_printf_i+0x21c>)
 8004c84:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004c88:	6813      	ldr	r3, [r2, #0]
 8004c8a:	6821      	ldr	r1, [r4, #0]
 8004c8c:	1d1d      	adds	r5, r3, #4
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	6015      	str	r5, [r2, #0]
 8004c92:	060a      	lsls	r2, r1, #24
 8004c94:	d50b      	bpl.n	8004cae <_printf_i+0x162>
 8004c96:	07ca      	lsls	r2, r1, #31
 8004c98:	bf44      	itt	mi
 8004c9a:	f041 0120 	orrmi.w	r1, r1, #32
 8004c9e:	6021      	strmi	r1, [r4, #0]
 8004ca0:	b91b      	cbnz	r3, 8004caa <_printf_i+0x15e>
 8004ca2:	6822      	ldr	r2, [r4, #0]
 8004ca4:	f022 0220 	bic.w	r2, r2, #32
 8004ca8:	6022      	str	r2, [r4, #0]
 8004caa:	2210      	movs	r2, #16
 8004cac:	e7b7      	b.n	8004c1e <_printf_i+0xd2>
 8004cae:	064d      	lsls	r5, r1, #25
 8004cb0:	bf48      	it	mi
 8004cb2:	b29b      	uxthmi	r3, r3
 8004cb4:	e7ef      	b.n	8004c96 <_printf_i+0x14a>
 8004cb6:	4665      	mov	r5, ip
 8004cb8:	fbb3 f1f2 	udiv	r1, r3, r2
 8004cbc:	fb02 3311 	mls	r3, r2, r1, r3
 8004cc0:	5cc3      	ldrb	r3, [r0, r3]
 8004cc2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	2900      	cmp	r1, #0
 8004cca:	d1f5      	bne.n	8004cb8 <_printf_i+0x16c>
 8004ccc:	e7b9      	b.n	8004c42 <_printf_i+0xf6>
 8004cce:	6813      	ldr	r3, [r2, #0]
 8004cd0:	6825      	ldr	r5, [r4, #0]
 8004cd2:	1d18      	adds	r0, r3, #4
 8004cd4:	6961      	ldr	r1, [r4, #20]
 8004cd6:	6010      	str	r0, [r2, #0]
 8004cd8:	0628      	lsls	r0, r5, #24
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	d501      	bpl.n	8004ce2 <_printf_i+0x196>
 8004cde:	6019      	str	r1, [r3, #0]
 8004ce0:	e002      	b.n	8004ce8 <_printf_i+0x19c>
 8004ce2:	066a      	lsls	r2, r5, #25
 8004ce4:	d5fb      	bpl.n	8004cde <_printf_i+0x192>
 8004ce6:	8019      	strh	r1, [r3, #0]
 8004ce8:	2300      	movs	r3, #0
 8004cea:	4665      	mov	r5, ip
 8004cec:	6123      	str	r3, [r4, #16]
 8004cee:	e7b9      	b.n	8004c64 <_printf_i+0x118>
 8004cf0:	6813      	ldr	r3, [r2, #0]
 8004cf2:	1d19      	adds	r1, r3, #4
 8004cf4:	6011      	str	r1, [r2, #0]
 8004cf6:	681d      	ldr	r5, [r3, #0]
 8004cf8:	6862      	ldr	r2, [r4, #4]
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	4628      	mov	r0, r5
 8004cfe:	f002 fa95 	bl	800722c <memchr>
 8004d02:	b108      	cbz	r0, 8004d08 <_printf_i+0x1bc>
 8004d04:	1b40      	subs	r0, r0, r5
 8004d06:	6060      	str	r0, [r4, #4]
 8004d08:	6863      	ldr	r3, [r4, #4]
 8004d0a:	6123      	str	r3, [r4, #16]
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d12:	e7a7      	b.n	8004c64 <_printf_i+0x118>
 8004d14:	6923      	ldr	r3, [r4, #16]
 8004d16:	462a      	mov	r2, r5
 8004d18:	4639      	mov	r1, r7
 8004d1a:	4630      	mov	r0, r6
 8004d1c:	47c0      	blx	r8
 8004d1e:	3001      	adds	r0, #1
 8004d20:	d0aa      	beq.n	8004c78 <_printf_i+0x12c>
 8004d22:	6823      	ldr	r3, [r4, #0]
 8004d24:	079b      	lsls	r3, r3, #30
 8004d26:	d413      	bmi.n	8004d50 <_printf_i+0x204>
 8004d28:	68e0      	ldr	r0, [r4, #12]
 8004d2a:	9b03      	ldr	r3, [sp, #12]
 8004d2c:	4298      	cmp	r0, r3
 8004d2e:	bfb8      	it	lt
 8004d30:	4618      	movlt	r0, r3
 8004d32:	e7a3      	b.n	8004c7c <_printf_i+0x130>
 8004d34:	2301      	movs	r3, #1
 8004d36:	464a      	mov	r2, r9
 8004d38:	4639      	mov	r1, r7
 8004d3a:	4630      	mov	r0, r6
 8004d3c:	47c0      	blx	r8
 8004d3e:	3001      	adds	r0, #1
 8004d40:	d09a      	beq.n	8004c78 <_printf_i+0x12c>
 8004d42:	3501      	adds	r5, #1
 8004d44:	68e3      	ldr	r3, [r4, #12]
 8004d46:	9a03      	ldr	r2, [sp, #12]
 8004d48:	1a9b      	subs	r3, r3, r2
 8004d4a:	42ab      	cmp	r3, r5
 8004d4c:	dcf2      	bgt.n	8004d34 <_printf_i+0x1e8>
 8004d4e:	e7eb      	b.n	8004d28 <_printf_i+0x1dc>
 8004d50:	2500      	movs	r5, #0
 8004d52:	f104 0919 	add.w	r9, r4, #25
 8004d56:	e7f5      	b.n	8004d44 <_printf_i+0x1f8>
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1ac      	bne.n	8004cb6 <_printf_i+0x16a>
 8004d5c:	7803      	ldrb	r3, [r0, #0]
 8004d5e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d62:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d66:	e76c      	b.n	8004c42 <_printf_i+0xf6>
 8004d68:	08007faa 	.word	0x08007faa
 8004d6c:	08007fbb 	.word	0x08007fbb

08004d70 <_scanf_float>:
 8004d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d74:	469a      	mov	sl, r3
 8004d76:	688b      	ldr	r3, [r1, #8]
 8004d78:	4616      	mov	r6, r2
 8004d7a:	1e5a      	subs	r2, r3, #1
 8004d7c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004d80:	bf88      	it	hi
 8004d82:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8004d86:	b087      	sub	sp, #28
 8004d88:	bf85      	ittet	hi
 8004d8a:	189b      	addhi	r3, r3, r2
 8004d8c:	9301      	strhi	r3, [sp, #4]
 8004d8e:	2300      	movls	r3, #0
 8004d90:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004d94:	4688      	mov	r8, r1
 8004d96:	f04f 0b00 	mov.w	fp, #0
 8004d9a:	bf8c      	ite	hi
 8004d9c:	608b      	strhi	r3, [r1, #8]
 8004d9e:	9301      	strls	r3, [sp, #4]
 8004da0:	680b      	ldr	r3, [r1, #0]
 8004da2:	4607      	mov	r7, r0
 8004da4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004da8:	f848 3b1c 	str.w	r3, [r8], #28
 8004dac:	460c      	mov	r4, r1
 8004dae:	4645      	mov	r5, r8
 8004db0:	465a      	mov	r2, fp
 8004db2:	46d9      	mov	r9, fp
 8004db4:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8004db8:	f8cd b008 	str.w	fp, [sp, #8]
 8004dbc:	68a1      	ldr	r1, [r4, #8]
 8004dbe:	b181      	cbz	r1, 8004de2 <_scanf_float+0x72>
 8004dc0:	6833      	ldr	r3, [r6, #0]
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	2b49      	cmp	r3, #73	; 0x49
 8004dc6:	d071      	beq.n	8004eac <_scanf_float+0x13c>
 8004dc8:	d84d      	bhi.n	8004e66 <_scanf_float+0xf6>
 8004dca:	2b39      	cmp	r3, #57	; 0x39
 8004dcc:	d840      	bhi.n	8004e50 <_scanf_float+0xe0>
 8004dce:	2b31      	cmp	r3, #49	; 0x31
 8004dd0:	f080 8088 	bcs.w	8004ee4 <_scanf_float+0x174>
 8004dd4:	2b2d      	cmp	r3, #45	; 0x2d
 8004dd6:	f000 8090 	beq.w	8004efa <_scanf_float+0x18a>
 8004dda:	d815      	bhi.n	8004e08 <_scanf_float+0x98>
 8004ddc:	2b2b      	cmp	r3, #43	; 0x2b
 8004dde:	f000 808c 	beq.w	8004efa <_scanf_float+0x18a>
 8004de2:	f1b9 0f00 	cmp.w	r9, #0
 8004de6:	d003      	beq.n	8004df0 <_scanf_float+0x80>
 8004de8:	6823      	ldr	r3, [r4, #0]
 8004dea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004dee:	6023      	str	r3, [r4, #0]
 8004df0:	3a01      	subs	r2, #1
 8004df2:	2a01      	cmp	r2, #1
 8004df4:	f200 80ea 	bhi.w	8004fcc <_scanf_float+0x25c>
 8004df8:	4545      	cmp	r5, r8
 8004dfa:	f200 80dc 	bhi.w	8004fb6 <_scanf_float+0x246>
 8004dfe:	2601      	movs	r6, #1
 8004e00:	4630      	mov	r0, r6
 8004e02:	b007      	add	sp, #28
 8004e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e08:	2b2e      	cmp	r3, #46	; 0x2e
 8004e0a:	f000 809f 	beq.w	8004f4c <_scanf_float+0x1dc>
 8004e0e:	2b30      	cmp	r3, #48	; 0x30
 8004e10:	d1e7      	bne.n	8004de2 <_scanf_float+0x72>
 8004e12:	6820      	ldr	r0, [r4, #0]
 8004e14:	f410 7f80 	tst.w	r0, #256	; 0x100
 8004e18:	d064      	beq.n	8004ee4 <_scanf_float+0x174>
 8004e1a:	9b01      	ldr	r3, [sp, #4]
 8004e1c:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8004e20:	6020      	str	r0, [r4, #0]
 8004e22:	f109 0901 	add.w	r9, r9, #1
 8004e26:	b11b      	cbz	r3, 8004e30 <_scanf_float+0xc0>
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	3101      	adds	r1, #1
 8004e2c:	9301      	str	r3, [sp, #4]
 8004e2e:	60a1      	str	r1, [r4, #8]
 8004e30:	68a3      	ldr	r3, [r4, #8]
 8004e32:	3b01      	subs	r3, #1
 8004e34:	60a3      	str	r3, [r4, #8]
 8004e36:	6923      	ldr	r3, [r4, #16]
 8004e38:	3301      	adds	r3, #1
 8004e3a:	6123      	str	r3, [r4, #16]
 8004e3c:	6873      	ldr	r3, [r6, #4]
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	6073      	str	r3, [r6, #4]
 8004e44:	f340 80ac 	ble.w	8004fa0 <_scanf_float+0x230>
 8004e48:	6833      	ldr	r3, [r6, #0]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	6033      	str	r3, [r6, #0]
 8004e4e:	e7b5      	b.n	8004dbc <_scanf_float+0x4c>
 8004e50:	2b45      	cmp	r3, #69	; 0x45
 8004e52:	f000 8085 	beq.w	8004f60 <_scanf_float+0x1f0>
 8004e56:	2b46      	cmp	r3, #70	; 0x46
 8004e58:	d06a      	beq.n	8004f30 <_scanf_float+0x1c0>
 8004e5a:	2b41      	cmp	r3, #65	; 0x41
 8004e5c:	d1c1      	bne.n	8004de2 <_scanf_float+0x72>
 8004e5e:	2a01      	cmp	r2, #1
 8004e60:	d1bf      	bne.n	8004de2 <_scanf_float+0x72>
 8004e62:	2202      	movs	r2, #2
 8004e64:	e046      	b.n	8004ef4 <_scanf_float+0x184>
 8004e66:	2b65      	cmp	r3, #101	; 0x65
 8004e68:	d07a      	beq.n	8004f60 <_scanf_float+0x1f0>
 8004e6a:	d818      	bhi.n	8004e9e <_scanf_float+0x12e>
 8004e6c:	2b54      	cmp	r3, #84	; 0x54
 8004e6e:	d066      	beq.n	8004f3e <_scanf_float+0x1ce>
 8004e70:	d811      	bhi.n	8004e96 <_scanf_float+0x126>
 8004e72:	2b4e      	cmp	r3, #78	; 0x4e
 8004e74:	d1b5      	bne.n	8004de2 <_scanf_float+0x72>
 8004e76:	2a00      	cmp	r2, #0
 8004e78:	d146      	bne.n	8004f08 <_scanf_float+0x198>
 8004e7a:	f1b9 0f00 	cmp.w	r9, #0
 8004e7e:	d145      	bne.n	8004f0c <_scanf_float+0x19c>
 8004e80:	6821      	ldr	r1, [r4, #0]
 8004e82:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004e86:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004e8a:	d13f      	bne.n	8004f0c <_scanf_float+0x19c>
 8004e8c:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004e90:	6021      	str	r1, [r4, #0]
 8004e92:	2201      	movs	r2, #1
 8004e94:	e02e      	b.n	8004ef4 <_scanf_float+0x184>
 8004e96:	2b59      	cmp	r3, #89	; 0x59
 8004e98:	d01e      	beq.n	8004ed8 <_scanf_float+0x168>
 8004e9a:	2b61      	cmp	r3, #97	; 0x61
 8004e9c:	e7de      	b.n	8004e5c <_scanf_float+0xec>
 8004e9e:	2b6e      	cmp	r3, #110	; 0x6e
 8004ea0:	d0e9      	beq.n	8004e76 <_scanf_float+0x106>
 8004ea2:	d815      	bhi.n	8004ed0 <_scanf_float+0x160>
 8004ea4:	2b66      	cmp	r3, #102	; 0x66
 8004ea6:	d043      	beq.n	8004f30 <_scanf_float+0x1c0>
 8004ea8:	2b69      	cmp	r3, #105	; 0x69
 8004eaa:	d19a      	bne.n	8004de2 <_scanf_float+0x72>
 8004eac:	f1bb 0f00 	cmp.w	fp, #0
 8004eb0:	d138      	bne.n	8004f24 <_scanf_float+0x1b4>
 8004eb2:	f1b9 0f00 	cmp.w	r9, #0
 8004eb6:	d197      	bne.n	8004de8 <_scanf_float+0x78>
 8004eb8:	6821      	ldr	r1, [r4, #0]
 8004eba:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004ebe:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004ec2:	d195      	bne.n	8004df0 <_scanf_float+0x80>
 8004ec4:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004ec8:	6021      	str	r1, [r4, #0]
 8004eca:	f04f 0b01 	mov.w	fp, #1
 8004ece:	e011      	b.n	8004ef4 <_scanf_float+0x184>
 8004ed0:	2b74      	cmp	r3, #116	; 0x74
 8004ed2:	d034      	beq.n	8004f3e <_scanf_float+0x1ce>
 8004ed4:	2b79      	cmp	r3, #121	; 0x79
 8004ed6:	d184      	bne.n	8004de2 <_scanf_float+0x72>
 8004ed8:	f1bb 0f07 	cmp.w	fp, #7
 8004edc:	d181      	bne.n	8004de2 <_scanf_float+0x72>
 8004ede:	f04f 0b08 	mov.w	fp, #8
 8004ee2:	e007      	b.n	8004ef4 <_scanf_float+0x184>
 8004ee4:	eb12 0f0b 	cmn.w	r2, fp
 8004ee8:	f47f af7b 	bne.w	8004de2 <_scanf_float+0x72>
 8004eec:	6821      	ldr	r1, [r4, #0]
 8004eee:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8004ef2:	6021      	str	r1, [r4, #0]
 8004ef4:	702b      	strb	r3, [r5, #0]
 8004ef6:	3501      	adds	r5, #1
 8004ef8:	e79a      	b.n	8004e30 <_scanf_float+0xc0>
 8004efa:	6821      	ldr	r1, [r4, #0]
 8004efc:	0608      	lsls	r0, r1, #24
 8004efe:	f57f af70 	bpl.w	8004de2 <_scanf_float+0x72>
 8004f02:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004f06:	e7f4      	b.n	8004ef2 <_scanf_float+0x182>
 8004f08:	2a02      	cmp	r2, #2
 8004f0a:	d047      	beq.n	8004f9c <_scanf_float+0x22c>
 8004f0c:	f1bb 0f01 	cmp.w	fp, #1
 8004f10:	d003      	beq.n	8004f1a <_scanf_float+0x1aa>
 8004f12:	f1bb 0f04 	cmp.w	fp, #4
 8004f16:	f47f af64 	bne.w	8004de2 <_scanf_float+0x72>
 8004f1a:	f10b 0b01 	add.w	fp, fp, #1
 8004f1e:	fa5f fb8b 	uxtb.w	fp, fp
 8004f22:	e7e7      	b.n	8004ef4 <_scanf_float+0x184>
 8004f24:	f1bb 0f03 	cmp.w	fp, #3
 8004f28:	d0f7      	beq.n	8004f1a <_scanf_float+0x1aa>
 8004f2a:	f1bb 0f05 	cmp.w	fp, #5
 8004f2e:	e7f2      	b.n	8004f16 <_scanf_float+0x1a6>
 8004f30:	f1bb 0f02 	cmp.w	fp, #2
 8004f34:	f47f af55 	bne.w	8004de2 <_scanf_float+0x72>
 8004f38:	f04f 0b03 	mov.w	fp, #3
 8004f3c:	e7da      	b.n	8004ef4 <_scanf_float+0x184>
 8004f3e:	f1bb 0f06 	cmp.w	fp, #6
 8004f42:	f47f af4e 	bne.w	8004de2 <_scanf_float+0x72>
 8004f46:	f04f 0b07 	mov.w	fp, #7
 8004f4a:	e7d3      	b.n	8004ef4 <_scanf_float+0x184>
 8004f4c:	6821      	ldr	r1, [r4, #0]
 8004f4e:	0588      	lsls	r0, r1, #22
 8004f50:	f57f af47 	bpl.w	8004de2 <_scanf_float+0x72>
 8004f54:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8004f58:	6021      	str	r1, [r4, #0]
 8004f5a:	f8cd 9008 	str.w	r9, [sp, #8]
 8004f5e:	e7c9      	b.n	8004ef4 <_scanf_float+0x184>
 8004f60:	6821      	ldr	r1, [r4, #0]
 8004f62:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8004f66:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8004f6a:	d006      	beq.n	8004f7a <_scanf_float+0x20a>
 8004f6c:	0548      	lsls	r0, r1, #21
 8004f6e:	f57f af38 	bpl.w	8004de2 <_scanf_float+0x72>
 8004f72:	f1b9 0f00 	cmp.w	r9, #0
 8004f76:	f43f af3b 	beq.w	8004df0 <_scanf_float+0x80>
 8004f7a:	0588      	lsls	r0, r1, #22
 8004f7c:	bf58      	it	pl
 8004f7e:	9802      	ldrpl	r0, [sp, #8]
 8004f80:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004f84:	bf58      	it	pl
 8004f86:	eba9 0000 	subpl.w	r0, r9, r0
 8004f8a:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8004f8e:	bf58      	it	pl
 8004f90:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8004f94:	6021      	str	r1, [r4, #0]
 8004f96:	f04f 0900 	mov.w	r9, #0
 8004f9a:	e7ab      	b.n	8004ef4 <_scanf_float+0x184>
 8004f9c:	2203      	movs	r2, #3
 8004f9e:	e7a9      	b.n	8004ef4 <_scanf_float+0x184>
 8004fa0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004fa4:	4631      	mov	r1, r6
 8004fa6:	4638      	mov	r0, r7
 8004fa8:	9205      	str	r2, [sp, #20]
 8004faa:	4798      	blx	r3
 8004fac:	9a05      	ldr	r2, [sp, #20]
 8004fae:	2800      	cmp	r0, #0
 8004fb0:	f43f af04 	beq.w	8004dbc <_scanf_float+0x4c>
 8004fb4:	e715      	b.n	8004de2 <_scanf_float+0x72>
 8004fb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fba:	4632      	mov	r2, r6
 8004fbc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004fc0:	4638      	mov	r0, r7
 8004fc2:	4798      	blx	r3
 8004fc4:	6923      	ldr	r3, [r4, #16]
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	6123      	str	r3, [r4, #16]
 8004fca:	e715      	b.n	8004df8 <_scanf_float+0x88>
 8004fcc:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004fd0:	2b06      	cmp	r3, #6
 8004fd2:	d80a      	bhi.n	8004fea <_scanf_float+0x27a>
 8004fd4:	f1bb 0f02 	cmp.w	fp, #2
 8004fd8:	d967      	bls.n	80050aa <_scanf_float+0x33a>
 8004fda:	f1ab 0b03 	sub.w	fp, fp, #3
 8004fde:	fa5f fb8b 	uxtb.w	fp, fp
 8004fe2:	eba5 0b0b 	sub.w	fp, r5, fp
 8004fe6:	455d      	cmp	r5, fp
 8004fe8:	d14a      	bne.n	8005080 <_scanf_float+0x310>
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	05da      	lsls	r2, r3, #23
 8004fee:	d51f      	bpl.n	8005030 <_scanf_float+0x2c0>
 8004ff0:	055b      	lsls	r3, r3, #21
 8004ff2:	d467      	bmi.n	80050c4 <_scanf_float+0x354>
 8004ff4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004ff8:	6923      	ldr	r3, [r4, #16]
 8004ffa:	2965      	cmp	r1, #101	; 0x65
 8004ffc:	f103 33ff 	add.w	r3, r3, #4294967295
 8005000:	f105 3bff 	add.w	fp, r5, #4294967295
 8005004:	6123      	str	r3, [r4, #16]
 8005006:	d00d      	beq.n	8005024 <_scanf_float+0x2b4>
 8005008:	2945      	cmp	r1, #69	; 0x45
 800500a:	d00b      	beq.n	8005024 <_scanf_float+0x2b4>
 800500c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005010:	4632      	mov	r2, r6
 8005012:	4638      	mov	r0, r7
 8005014:	4798      	blx	r3
 8005016:	6923      	ldr	r3, [r4, #16]
 8005018:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800501c:	3b01      	subs	r3, #1
 800501e:	f1a5 0b02 	sub.w	fp, r5, #2
 8005022:	6123      	str	r3, [r4, #16]
 8005024:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005028:	4632      	mov	r2, r6
 800502a:	4638      	mov	r0, r7
 800502c:	4798      	blx	r3
 800502e:	465d      	mov	r5, fp
 8005030:	6826      	ldr	r6, [r4, #0]
 8005032:	f016 0610 	ands.w	r6, r6, #16
 8005036:	d176      	bne.n	8005126 <_scanf_float+0x3b6>
 8005038:	702e      	strb	r6, [r5, #0]
 800503a:	6823      	ldr	r3, [r4, #0]
 800503c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005044:	d141      	bne.n	80050ca <_scanf_float+0x35a>
 8005046:	9b02      	ldr	r3, [sp, #8]
 8005048:	eba9 0303 	sub.w	r3, r9, r3
 800504c:	425a      	negs	r2, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d148      	bne.n	80050e4 <_scanf_float+0x374>
 8005052:	4641      	mov	r1, r8
 8005054:	2200      	movs	r2, #0
 8005056:	4638      	mov	r0, r7
 8005058:	f000 feb2 	bl	8005dc0 <_strtod_r>
 800505c:	6825      	ldr	r5, [r4, #0]
 800505e:	4680      	mov	r8, r0
 8005060:	f015 0f02 	tst.w	r5, #2
 8005064:	4689      	mov	r9, r1
 8005066:	f8da 3000 	ldr.w	r3, [sl]
 800506a:	d046      	beq.n	80050fa <_scanf_float+0x38a>
 800506c:	1d1a      	adds	r2, r3, #4
 800506e:	f8ca 2000 	str.w	r2, [sl]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	e9c3 8900 	strd	r8, r9, [r3]
 8005078:	68e3      	ldr	r3, [r4, #12]
 800507a:	3301      	adds	r3, #1
 800507c:	60e3      	str	r3, [r4, #12]
 800507e:	e6bf      	b.n	8004e00 <_scanf_float+0x90>
 8005080:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005084:	4632      	mov	r2, r6
 8005086:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800508a:	4638      	mov	r0, r7
 800508c:	4798      	blx	r3
 800508e:	6923      	ldr	r3, [r4, #16]
 8005090:	3b01      	subs	r3, #1
 8005092:	6123      	str	r3, [r4, #16]
 8005094:	e7a7      	b.n	8004fe6 <_scanf_float+0x276>
 8005096:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800509a:	4632      	mov	r2, r6
 800509c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80050a0:	4638      	mov	r0, r7
 80050a2:	4798      	blx	r3
 80050a4:	6923      	ldr	r3, [r4, #16]
 80050a6:	3b01      	subs	r3, #1
 80050a8:	6123      	str	r3, [r4, #16]
 80050aa:	4545      	cmp	r5, r8
 80050ac:	d8f3      	bhi.n	8005096 <_scanf_float+0x326>
 80050ae:	e6a6      	b.n	8004dfe <_scanf_float+0x8e>
 80050b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80050b4:	4632      	mov	r2, r6
 80050b6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80050ba:	4638      	mov	r0, r7
 80050bc:	4798      	blx	r3
 80050be:	6923      	ldr	r3, [r4, #16]
 80050c0:	3b01      	subs	r3, #1
 80050c2:	6123      	str	r3, [r4, #16]
 80050c4:	4545      	cmp	r5, r8
 80050c6:	d8f3      	bhi.n	80050b0 <_scanf_float+0x340>
 80050c8:	e699      	b.n	8004dfe <_scanf_float+0x8e>
 80050ca:	9b03      	ldr	r3, [sp, #12]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d0c0      	beq.n	8005052 <_scanf_float+0x2e2>
 80050d0:	9904      	ldr	r1, [sp, #16]
 80050d2:	230a      	movs	r3, #10
 80050d4:	4632      	mov	r2, r6
 80050d6:	3101      	adds	r1, #1
 80050d8:	4638      	mov	r0, r7
 80050da:	f000 fefd 	bl	8005ed8 <_strtol_r>
 80050de:	9b03      	ldr	r3, [sp, #12]
 80050e0:	9d04      	ldr	r5, [sp, #16]
 80050e2:	1ac2      	subs	r2, r0, r3
 80050e4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80050e8:	429d      	cmp	r5, r3
 80050ea:	bf28      	it	cs
 80050ec:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80050f0:	490e      	ldr	r1, [pc, #56]	; (800512c <_scanf_float+0x3bc>)
 80050f2:	4628      	mov	r0, r5
 80050f4:	f000 f820 	bl	8005138 <siprintf>
 80050f8:	e7ab      	b.n	8005052 <_scanf_float+0x2e2>
 80050fa:	1d1f      	adds	r7, r3, #4
 80050fc:	f015 0504 	ands.w	r5, r5, #4
 8005100:	f8ca 7000 	str.w	r7, [sl]
 8005104:	d1b5      	bne.n	8005072 <_scanf_float+0x302>
 8005106:	681f      	ldr	r7, [r3, #0]
 8005108:	4602      	mov	r2, r0
 800510a:	460b      	mov	r3, r1
 800510c:	f7fb fc7e 	bl	8000a0c <__aeabi_dcmpun>
 8005110:	b120      	cbz	r0, 800511c <_scanf_float+0x3ac>
 8005112:	4628      	mov	r0, r5
 8005114:	f000 f80c 	bl	8005130 <nanf>
 8005118:	6038      	str	r0, [r7, #0]
 800511a:	e7ad      	b.n	8005078 <_scanf_float+0x308>
 800511c:	4640      	mov	r0, r8
 800511e:	4649      	mov	r1, r9
 8005120:	f7fb fcd2 	bl	8000ac8 <__aeabi_d2f>
 8005124:	e7f8      	b.n	8005118 <_scanf_float+0x3a8>
 8005126:	2600      	movs	r6, #0
 8005128:	e66a      	b.n	8004e00 <_scanf_float+0x90>
 800512a:	bf00      	nop
 800512c:	08007fcc 	.word	0x08007fcc

08005130 <nanf>:
 8005130:	4800      	ldr	r0, [pc, #0]	; (8005134 <nanf+0x4>)
 8005132:	4770      	bx	lr
 8005134:	7fc00000 	.word	0x7fc00000

08005138 <siprintf>:
 8005138:	b40e      	push	{r1, r2, r3}
 800513a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800513e:	b500      	push	{lr}
 8005140:	b09c      	sub	sp, #112	; 0x70
 8005142:	ab1d      	add	r3, sp, #116	; 0x74
 8005144:	9002      	str	r0, [sp, #8]
 8005146:	9006      	str	r0, [sp, #24]
 8005148:	9107      	str	r1, [sp, #28]
 800514a:	9104      	str	r1, [sp, #16]
 800514c:	4808      	ldr	r0, [pc, #32]	; (8005170 <siprintf+0x38>)
 800514e:	4909      	ldr	r1, [pc, #36]	; (8005174 <siprintf+0x3c>)
 8005150:	f853 2b04 	ldr.w	r2, [r3], #4
 8005154:	9105      	str	r1, [sp, #20]
 8005156:	6800      	ldr	r0, [r0, #0]
 8005158:	a902      	add	r1, sp, #8
 800515a:	9301      	str	r3, [sp, #4]
 800515c:	f002 fd86 	bl	8007c6c <_svfiprintf_r>
 8005160:	2200      	movs	r2, #0
 8005162:	9b02      	ldr	r3, [sp, #8]
 8005164:	701a      	strb	r2, [r3, #0]
 8005166:	b01c      	add	sp, #112	; 0x70
 8005168:	f85d eb04 	ldr.w	lr, [sp], #4
 800516c:	b003      	add	sp, #12
 800516e:	4770      	bx	lr
 8005170:	2000000c 	.word	0x2000000c
 8005174:	ffff0208 	.word	0xffff0208

08005178 <sulp>:
 8005178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800517c:	460f      	mov	r7, r1
 800517e:	4690      	mov	r8, r2
 8005180:	f002 fb38 	bl	80077f4 <__ulp>
 8005184:	4604      	mov	r4, r0
 8005186:	460d      	mov	r5, r1
 8005188:	f1b8 0f00 	cmp.w	r8, #0
 800518c:	d011      	beq.n	80051b2 <sulp+0x3a>
 800518e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005192:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005196:	2b00      	cmp	r3, #0
 8005198:	dd0b      	ble.n	80051b2 <sulp+0x3a>
 800519a:	2400      	movs	r4, #0
 800519c:	051b      	lsls	r3, r3, #20
 800519e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80051a2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80051a6:	4622      	mov	r2, r4
 80051a8:	462b      	mov	r3, r5
 80051aa:	f7fb f995 	bl	80004d8 <__aeabi_dmul>
 80051ae:	4604      	mov	r4, r0
 80051b0:	460d      	mov	r5, r1
 80051b2:	4620      	mov	r0, r4
 80051b4:	4629      	mov	r1, r5
 80051b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051ba:	0000      	movs	r0, r0
 80051bc:	0000      	movs	r0, r0
	...

080051c0 <_strtod_l>:
 80051c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051c4:	461f      	mov	r7, r3
 80051c6:	2300      	movs	r3, #0
 80051c8:	b0a1      	sub	sp, #132	; 0x84
 80051ca:	4683      	mov	fp, r0
 80051cc:	4638      	mov	r0, r7
 80051ce:	460e      	mov	r6, r1
 80051d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80051d2:	931c      	str	r3, [sp, #112]	; 0x70
 80051d4:	f001 ffff 	bl	80071d6 <__localeconv_l>
 80051d8:	4680      	mov	r8, r0
 80051da:	6800      	ldr	r0, [r0, #0]
 80051dc:	f7fa ffb8 	bl	8000150 <strlen>
 80051e0:	f04f 0900 	mov.w	r9, #0
 80051e4:	4604      	mov	r4, r0
 80051e6:	f04f 0a00 	mov.w	sl, #0
 80051ea:	961b      	str	r6, [sp, #108]	; 0x6c
 80051ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051ee:	781a      	ldrb	r2, [r3, #0]
 80051f0:	2a0d      	cmp	r2, #13
 80051f2:	d832      	bhi.n	800525a <_strtod_l+0x9a>
 80051f4:	2a09      	cmp	r2, #9
 80051f6:	d236      	bcs.n	8005266 <_strtod_l+0xa6>
 80051f8:	2a00      	cmp	r2, #0
 80051fa:	d03e      	beq.n	800527a <_strtod_l+0xba>
 80051fc:	2300      	movs	r3, #0
 80051fe:	930d      	str	r3, [sp, #52]	; 0x34
 8005200:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005202:	782b      	ldrb	r3, [r5, #0]
 8005204:	2b30      	cmp	r3, #48	; 0x30
 8005206:	f040 80ac 	bne.w	8005362 <_strtod_l+0x1a2>
 800520a:	786b      	ldrb	r3, [r5, #1]
 800520c:	2b58      	cmp	r3, #88	; 0x58
 800520e:	d001      	beq.n	8005214 <_strtod_l+0x54>
 8005210:	2b78      	cmp	r3, #120	; 0x78
 8005212:	d167      	bne.n	80052e4 <_strtod_l+0x124>
 8005214:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005216:	9702      	str	r7, [sp, #8]
 8005218:	9301      	str	r3, [sp, #4]
 800521a:	ab1c      	add	r3, sp, #112	; 0x70
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	4a89      	ldr	r2, [pc, #548]	; (8005444 <_strtod_l+0x284>)
 8005220:	ab1d      	add	r3, sp, #116	; 0x74
 8005222:	a91b      	add	r1, sp, #108	; 0x6c
 8005224:	4658      	mov	r0, fp
 8005226:	f001 fcfb 	bl	8006c20 <__gethex>
 800522a:	f010 0407 	ands.w	r4, r0, #7
 800522e:	4606      	mov	r6, r0
 8005230:	d005      	beq.n	800523e <_strtod_l+0x7e>
 8005232:	2c06      	cmp	r4, #6
 8005234:	d12b      	bne.n	800528e <_strtod_l+0xce>
 8005236:	2300      	movs	r3, #0
 8005238:	3501      	adds	r5, #1
 800523a:	951b      	str	r5, [sp, #108]	; 0x6c
 800523c:	930d      	str	r3, [sp, #52]	; 0x34
 800523e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005240:	2b00      	cmp	r3, #0
 8005242:	f040 85a6 	bne.w	8005d92 <_strtod_l+0xbd2>
 8005246:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005248:	b1e3      	cbz	r3, 8005284 <_strtod_l+0xc4>
 800524a:	464a      	mov	r2, r9
 800524c:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8005250:	4610      	mov	r0, r2
 8005252:	4619      	mov	r1, r3
 8005254:	b021      	add	sp, #132	; 0x84
 8005256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800525a:	2a2b      	cmp	r2, #43	; 0x2b
 800525c:	d015      	beq.n	800528a <_strtod_l+0xca>
 800525e:	2a2d      	cmp	r2, #45	; 0x2d
 8005260:	d004      	beq.n	800526c <_strtod_l+0xac>
 8005262:	2a20      	cmp	r2, #32
 8005264:	d1ca      	bne.n	80051fc <_strtod_l+0x3c>
 8005266:	3301      	adds	r3, #1
 8005268:	931b      	str	r3, [sp, #108]	; 0x6c
 800526a:	e7bf      	b.n	80051ec <_strtod_l+0x2c>
 800526c:	2201      	movs	r2, #1
 800526e:	920d      	str	r2, [sp, #52]	; 0x34
 8005270:	1c5a      	adds	r2, r3, #1
 8005272:	921b      	str	r2, [sp, #108]	; 0x6c
 8005274:	785b      	ldrb	r3, [r3, #1]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1c2      	bne.n	8005200 <_strtod_l+0x40>
 800527a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800527c:	961b      	str	r6, [sp, #108]	; 0x6c
 800527e:	2b00      	cmp	r3, #0
 8005280:	f040 8585 	bne.w	8005d8e <_strtod_l+0xbce>
 8005284:	464a      	mov	r2, r9
 8005286:	4653      	mov	r3, sl
 8005288:	e7e2      	b.n	8005250 <_strtod_l+0x90>
 800528a:	2200      	movs	r2, #0
 800528c:	e7ef      	b.n	800526e <_strtod_l+0xae>
 800528e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005290:	b13a      	cbz	r2, 80052a2 <_strtod_l+0xe2>
 8005292:	2135      	movs	r1, #53	; 0x35
 8005294:	a81e      	add	r0, sp, #120	; 0x78
 8005296:	f002 fba0 	bl	80079da <__copybits>
 800529a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800529c:	4658      	mov	r0, fp
 800529e:	f002 f812 	bl	80072c6 <_Bfree>
 80052a2:	3c01      	subs	r4, #1
 80052a4:	2c04      	cmp	r4, #4
 80052a6:	d806      	bhi.n	80052b6 <_strtod_l+0xf6>
 80052a8:	e8df f004 	tbb	[pc, r4]
 80052ac:	1714030a 	.word	0x1714030a
 80052b0:	0a          	.byte	0x0a
 80052b1:	00          	.byte	0x00
 80052b2:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 80052b6:	0731      	lsls	r1, r6, #28
 80052b8:	d5c1      	bpl.n	800523e <_strtod_l+0x7e>
 80052ba:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 80052be:	e7be      	b.n	800523e <_strtod_l+0x7e>
 80052c0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80052c2:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 80052c6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80052ca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80052ce:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 80052d2:	e7f0      	b.n	80052b6 <_strtod_l+0xf6>
 80052d4:	f8df a170 	ldr.w	sl, [pc, #368]	; 8005448 <_strtod_l+0x288>
 80052d8:	e7ed      	b.n	80052b6 <_strtod_l+0xf6>
 80052da:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 80052de:	f04f 39ff 	mov.w	r9, #4294967295
 80052e2:	e7e8      	b.n	80052b6 <_strtod_l+0xf6>
 80052e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	921b      	str	r2, [sp, #108]	; 0x6c
 80052ea:	785b      	ldrb	r3, [r3, #1]
 80052ec:	2b30      	cmp	r3, #48	; 0x30
 80052ee:	d0f9      	beq.n	80052e4 <_strtod_l+0x124>
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d0a4      	beq.n	800523e <_strtod_l+0x7e>
 80052f4:	2301      	movs	r3, #1
 80052f6:	2500      	movs	r5, #0
 80052f8:	220a      	movs	r2, #10
 80052fa:	9307      	str	r3, [sp, #28]
 80052fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80052fe:	9506      	str	r5, [sp, #24]
 8005300:	9308      	str	r3, [sp, #32]
 8005302:	9504      	str	r5, [sp, #16]
 8005304:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005306:	7807      	ldrb	r7, [r0, #0]
 8005308:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800530c:	b2d9      	uxtb	r1, r3
 800530e:	2909      	cmp	r1, #9
 8005310:	d929      	bls.n	8005366 <_strtod_l+0x1a6>
 8005312:	4622      	mov	r2, r4
 8005314:	f8d8 1000 	ldr.w	r1, [r8]
 8005318:	f002 fdb0 	bl	8007e7c <strncmp>
 800531c:	2800      	cmp	r0, #0
 800531e:	d031      	beq.n	8005384 <_strtod_l+0x1c4>
 8005320:	2000      	movs	r0, #0
 8005322:	463b      	mov	r3, r7
 8005324:	4602      	mov	r2, r0
 8005326:	9c04      	ldr	r4, [sp, #16]
 8005328:	9005      	str	r0, [sp, #20]
 800532a:	2b65      	cmp	r3, #101	; 0x65
 800532c:	d001      	beq.n	8005332 <_strtod_l+0x172>
 800532e:	2b45      	cmp	r3, #69	; 0x45
 8005330:	d114      	bne.n	800535c <_strtod_l+0x19c>
 8005332:	b924      	cbnz	r4, 800533e <_strtod_l+0x17e>
 8005334:	b910      	cbnz	r0, 800533c <_strtod_l+0x17c>
 8005336:	9b07      	ldr	r3, [sp, #28]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d09e      	beq.n	800527a <_strtod_l+0xba>
 800533c:	2400      	movs	r4, #0
 800533e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005340:	1c73      	adds	r3, r6, #1
 8005342:	931b      	str	r3, [sp, #108]	; 0x6c
 8005344:	7873      	ldrb	r3, [r6, #1]
 8005346:	2b2b      	cmp	r3, #43	; 0x2b
 8005348:	d078      	beq.n	800543c <_strtod_l+0x27c>
 800534a:	2b2d      	cmp	r3, #45	; 0x2d
 800534c:	d070      	beq.n	8005430 <_strtod_l+0x270>
 800534e:	f04f 0c00 	mov.w	ip, #0
 8005352:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8005356:	2f09      	cmp	r7, #9
 8005358:	d97c      	bls.n	8005454 <_strtod_l+0x294>
 800535a:	961b      	str	r6, [sp, #108]	; 0x6c
 800535c:	f04f 0e00 	mov.w	lr, #0
 8005360:	e09a      	b.n	8005498 <_strtod_l+0x2d8>
 8005362:	2300      	movs	r3, #0
 8005364:	e7c7      	b.n	80052f6 <_strtod_l+0x136>
 8005366:	9904      	ldr	r1, [sp, #16]
 8005368:	3001      	adds	r0, #1
 800536a:	2908      	cmp	r1, #8
 800536c:	bfd7      	itett	le
 800536e:	9906      	ldrle	r1, [sp, #24]
 8005370:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005374:	fb02 3301 	mlale	r3, r2, r1, r3
 8005378:	9306      	strle	r3, [sp, #24]
 800537a:	9b04      	ldr	r3, [sp, #16]
 800537c:	901b      	str	r0, [sp, #108]	; 0x6c
 800537e:	3301      	adds	r3, #1
 8005380:	9304      	str	r3, [sp, #16]
 8005382:	e7bf      	b.n	8005304 <_strtod_l+0x144>
 8005384:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005386:	191a      	adds	r2, r3, r4
 8005388:	921b      	str	r2, [sp, #108]	; 0x6c
 800538a:	9a04      	ldr	r2, [sp, #16]
 800538c:	5d1b      	ldrb	r3, [r3, r4]
 800538e:	2a00      	cmp	r2, #0
 8005390:	d037      	beq.n	8005402 <_strtod_l+0x242>
 8005392:	4602      	mov	r2, r0
 8005394:	9c04      	ldr	r4, [sp, #16]
 8005396:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800539a:	2909      	cmp	r1, #9
 800539c:	d913      	bls.n	80053c6 <_strtod_l+0x206>
 800539e:	2101      	movs	r1, #1
 80053a0:	9105      	str	r1, [sp, #20]
 80053a2:	e7c2      	b.n	800532a <_strtod_l+0x16a>
 80053a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80053a6:	3001      	adds	r0, #1
 80053a8:	1c5a      	adds	r2, r3, #1
 80053aa:	921b      	str	r2, [sp, #108]	; 0x6c
 80053ac:	785b      	ldrb	r3, [r3, #1]
 80053ae:	2b30      	cmp	r3, #48	; 0x30
 80053b0:	d0f8      	beq.n	80053a4 <_strtod_l+0x1e4>
 80053b2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80053b6:	2a08      	cmp	r2, #8
 80053b8:	f200 84f0 	bhi.w	8005d9c <_strtod_l+0xbdc>
 80053bc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80053be:	9208      	str	r2, [sp, #32]
 80053c0:	4602      	mov	r2, r0
 80053c2:	2000      	movs	r0, #0
 80053c4:	4604      	mov	r4, r0
 80053c6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80053ca:	f100 0101 	add.w	r1, r0, #1
 80053ce:	d012      	beq.n	80053f6 <_strtod_l+0x236>
 80053d0:	440a      	add	r2, r1
 80053d2:	270a      	movs	r7, #10
 80053d4:	4621      	mov	r1, r4
 80053d6:	eb00 0c04 	add.w	ip, r0, r4
 80053da:	458c      	cmp	ip, r1
 80053dc:	d113      	bne.n	8005406 <_strtod_l+0x246>
 80053de:	1821      	adds	r1, r4, r0
 80053e0:	2908      	cmp	r1, #8
 80053e2:	f104 0401 	add.w	r4, r4, #1
 80053e6:	4404      	add	r4, r0
 80053e8:	dc19      	bgt.n	800541e <_strtod_l+0x25e>
 80053ea:	210a      	movs	r1, #10
 80053ec:	9b06      	ldr	r3, [sp, #24]
 80053ee:	fb01 e303 	mla	r3, r1, r3, lr
 80053f2:	9306      	str	r3, [sp, #24]
 80053f4:	2100      	movs	r1, #0
 80053f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80053f8:	1c58      	adds	r0, r3, #1
 80053fa:	901b      	str	r0, [sp, #108]	; 0x6c
 80053fc:	785b      	ldrb	r3, [r3, #1]
 80053fe:	4608      	mov	r0, r1
 8005400:	e7c9      	b.n	8005396 <_strtod_l+0x1d6>
 8005402:	9804      	ldr	r0, [sp, #16]
 8005404:	e7d3      	b.n	80053ae <_strtod_l+0x1ee>
 8005406:	2908      	cmp	r1, #8
 8005408:	f101 0101 	add.w	r1, r1, #1
 800540c:	dc03      	bgt.n	8005416 <_strtod_l+0x256>
 800540e:	9b06      	ldr	r3, [sp, #24]
 8005410:	437b      	muls	r3, r7
 8005412:	9306      	str	r3, [sp, #24]
 8005414:	e7e1      	b.n	80053da <_strtod_l+0x21a>
 8005416:	2910      	cmp	r1, #16
 8005418:	bfd8      	it	le
 800541a:	437d      	mulle	r5, r7
 800541c:	e7dd      	b.n	80053da <_strtod_l+0x21a>
 800541e:	2c10      	cmp	r4, #16
 8005420:	bfdc      	itt	le
 8005422:	210a      	movle	r1, #10
 8005424:	fb01 e505 	mlale	r5, r1, r5, lr
 8005428:	e7e4      	b.n	80053f4 <_strtod_l+0x234>
 800542a:	2301      	movs	r3, #1
 800542c:	9305      	str	r3, [sp, #20]
 800542e:	e781      	b.n	8005334 <_strtod_l+0x174>
 8005430:	f04f 0c01 	mov.w	ip, #1
 8005434:	1cb3      	adds	r3, r6, #2
 8005436:	931b      	str	r3, [sp, #108]	; 0x6c
 8005438:	78b3      	ldrb	r3, [r6, #2]
 800543a:	e78a      	b.n	8005352 <_strtod_l+0x192>
 800543c:	f04f 0c00 	mov.w	ip, #0
 8005440:	e7f8      	b.n	8005434 <_strtod_l+0x274>
 8005442:	bf00      	nop
 8005444:	08007fd4 	.word	0x08007fd4
 8005448:	7ff00000 	.word	0x7ff00000
 800544c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800544e:	1c5f      	adds	r7, r3, #1
 8005450:	971b      	str	r7, [sp, #108]	; 0x6c
 8005452:	785b      	ldrb	r3, [r3, #1]
 8005454:	2b30      	cmp	r3, #48	; 0x30
 8005456:	d0f9      	beq.n	800544c <_strtod_l+0x28c>
 8005458:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800545c:	2f08      	cmp	r7, #8
 800545e:	f63f af7d 	bhi.w	800535c <_strtod_l+0x19c>
 8005462:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005466:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005468:	9309      	str	r3, [sp, #36]	; 0x24
 800546a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800546c:	1c5f      	adds	r7, r3, #1
 800546e:	971b      	str	r7, [sp, #108]	; 0x6c
 8005470:	785b      	ldrb	r3, [r3, #1]
 8005472:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8005476:	f1b8 0f09 	cmp.w	r8, #9
 800547a:	d937      	bls.n	80054ec <_strtod_l+0x32c>
 800547c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800547e:	1a7f      	subs	r7, r7, r1
 8005480:	2f08      	cmp	r7, #8
 8005482:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8005486:	dc37      	bgt.n	80054f8 <_strtod_l+0x338>
 8005488:	45be      	cmp	lr, r7
 800548a:	bfa8      	it	ge
 800548c:	46be      	movge	lr, r7
 800548e:	f1bc 0f00 	cmp.w	ip, #0
 8005492:	d001      	beq.n	8005498 <_strtod_l+0x2d8>
 8005494:	f1ce 0e00 	rsb	lr, lr, #0
 8005498:	2c00      	cmp	r4, #0
 800549a:	d151      	bne.n	8005540 <_strtod_l+0x380>
 800549c:	2800      	cmp	r0, #0
 800549e:	f47f aece 	bne.w	800523e <_strtod_l+0x7e>
 80054a2:	9a07      	ldr	r2, [sp, #28]
 80054a4:	2a00      	cmp	r2, #0
 80054a6:	f47f aeca 	bne.w	800523e <_strtod_l+0x7e>
 80054aa:	9a05      	ldr	r2, [sp, #20]
 80054ac:	2a00      	cmp	r2, #0
 80054ae:	f47f aee4 	bne.w	800527a <_strtod_l+0xba>
 80054b2:	2b4e      	cmp	r3, #78	; 0x4e
 80054b4:	d027      	beq.n	8005506 <_strtod_l+0x346>
 80054b6:	dc21      	bgt.n	80054fc <_strtod_l+0x33c>
 80054b8:	2b49      	cmp	r3, #73	; 0x49
 80054ba:	f47f aede 	bne.w	800527a <_strtod_l+0xba>
 80054be:	49a4      	ldr	r1, [pc, #656]	; (8005750 <_strtod_l+0x590>)
 80054c0:	a81b      	add	r0, sp, #108	; 0x6c
 80054c2:	f001 fde1 	bl	8007088 <__match>
 80054c6:	2800      	cmp	r0, #0
 80054c8:	f43f aed7 	beq.w	800527a <_strtod_l+0xba>
 80054cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80054ce:	49a1      	ldr	r1, [pc, #644]	; (8005754 <_strtod_l+0x594>)
 80054d0:	3b01      	subs	r3, #1
 80054d2:	a81b      	add	r0, sp, #108	; 0x6c
 80054d4:	931b      	str	r3, [sp, #108]	; 0x6c
 80054d6:	f001 fdd7 	bl	8007088 <__match>
 80054da:	b910      	cbnz	r0, 80054e2 <_strtod_l+0x322>
 80054dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80054de:	3301      	adds	r3, #1
 80054e0:	931b      	str	r3, [sp, #108]	; 0x6c
 80054e2:	f8df a284 	ldr.w	sl, [pc, #644]	; 8005768 <_strtod_l+0x5a8>
 80054e6:	f04f 0900 	mov.w	r9, #0
 80054ea:	e6a8      	b.n	800523e <_strtod_l+0x7e>
 80054ec:	210a      	movs	r1, #10
 80054ee:	fb01 3e0e 	mla	lr, r1, lr, r3
 80054f2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80054f6:	e7b8      	b.n	800546a <_strtod_l+0x2aa>
 80054f8:	46be      	mov	lr, r7
 80054fa:	e7c8      	b.n	800548e <_strtod_l+0x2ce>
 80054fc:	2b69      	cmp	r3, #105	; 0x69
 80054fe:	d0de      	beq.n	80054be <_strtod_l+0x2fe>
 8005500:	2b6e      	cmp	r3, #110	; 0x6e
 8005502:	f47f aeba 	bne.w	800527a <_strtod_l+0xba>
 8005506:	4994      	ldr	r1, [pc, #592]	; (8005758 <_strtod_l+0x598>)
 8005508:	a81b      	add	r0, sp, #108	; 0x6c
 800550a:	f001 fdbd 	bl	8007088 <__match>
 800550e:	2800      	cmp	r0, #0
 8005510:	f43f aeb3 	beq.w	800527a <_strtod_l+0xba>
 8005514:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	2b28      	cmp	r3, #40	; 0x28
 800551a:	d10e      	bne.n	800553a <_strtod_l+0x37a>
 800551c:	aa1e      	add	r2, sp, #120	; 0x78
 800551e:	498f      	ldr	r1, [pc, #572]	; (800575c <_strtod_l+0x59c>)
 8005520:	a81b      	add	r0, sp, #108	; 0x6c
 8005522:	f001 fdc5 	bl	80070b0 <__hexnan>
 8005526:	2805      	cmp	r0, #5
 8005528:	d107      	bne.n	800553a <_strtod_l+0x37a>
 800552a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800552c:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8005530:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8005534:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8005538:	e681      	b.n	800523e <_strtod_l+0x7e>
 800553a:	f8df a234 	ldr.w	sl, [pc, #564]	; 8005770 <_strtod_l+0x5b0>
 800553e:	e7d2      	b.n	80054e6 <_strtod_l+0x326>
 8005540:	ebae 0302 	sub.w	r3, lr, r2
 8005544:	9307      	str	r3, [sp, #28]
 8005546:	9b04      	ldr	r3, [sp, #16]
 8005548:	9806      	ldr	r0, [sp, #24]
 800554a:	2b00      	cmp	r3, #0
 800554c:	bf08      	it	eq
 800554e:	4623      	moveq	r3, r4
 8005550:	2c10      	cmp	r4, #16
 8005552:	9304      	str	r3, [sp, #16]
 8005554:	46a0      	mov	r8, r4
 8005556:	bfa8      	it	ge
 8005558:	f04f 0810 	movge.w	r8, #16
 800555c:	f7fa ff42 	bl	80003e4 <__aeabi_ui2d>
 8005560:	2c09      	cmp	r4, #9
 8005562:	4681      	mov	r9, r0
 8005564:	468a      	mov	sl, r1
 8005566:	dc13      	bgt.n	8005590 <_strtod_l+0x3d0>
 8005568:	9b07      	ldr	r3, [sp, #28]
 800556a:	2b00      	cmp	r3, #0
 800556c:	f43f ae67 	beq.w	800523e <_strtod_l+0x7e>
 8005570:	9b07      	ldr	r3, [sp, #28]
 8005572:	dd7e      	ble.n	8005672 <_strtod_l+0x4b2>
 8005574:	2b16      	cmp	r3, #22
 8005576:	dc65      	bgt.n	8005644 <_strtod_l+0x484>
 8005578:	4a79      	ldr	r2, [pc, #484]	; (8005760 <_strtod_l+0x5a0>)
 800557a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800557e:	464a      	mov	r2, r9
 8005580:	e9de 0100 	ldrd	r0, r1, [lr]
 8005584:	4653      	mov	r3, sl
 8005586:	f7fa ffa7 	bl	80004d8 <__aeabi_dmul>
 800558a:	4681      	mov	r9, r0
 800558c:	468a      	mov	sl, r1
 800558e:	e656      	b.n	800523e <_strtod_l+0x7e>
 8005590:	4b73      	ldr	r3, [pc, #460]	; (8005760 <_strtod_l+0x5a0>)
 8005592:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005596:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800559a:	f7fa ff9d 	bl	80004d8 <__aeabi_dmul>
 800559e:	4606      	mov	r6, r0
 80055a0:	4628      	mov	r0, r5
 80055a2:	460f      	mov	r7, r1
 80055a4:	f7fa ff1e 	bl	80003e4 <__aeabi_ui2d>
 80055a8:	4602      	mov	r2, r0
 80055aa:	460b      	mov	r3, r1
 80055ac:	4630      	mov	r0, r6
 80055ae:	4639      	mov	r1, r7
 80055b0:	f7fa fddc 	bl	800016c <__adddf3>
 80055b4:	2c0f      	cmp	r4, #15
 80055b6:	4681      	mov	r9, r0
 80055b8:	468a      	mov	sl, r1
 80055ba:	ddd5      	ble.n	8005568 <_strtod_l+0x3a8>
 80055bc:	9b07      	ldr	r3, [sp, #28]
 80055be:	eba4 0808 	sub.w	r8, r4, r8
 80055c2:	4498      	add	r8, r3
 80055c4:	f1b8 0f00 	cmp.w	r8, #0
 80055c8:	f340 809a 	ble.w	8005700 <_strtod_l+0x540>
 80055cc:	f018 030f 	ands.w	r3, r8, #15
 80055d0:	d00a      	beq.n	80055e8 <_strtod_l+0x428>
 80055d2:	4963      	ldr	r1, [pc, #396]	; (8005760 <_strtod_l+0x5a0>)
 80055d4:	464a      	mov	r2, r9
 80055d6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80055da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055de:	4653      	mov	r3, sl
 80055e0:	f7fa ff7a 	bl	80004d8 <__aeabi_dmul>
 80055e4:	4681      	mov	r9, r0
 80055e6:	468a      	mov	sl, r1
 80055e8:	f038 080f 	bics.w	r8, r8, #15
 80055ec:	d077      	beq.n	80056de <_strtod_l+0x51e>
 80055ee:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80055f2:	dd4b      	ble.n	800568c <_strtod_l+0x4cc>
 80055f4:	f04f 0800 	mov.w	r8, #0
 80055f8:	f8cd 8010 	str.w	r8, [sp, #16]
 80055fc:	f8cd 8020 	str.w	r8, [sp, #32]
 8005600:	f8cd 8018 	str.w	r8, [sp, #24]
 8005604:	2322      	movs	r3, #34	; 0x22
 8005606:	f04f 0900 	mov.w	r9, #0
 800560a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8005768 <_strtod_l+0x5a8>
 800560e:	f8cb 3000 	str.w	r3, [fp]
 8005612:	9b08      	ldr	r3, [sp, #32]
 8005614:	2b00      	cmp	r3, #0
 8005616:	f43f ae12 	beq.w	800523e <_strtod_l+0x7e>
 800561a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800561c:	4658      	mov	r0, fp
 800561e:	f001 fe52 	bl	80072c6 <_Bfree>
 8005622:	9906      	ldr	r1, [sp, #24]
 8005624:	4658      	mov	r0, fp
 8005626:	f001 fe4e 	bl	80072c6 <_Bfree>
 800562a:	9904      	ldr	r1, [sp, #16]
 800562c:	4658      	mov	r0, fp
 800562e:	f001 fe4a 	bl	80072c6 <_Bfree>
 8005632:	9908      	ldr	r1, [sp, #32]
 8005634:	4658      	mov	r0, fp
 8005636:	f001 fe46 	bl	80072c6 <_Bfree>
 800563a:	4641      	mov	r1, r8
 800563c:	4658      	mov	r0, fp
 800563e:	f001 fe42 	bl	80072c6 <_Bfree>
 8005642:	e5fc      	b.n	800523e <_strtod_l+0x7e>
 8005644:	9a07      	ldr	r2, [sp, #28]
 8005646:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800564a:	4293      	cmp	r3, r2
 800564c:	dbb6      	blt.n	80055bc <_strtod_l+0x3fc>
 800564e:	4d44      	ldr	r5, [pc, #272]	; (8005760 <_strtod_l+0x5a0>)
 8005650:	f1c4 040f 	rsb	r4, r4, #15
 8005654:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005658:	464a      	mov	r2, r9
 800565a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800565e:	4653      	mov	r3, sl
 8005660:	f7fa ff3a 	bl	80004d8 <__aeabi_dmul>
 8005664:	9b07      	ldr	r3, [sp, #28]
 8005666:	1b1c      	subs	r4, r3, r4
 8005668:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800566c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005670:	e789      	b.n	8005586 <_strtod_l+0x3c6>
 8005672:	f113 0f16 	cmn.w	r3, #22
 8005676:	dba1      	blt.n	80055bc <_strtod_l+0x3fc>
 8005678:	4a39      	ldr	r2, [pc, #228]	; (8005760 <_strtod_l+0x5a0>)
 800567a:	4648      	mov	r0, r9
 800567c:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005680:	e9d2 2300 	ldrd	r2, r3, [r2]
 8005684:	4651      	mov	r1, sl
 8005686:	f7fb f851 	bl	800072c <__aeabi_ddiv>
 800568a:	e77e      	b.n	800558a <_strtod_l+0x3ca>
 800568c:	2300      	movs	r3, #0
 800568e:	4648      	mov	r0, r9
 8005690:	4651      	mov	r1, sl
 8005692:	461d      	mov	r5, r3
 8005694:	4e33      	ldr	r6, [pc, #204]	; (8005764 <_strtod_l+0x5a4>)
 8005696:	ea4f 1828 	mov.w	r8, r8, asr #4
 800569a:	f1b8 0f01 	cmp.w	r8, #1
 800569e:	dc21      	bgt.n	80056e4 <_strtod_l+0x524>
 80056a0:	b10b      	cbz	r3, 80056a6 <_strtod_l+0x4e6>
 80056a2:	4681      	mov	r9, r0
 80056a4:	468a      	mov	sl, r1
 80056a6:	4b2f      	ldr	r3, [pc, #188]	; (8005764 <_strtod_l+0x5a4>)
 80056a8:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 80056ac:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80056b0:	464a      	mov	r2, r9
 80056b2:	e9d5 0100 	ldrd	r0, r1, [r5]
 80056b6:	4653      	mov	r3, sl
 80056b8:	f7fa ff0e 	bl	80004d8 <__aeabi_dmul>
 80056bc:	4b2a      	ldr	r3, [pc, #168]	; (8005768 <_strtod_l+0x5a8>)
 80056be:	460a      	mov	r2, r1
 80056c0:	400b      	ands	r3, r1
 80056c2:	492a      	ldr	r1, [pc, #168]	; (800576c <_strtod_l+0x5ac>)
 80056c4:	4681      	mov	r9, r0
 80056c6:	428b      	cmp	r3, r1
 80056c8:	d894      	bhi.n	80055f4 <_strtod_l+0x434>
 80056ca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80056ce:	428b      	cmp	r3, r1
 80056d0:	bf86      	itte	hi
 80056d2:	f04f 39ff 	movhi.w	r9, #4294967295
 80056d6:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8005774 <_strtod_l+0x5b4>
 80056da:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 80056de:	2300      	movs	r3, #0
 80056e0:	9305      	str	r3, [sp, #20]
 80056e2:	e07b      	b.n	80057dc <_strtod_l+0x61c>
 80056e4:	f018 0f01 	tst.w	r8, #1
 80056e8:	d006      	beq.n	80056f8 <_strtod_l+0x538>
 80056ea:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80056ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f2:	f7fa fef1 	bl	80004d8 <__aeabi_dmul>
 80056f6:	2301      	movs	r3, #1
 80056f8:	3501      	adds	r5, #1
 80056fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80056fe:	e7cc      	b.n	800569a <_strtod_l+0x4da>
 8005700:	d0ed      	beq.n	80056de <_strtod_l+0x51e>
 8005702:	f1c8 0800 	rsb	r8, r8, #0
 8005706:	f018 020f 	ands.w	r2, r8, #15
 800570a:	d00a      	beq.n	8005722 <_strtod_l+0x562>
 800570c:	4b14      	ldr	r3, [pc, #80]	; (8005760 <_strtod_l+0x5a0>)
 800570e:	4648      	mov	r0, r9
 8005710:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005714:	4651      	mov	r1, sl
 8005716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571a:	f7fb f807 	bl	800072c <__aeabi_ddiv>
 800571e:	4681      	mov	r9, r0
 8005720:	468a      	mov	sl, r1
 8005722:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005726:	d0da      	beq.n	80056de <_strtod_l+0x51e>
 8005728:	f1b8 0f1f 	cmp.w	r8, #31
 800572c:	dd24      	ble.n	8005778 <_strtod_l+0x5b8>
 800572e:	f04f 0800 	mov.w	r8, #0
 8005732:	f8cd 8010 	str.w	r8, [sp, #16]
 8005736:	f8cd 8020 	str.w	r8, [sp, #32]
 800573a:	f8cd 8018 	str.w	r8, [sp, #24]
 800573e:	2322      	movs	r3, #34	; 0x22
 8005740:	f04f 0900 	mov.w	r9, #0
 8005744:	f04f 0a00 	mov.w	sl, #0
 8005748:	f8cb 3000 	str.w	r3, [fp]
 800574c:	e761      	b.n	8005612 <_strtod_l+0x452>
 800574e:	bf00      	nop
 8005750:	08007f9d 	.word	0x08007f9d
 8005754:	0800802b 	.word	0x0800802b
 8005758:	08007fa5 	.word	0x08007fa5
 800575c:	08007fe8 	.word	0x08007fe8
 8005760:	08008068 	.word	0x08008068
 8005764:	08008040 	.word	0x08008040
 8005768:	7ff00000 	.word	0x7ff00000
 800576c:	7ca00000 	.word	0x7ca00000
 8005770:	fff80000 	.word	0xfff80000
 8005774:	7fefffff 	.word	0x7fefffff
 8005778:	f018 0310 	ands.w	r3, r8, #16
 800577c:	bf18      	it	ne
 800577e:	236a      	movne	r3, #106	; 0x6a
 8005780:	4648      	mov	r0, r9
 8005782:	9305      	str	r3, [sp, #20]
 8005784:	4651      	mov	r1, sl
 8005786:	2300      	movs	r3, #0
 8005788:	4da1      	ldr	r5, [pc, #644]	; (8005a10 <_strtod_l+0x850>)
 800578a:	f1b8 0f00 	cmp.w	r8, #0
 800578e:	f300 8113 	bgt.w	80059b8 <_strtod_l+0x7f8>
 8005792:	b10b      	cbz	r3, 8005798 <_strtod_l+0x5d8>
 8005794:	4681      	mov	r9, r0
 8005796:	468a      	mov	sl, r1
 8005798:	9b05      	ldr	r3, [sp, #20]
 800579a:	b1bb      	cbz	r3, 80057cc <_strtod_l+0x60c>
 800579c:	f3ca 530a 	ubfx	r3, sl, #20, #11
 80057a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	4651      	mov	r1, sl
 80057a8:	dd10      	ble.n	80057cc <_strtod_l+0x60c>
 80057aa:	2b1f      	cmp	r3, #31
 80057ac:	f340 8110 	ble.w	80059d0 <_strtod_l+0x810>
 80057b0:	2b34      	cmp	r3, #52	; 0x34
 80057b2:	bfd8      	it	le
 80057b4:	f04f 32ff 	movle.w	r2, #4294967295
 80057b8:	f04f 0900 	mov.w	r9, #0
 80057bc:	bfcf      	iteee	gt
 80057be:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 80057c2:	3b20      	suble	r3, #32
 80057c4:	fa02 f303 	lslle.w	r3, r2, r3
 80057c8:	ea03 0a01 	andle.w	sl, r3, r1
 80057cc:	2200      	movs	r2, #0
 80057ce:	2300      	movs	r3, #0
 80057d0:	4648      	mov	r0, r9
 80057d2:	4651      	mov	r1, sl
 80057d4:	f7fb f8e8 	bl	80009a8 <__aeabi_dcmpeq>
 80057d8:	2800      	cmp	r0, #0
 80057da:	d1a8      	bne.n	800572e <_strtod_l+0x56e>
 80057dc:	9b06      	ldr	r3, [sp, #24]
 80057de:	9a04      	ldr	r2, [sp, #16]
 80057e0:	9300      	str	r3, [sp, #0]
 80057e2:	9908      	ldr	r1, [sp, #32]
 80057e4:	4623      	mov	r3, r4
 80057e6:	4658      	mov	r0, fp
 80057e8:	f001 fdbf 	bl	800736a <__s2b>
 80057ec:	9008      	str	r0, [sp, #32]
 80057ee:	2800      	cmp	r0, #0
 80057f0:	f43f af00 	beq.w	80055f4 <_strtod_l+0x434>
 80057f4:	9a07      	ldr	r2, [sp, #28]
 80057f6:	9b07      	ldr	r3, [sp, #28]
 80057f8:	2a00      	cmp	r2, #0
 80057fa:	f1c3 0300 	rsb	r3, r3, #0
 80057fe:	bfa8      	it	ge
 8005800:	2300      	movge	r3, #0
 8005802:	f04f 0800 	mov.w	r8, #0
 8005806:	930e      	str	r3, [sp, #56]	; 0x38
 8005808:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800580c:	9316      	str	r3, [sp, #88]	; 0x58
 800580e:	f8cd 8010 	str.w	r8, [sp, #16]
 8005812:	9b08      	ldr	r3, [sp, #32]
 8005814:	4658      	mov	r0, fp
 8005816:	6859      	ldr	r1, [r3, #4]
 8005818:	f001 fd21 	bl	800725e <_Balloc>
 800581c:	9006      	str	r0, [sp, #24]
 800581e:	2800      	cmp	r0, #0
 8005820:	f43f aef0 	beq.w	8005604 <_strtod_l+0x444>
 8005824:	9b08      	ldr	r3, [sp, #32]
 8005826:	300c      	adds	r0, #12
 8005828:	691a      	ldr	r2, [r3, #16]
 800582a:	f103 010c 	add.w	r1, r3, #12
 800582e:	3202      	adds	r2, #2
 8005830:	0092      	lsls	r2, r2, #2
 8005832:	f001 fd09 	bl	8007248 <memcpy>
 8005836:	ab1e      	add	r3, sp, #120	; 0x78
 8005838:	9301      	str	r3, [sp, #4]
 800583a:	ab1d      	add	r3, sp, #116	; 0x74
 800583c:	9300      	str	r3, [sp, #0]
 800583e:	464a      	mov	r2, r9
 8005840:	4653      	mov	r3, sl
 8005842:	4658      	mov	r0, fp
 8005844:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8005848:	f002 f84a 	bl	80078e0 <__d2b>
 800584c:	901c      	str	r0, [sp, #112]	; 0x70
 800584e:	2800      	cmp	r0, #0
 8005850:	f43f aed8 	beq.w	8005604 <_strtod_l+0x444>
 8005854:	2101      	movs	r1, #1
 8005856:	4658      	mov	r0, fp
 8005858:	f001 fe13 	bl	8007482 <__i2b>
 800585c:	9004      	str	r0, [sp, #16]
 800585e:	4603      	mov	r3, r0
 8005860:	2800      	cmp	r0, #0
 8005862:	f43f aecf 	beq.w	8005604 <_strtod_l+0x444>
 8005866:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005868:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800586a:	2d00      	cmp	r5, #0
 800586c:	bfab      	itete	ge
 800586e:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005870:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005872:	18ee      	addge	r6, r5, r3
 8005874:	1b5c      	sublt	r4, r3, r5
 8005876:	9b05      	ldr	r3, [sp, #20]
 8005878:	bfa8      	it	ge
 800587a:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 800587c:	eba5 0503 	sub.w	r5, r5, r3
 8005880:	4415      	add	r5, r2
 8005882:	4b64      	ldr	r3, [pc, #400]	; (8005a14 <_strtod_l+0x854>)
 8005884:	f105 35ff 	add.w	r5, r5, #4294967295
 8005888:	bfb8      	it	lt
 800588a:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800588c:	429d      	cmp	r5, r3
 800588e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005892:	f280 80af 	bge.w	80059f4 <_strtod_l+0x834>
 8005896:	1b5b      	subs	r3, r3, r5
 8005898:	2b1f      	cmp	r3, #31
 800589a:	eba2 0203 	sub.w	r2, r2, r3
 800589e:	f04f 0701 	mov.w	r7, #1
 80058a2:	f300 809c 	bgt.w	80059de <_strtod_l+0x81e>
 80058a6:	2500      	movs	r5, #0
 80058a8:	fa07 f303 	lsl.w	r3, r7, r3
 80058ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80058ae:	18b7      	adds	r7, r6, r2
 80058b0:	9b05      	ldr	r3, [sp, #20]
 80058b2:	42be      	cmp	r6, r7
 80058b4:	4414      	add	r4, r2
 80058b6:	441c      	add	r4, r3
 80058b8:	4633      	mov	r3, r6
 80058ba:	bfa8      	it	ge
 80058bc:	463b      	movge	r3, r7
 80058be:	42a3      	cmp	r3, r4
 80058c0:	bfa8      	it	ge
 80058c2:	4623      	movge	r3, r4
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	bfc2      	ittt	gt
 80058c8:	1aff      	subgt	r7, r7, r3
 80058ca:	1ae4      	subgt	r4, r4, r3
 80058cc:	1af6      	subgt	r6, r6, r3
 80058ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058d0:	b1bb      	cbz	r3, 8005902 <_strtod_l+0x742>
 80058d2:	461a      	mov	r2, r3
 80058d4:	9904      	ldr	r1, [sp, #16]
 80058d6:	4658      	mov	r0, fp
 80058d8:	f001 fe72 	bl	80075c0 <__pow5mult>
 80058dc:	9004      	str	r0, [sp, #16]
 80058de:	2800      	cmp	r0, #0
 80058e0:	f43f ae90 	beq.w	8005604 <_strtod_l+0x444>
 80058e4:	4601      	mov	r1, r0
 80058e6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80058e8:	4658      	mov	r0, fp
 80058ea:	f001 fdd3 	bl	8007494 <__multiply>
 80058ee:	9009      	str	r0, [sp, #36]	; 0x24
 80058f0:	2800      	cmp	r0, #0
 80058f2:	f43f ae87 	beq.w	8005604 <_strtod_l+0x444>
 80058f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80058f8:	4658      	mov	r0, fp
 80058fa:	f001 fce4 	bl	80072c6 <_Bfree>
 80058fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005900:	931c      	str	r3, [sp, #112]	; 0x70
 8005902:	2f00      	cmp	r7, #0
 8005904:	dc7a      	bgt.n	80059fc <_strtod_l+0x83c>
 8005906:	9b07      	ldr	r3, [sp, #28]
 8005908:	2b00      	cmp	r3, #0
 800590a:	dd08      	ble.n	800591e <_strtod_l+0x75e>
 800590c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800590e:	9906      	ldr	r1, [sp, #24]
 8005910:	4658      	mov	r0, fp
 8005912:	f001 fe55 	bl	80075c0 <__pow5mult>
 8005916:	9006      	str	r0, [sp, #24]
 8005918:	2800      	cmp	r0, #0
 800591a:	f43f ae73 	beq.w	8005604 <_strtod_l+0x444>
 800591e:	2c00      	cmp	r4, #0
 8005920:	dd08      	ble.n	8005934 <_strtod_l+0x774>
 8005922:	4622      	mov	r2, r4
 8005924:	9906      	ldr	r1, [sp, #24]
 8005926:	4658      	mov	r0, fp
 8005928:	f001 fe98 	bl	800765c <__lshift>
 800592c:	9006      	str	r0, [sp, #24]
 800592e:	2800      	cmp	r0, #0
 8005930:	f43f ae68 	beq.w	8005604 <_strtod_l+0x444>
 8005934:	2e00      	cmp	r6, #0
 8005936:	dd08      	ble.n	800594a <_strtod_l+0x78a>
 8005938:	4632      	mov	r2, r6
 800593a:	9904      	ldr	r1, [sp, #16]
 800593c:	4658      	mov	r0, fp
 800593e:	f001 fe8d 	bl	800765c <__lshift>
 8005942:	9004      	str	r0, [sp, #16]
 8005944:	2800      	cmp	r0, #0
 8005946:	f43f ae5d 	beq.w	8005604 <_strtod_l+0x444>
 800594a:	9a06      	ldr	r2, [sp, #24]
 800594c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800594e:	4658      	mov	r0, fp
 8005950:	f001 fef2 	bl	8007738 <__mdiff>
 8005954:	4680      	mov	r8, r0
 8005956:	2800      	cmp	r0, #0
 8005958:	f43f ae54 	beq.w	8005604 <_strtod_l+0x444>
 800595c:	2400      	movs	r4, #0
 800595e:	68c3      	ldr	r3, [r0, #12]
 8005960:	9904      	ldr	r1, [sp, #16]
 8005962:	60c4      	str	r4, [r0, #12]
 8005964:	930c      	str	r3, [sp, #48]	; 0x30
 8005966:	f001 fecd 	bl	8007704 <__mcmp>
 800596a:	42a0      	cmp	r0, r4
 800596c:	da54      	bge.n	8005a18 <_strtod_l+0x858>
 800596e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005970:	b9f3      	cbnz	r3, 80059b0 <_strtod_l+0x7f0>
 8005972:	f1b9 0f00 	cmp.w	r9, #0
 8005976:	d11b      	bne.n	80059b0 <_strtod_l+0x7f0>
 8005978:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800597c:	b9c3      	cbnz	r3, 80059b0 <_strtod_l+0x7f0>
 800597e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005982:	0d1b      	lsrs	r3, r3, #20
 8005984:	051b      	lsls	r3, r3, #20
 8005986:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800598a:	d911      	bls.n	80059b0 <_strtod_l+0x7f0>
 800598c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8005990:	b91b      	cbnz	r3, 800599a <_strtod_l+0x7da>
 8005992:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8005996:	2b01      	cmp	r3, #1
 8005998:	dd0a      	ble.n	80059b0 <_strtod_l+0x7f0>
 800599a:	4641      	mov	r1, r8
 800599c:	2201      	movs	r2, #1
 800599e:	4658      	mov	r0, fp
 80059a0:	f001 fe5c 	bl	800765c <__lshift>
 80059a4:	9904      	ldr	r1, [sp, #16]
 80059a6:	4680      	mov	r8, r0
 80059a8:	f001 feac 	bl	8007704 <__mcmp>
 80059ac:	2800      	cmp	r0, #0
 80059ae:	dc68      	bgt.n	8005a82 <_strtod_l+0x8c2>
 80059b0:	9b05      	ldr	r3, [sp, #20]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d172      	bne.n	8005a9c <_strtod_l+0x8dc>
 80059b6:	e630      	b.n	800561a <_strtod_l+0x45a>
 80059b8:	f018 0f01 	tst.w	r8, #1
 80059bc:	d004      	beq.n	80059c8 <_strtod_l+0x808>
 80059be:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059c2:	f7fa fd89 	bl	80004d8 <__aeabi_dmul>
 80059c6:	2301      	movs	r3, #1
 80059c8:	ea4f 0868 	mov.w	r8, r8, asr #1
 80059cc:	3508      	adds	r5, #8
 80059ce:	e6dc      	b.n	800578a <_strtod_l+0x5ca>
 80059d0:	f04f 32ff 	mov.w	r2, #4294967295
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	ea03 0909 	and.w	r9, r3, r9
 80059dc:	e6f6      	b.n	80057cc <_strtod_l+0x60c>
 80059de:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80059e2:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80059e6:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80059ea:	35e2      	adds	r5, #226	; 0xe2
 80059ec:	fa07 f505 	lsl.w	r5, r7, r5
 80059f0:	970f      	str	r7, [sp, #60]	; 0x3c
 80059f2:	e75c      	b.n	80058ae <_strtod_l+0x6ee>
 80059f4:	2301      	movs	r3, #1
 80059f6:	2500      	movs	r5, #0
 80059f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80059fa:	e758      	b.n	80058ae <_strtod_l+0x6ee>
 80059fc:	463a      	mov	r2, r7
 80059fe:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005a00:	4658      	mov	r0, fp
 8005a02:	f001 fe2b 	bl	800765c <__lshift>
 8005a06:	901c      	str	r0, [sp, #112]	; 0x70
 8005a08:	2800      	cmp	r0, #0
 8005a0a:	f47f af7c 	bne.w	8005906 <_strtod_l+0x746>
 8005a0e:	e5f9      	b.n	8005604 <_strtod_l+0x444>
 8005a10:	08008000 	.word	0x08008000
 8005a14:	fffffc02 	.word	0xfffffc02
 8005a18:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005a1c:	f040 8089 	bne.w	8005b32 <_strtod_l+0x972>
 8005a20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a22:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8005a26:	b342      	cbz	r2, 8005a7a <_strtod_l+0x8ba>
 8005a28:	4aaf      	ldr	r2, [pc, #700]	; (8005ce8 <_strtod_l+0xb28>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d156      	bne.n	8005adc <_strtod_l+0x91c>
 8005a2e:	9b05      	ldr	r3, [sp, #20]
 8005a30:	4648      	mov	r0, r9
 8005a32:	b1eb      	cbz	r3, 8005a70 <_strtod_l+0x8b0>
 8005a34:	4653      	mov	r3, sl
 8005a36:	4aad      	ldr	r2, [pc, #692]	; (8005cec <_strtod_l+0xb2c>)
 8005a38:	f04f 31ff 	mov.w	r1, #4294967295
 8005a3c:	401a      	ands	r2, r3
 8005a3e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005a42:	d818      	bhi.n	8005a76 <_strtod_l+0x8b6>
 8005a44:	0d12      	lsrs	r2, r2, #20
 8005a46:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a4e:	4298      	cmp	r0, r3
 8005a50:	d144      	bne.n	8005adc <_strtod_l+0x91c>
 8005a52:	4ba7      	ldr	r3, [pc, #668]	; (8005cf0 <_strtod_l+0xb30>)
 8005a54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d102      	bne.n	8005a60 <_strtod_l+0x8a0>
 8005a5a:	3001      	adds	r0, #1
 8005a5c:	f43f add2 	beq.w	8005604 <_strtod_l+0x444>
 8005a60:	4ba2      	ldr	r3, [pc, #648]	; (8005cec <_strtod_l+0xb2c>)
 8005a62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a64:	f04f 0900 	mov.w	r9, #0
 8005a68:	401a      	ands	r2, r3
 8005a6a:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8005a6e:	e79f      	b.n	80059b0 <_strtod_l+0x7f0>
 8005a70:	f04f 33ff 	mov.w	r3, #4294967295
 8005a74:	e7eb      	b.n	8005a4e <_strtod_l+0x88e>
 8005a76:	460b      	mov	r3, r1
 8005a78:	e7e9      	b.n	8005a4e <_strtod_l+0x88e>
 8005a7a:	bb7b      	cbnz	r3, 8005adc <_strtod_l+0x91c>
 8005a7c:	f1b9 0f00 	cmp.w	r9, #0
 8005a80:	d12c      	bne.n	8005adc <_strtod_l+0x91c>
 8005a82:	9905      	ldr	r1, [sp, #20]
 8005a84:	4653      	mov	r3, sl
 8005a86:	4a99      	ldr	r2, [pc, #612]	; (8005cec <_strtod_l+0xb2c>)
 8005a88:	b1f1      	cbz	r1, 8005ac8 <_strtod_l+0x908>
 8005a8a:	ea02 010a 	and.w	r1, r2, sl
 8005a8e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005a92:	dc19      	bgt.n	8005ac8 <_strtod_l+0x908>
 8005a94:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005a98:	f77f ae51 	ble.w	800573e <_strtod_l+0x57e>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	4a95      	ldr	r2, [pc, #596]	; (8005cf4 <_strtod_l+0xb34>)
 8005aa0:	4648      	mov	r0, r9
 8005aa2:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8005aa6:	4651      	mov	r1, sl
 8005aa8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005aac:	f7fa fd14 	bl	80004d8 <__aeabi_dmul>
 8005ab0:	4681      	mov	r9, r0
 8005ab2:	468a      	mov	sl, r1
 8005ab4:	2900      	cmp	r1, #0
 8005ab6:	f47f adb0 	bne.w	800561a <_strtod_l+0x45a>
 8005aba:	2800      	cmp	r0, #0
 8005abc:	f47f adad 	bne.w	800561a <_strtod_l+0x45a>
 8005ac0:	2322      	movs	r3, #34	; 0x22
 8005ac2:	f8cb 3000 	str.w	r3, [fp]
 8005ac6:	e5a8      	b.n	800561a <_strtod_l+0x45a>
 8005ac8:	4013      	ands	r3, r2
 8005aca:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005ace:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 8005ad2:	f04f 39ff 	mov.w	r9, #4294967295
 8005ad6:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8005ada:	e769      	b.n	80059b0 <_strtod_l+0x7f0>
 8005adc:	b19d      	cbz	r5, 8005b06 <_strtod_l+0x946>
 8005ade:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ae0:	421d      	tst	r5, r3
 8005ae2:	f43f af65 	beq.w	80059b0 <_strtod_l+0x7f0>
 8005ae6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ae8:	9a05      	ldr	r2, [sp, #20]
 8005aea:	4648      	mov	r0, r9
 8005aec:	4651      	mov	r1, sl
 8005aee:	b173      	cbz	r3, 8005b0e <_strtod_l+0x94e>
 8005af0:	f7ff fb42 	bl	8005178 <sulp>
 8005af4:	4602      	mov	r2, r0
 8005af6:	460b      	mov	r3, r1
 8005af8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005afc:	f7fa fb36 	bl	800016c <__adddf3>
 8005b00:	4681      	mov	r9, r0
 8005b02:	468a      	mov	sl, r1
 8005b04:	e754      	b.n	80059b0 <_strtod_l+0x7f0>
 8005b06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b08:	ea13 0f09 	tst.w	r3, r9
 8005b0c:	e7e9      	b.n	8005ae2 <_strtod_l+0x922>
 8005b0e:	f7ff fb33 	bl	8005178 <sulp>
 8005b12:	4602      	mov	r2, r0
 8005b14:	460b      	mov	r3, r1
 8005b16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b1a:	f7fa fb25 	bl	8000168 <__aeabi_dsub>
 8005b1e:	2200      	movs	r2, #0
 8005b20:	2300      	movs	r3, #0
 8005b22:	4681      	mov	r9, r0
 8005b24:	468a      	mov	sl, r1
 8005b26:	f7fa ff3f 	bl	80009a8 <__aeabi_dcmpeq>
 8005b2a:	2800      	cmp	r0, #0
 8005b2c:	f47f ae07 	bne.w	800573e <_strtod_l+0x57e>
 8005b30:	e73e      	b.n	80059b0 <_strtod_l+0x7f0>
 8005b32:	9904      	ldr	r1, [sp, #16]
 8005b34:	4640      	mov	r0, r8
 8005b36:	f001 ff22 	bl	800797e <__ratio>
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005b40:	4606      	mov	r6, r0
 8005b42:	460f      	mov	r7, r1
 8005b44:	f7fa ff44 	bl	80009d0 <__aeabi_dcmple>
 8005b48:	2800      	cmp	r0, #0
 8005b4a:	d075      	beq.n	8005c38 <_strtod_l+0xa78>
 8005b4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d047      	beq.n	8005be2 <_strtod_l+0xa22>
 8005b52:	2600      	movs	r6, #0
 8005b54:	4f68      	ldr	r7, [pc, #416]	; (8005cf8 <_strtod_l+0xb38>)
 8005b56:	4d68      	ldr	r5, [pc, #416]	; (8005cf8 <_strtod_l+0xb38>)
 8005b58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b5e:	0d1b      	lsrs	r3, r3, #20
 8005b60:	051b      	lsls	r3, r3, #20
 8005b62:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b64:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b66:	4b65      	ldr	r3, [pc, #404]	; (8005cfc <_strtod_l+0xb3c>)
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	f040 80cf 	bne.w	8005d0c <_strtod_l+0xb4c>
 8005b6e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b72:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005b76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b78:	4648      	mov	r0, r9
 8005b7a:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8005b7e:	4651      	mov	r1, sl
 8005b80:	f001 fe38 	bl	80077f4 <__ulp>
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	4630      	mov	r0, r6
 8005b8a:	4639      	mov	r1, r7
 8005b8c:	f7fa fca4 	bl	80004d8 <__aeabi_dmul>
 8005b90:	464a      	mov	r2, r9
 8005b92:	4653      	mov	r3, sl
 8005b94:	f7fa faea 	bl	800016c <__adddf3>
 8005b98:	460b      	mov	r3, r1
 8005b9a:	4954      	ldr	r1, [pc, #336]	; (8005cec <_strtod_l+0xb2c>)
 8005b9c:	4a58      	ldr	r2, [pc, #352]	; (8005d00 <_strtod_l+0xb40>)
 8005b9e:	4019      	ands	r1, r3
 8005ba0:	4291      	cmp	r1, r2
 8005ba2:	4681      	mov	r9, r0
 8005ba4:	d95e      	bls.n	8005c64 <_strtod_l+0xaa4>
 8005ba6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ba8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d103      	bne.n	8005bb8 <_strtod_l+0x9f8>
 8005bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	f43f ad26 	beq.w	8005604 <_strtod_l+0x444>
 8005bb8:	f04f 39ff 	mov.w	r9, #4294967295
 8005bbc:	f8df a130 	ldr.w	sl, [pc, #304]	; 8005cf0 <_strtod_l+0xb30>
 8005bc0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005bc2:	4658      	mov	r0, fp
 8005bc4:	f001 fb7f 	bl	80072c6 <_Bfree>
 8005bc8:	9906      	ldr	r1, [sp, #24]
 8005bca:	4658      	mov	r0, fp
 8005bcc:	f001 fb7b 	bl	80072c6 <_Bfree>
 8005bd0:	9904      	ldr	r1, [sp, #16]
 8005bd2:	4658      	mov	r0, fp
 8005bd4:	f001 fb77 	bl	80072c6 <_Bfree>
 8005bd8:	4641      	mov	r1, r8
 8005bda:	4658      	mov	r0, fp
 8005bdc:	f001 fb73 	bl	80072c6 <_Bfree>
 8005be0:	e617      	b.n	8005812 <_strtod_l+0x652>
 8005be2:	f1b9 0f00 	cmp.w	r9, #0
 8005be6:	d119      	bne.n	8005c1c <_strtod_l+0xa5c>
 8005be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bee:	b9e3      	cbnz	r3, 8005c2a <_strtod_l+0xa6a>
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	4b41      	ldr	r3, [pc, #260]	; (8005cf8 <_strtod_l+0xb38>)
 8005bf4:	4630      	mov	r0, r6
 8005bf6:	4639      	mov	r1, r7
 8005bf8:	f7fa fee0 	bl	80009bc <__aeabi_dcmplt>
 8005bfc:	b9c8      	cbnz	r0, 8005c32 <_strtod_l+0xa72>
 8005bfe:	2200      	movs	r2, #0
 8005c00:	4b40      	ldr	r3, [pc, #256]	; (8005d04 <_strtod_l+0xb44>)
 8005c02:	4630      	mov	r0, r6
 8005c04:	4639      	mov	r1, r7
 8005c06:	f7fa fc67 	bl	80004d8 <__aeabi_dmul>
 8005c0a:	4604      	mov	r4, r0
 8005c0c:	460d      	mov	r5, r1
 8005c0e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005c12:	9418      	str	r4, [sp, #96]	; 0x60
 8005c14:	9319      	str	r3, [sp, #100]	; 0x64
 8005c16:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8005c1a:	e79d      	b.n	8005b58 <_strtod_l+0x998>
 8005c1c:	f1b9 0f01 	cmp.w	r9, #1
 8005c20:	d103      	bne.n	8005c2a <_strtod_l+0xa6a>
 8005c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f43f ad8a 	beq.w	800573e <_strtod_l+0x57e>
 8005c2a:	2600      	movs	r6, #0
 8005c2c:	4f36      	ldr	r7, [pc, #216]	; (8005d08 <_strtod_l+0xb48>)
 8005c2e:	2400      	movs	r4, #0
 8005c30:	e791      	b.n	8005b56 <_strtod_l+0x996>
 8005c32:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005c34:	4d33      	ldr	r5, [pc, #204]	; (8005d04 <_strtod_l+0xb44>)
 8005c36:	e7ea      	b.n	8005c0e <_strtod_l+0xa4e>
 8005c38:	4b32      	ldr	r3, [pc, #200]	; (8005d04 <_strtod_l+0xb44>)
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	4630      	mov	r0, r6
 8005c3e:	4639      	mov	r1, r7
 8005c40:	f7fa fc4a 	bl	80004d8 <__aeabi_dmul>
 8005c44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c46:	4604      	mov	r4, r0
 8005c48:	460d      	mov	r5, r1
 8005c4a:	b933      	cbnz	r3, 8005c5a <_strtod_l+0xa9a>
 8005c4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005c50:	9010      	str	r0, [sp, #64]	; 0x40
 8005c52:	9311      	str	r3, [sp, #68]	; 0x44
 8005c54:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005c58:	e77e      	b.n	8005b58 <_strtod_l+0x998>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	460b      	mov	r3, r1
 8005c5e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005c62:	e7f7      	b.n	8005c54 <_strtod_l+0xa94>
 8005c64:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8005c68:	9b05      	ldr	r3, [sp, #20]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1a8      	bne.n	8005bc0 <_strtod_l+0xa00>
 8005c6e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005c72:	0d1b      	lsrs	r3, r3, #20
 8005c74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005c76:	051b      	lsls	r3, r3, #20
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	4656      	mov	r6, sl
 8005c7c:	d1a0      	bne.n	8005bc0 <_strtod_l+0xa00>
 8005c7e:	4629      	mov	r1, r5
 8005c80:	4620      	mov	r0, r4
 8005c82:	f7fa fed9 	bl	8000a38 <__aeabi_d2iz>
 8005c86:	f7fa fbbd 	bl	8000404 <__aeabi_i2d>
 8005c8a:	460b      	mov	r3, r1
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	4629      	mov	r1, r5
 8005c90:	4620      	mov	r0, r4
 8005c92:	f7fa fa69 	bl	8000168 <__aeabi_dsub>
 8005c96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c98:	4604      	mov	r4, r0
 8005c9a:	460d      	mov	r5, r1
 8005c9c:	b933      	cbnz	r3, 8005cac <_strtod_l+0xaec>
 8005c9e:	f1b9 0f00 	cmp.w	r9, #0
 8005ca2:	d103      	bne.n	8005cac <_strtod_l+0xaec>
 8005ca4:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8005ca8:	2e00      	cmp	r6, #0
 8005caa:	d06a      	beq.n	8005d82 <_strtod_l+0xbc2>
 8005cac:	a30a      	add	r3, pc, #40	; (adr r3, 8005cd8 <_strtod_l+0xb18>)
 8005cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	4629      	mov	r1, r5
 8005cb6:	f7fa fe81 	bl	80009bc <__aeabi_dcmplt>
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	f47f acad 	bne.w	800561a <_strtod_l+0x45a>
 8005cc0:	a307      	add	r3, pc, #28	; (adr r3, 8005ce0 <_strtod_l+0xb20>)
 8005cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	4629      	mov	r1, r5
 8005cca:	f7fa fe95 	bl	80009f8 <__aeabi_dcmpgt>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	f43f af76 	beq.w	8005bc0 <_strtod_l+0xa00>
 8005cd4:	e4a1      	b.n	800561a <_strtod_l+0x45a>
 8005cd6:	bf00      	nop
 8005cd8:	94a03595 	.word	0x94a03595
 8005cdc:	3fdfffff 	.word	0x3fdfffff
 8005ce0:	35afe535 	.word	0x35afe535
 8005ce4:	3fe00000 	.word	0x3fe00000
 8005ce8:	000fffff 	.word	0x000fffff
 8005cec:	7ff00000 	.word	0x7ff00000
 8005cf0:	7fefffff 	.word	0x7fefffff
 8005cf4:	39500000 	.word	0x39500000
 8005cf8:	3ff00000 	.word	0x3ff00000
 8005cfc:	7fe00000 	.word	0x7fe00000
 8005d00:	7c9fffff 	.word	0x7c9fffff
 8005d04:	3fe00000 	.word	0x3fe00000
 8005d08:	bff00000 	.word	0xbff00000
 8005d0c:	9b05      	ldr	r3, [sp, #20]
 8005d0e:	b313      	cbz	r3, 8005d56 <_strtod_l+0xb96>
 8005d10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005d12:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005d16:	d81e      	bhi.n	8005d56 <_strtod_l+0xb96>
 8005d18:	a325      	add	r3, pc, #148	; (adr r3, 8005db0 <_strtod_l+0xbf0>)
 8005d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d1e:	4620      	mov	r0, r4
 8005d20:	4629      	mov	r1, r5
 8005d22:	f7fa fe55 	bl	80009d0 <__aeabi_dcmple>
 8005d26:	b190      	cbz	r0, 8005d4e <_strtod_l+0xb8e>
 8005d28:	4629      	mov	r1, r5
 8005d2a:	4620      	mov	r0, r4
 8005d2c:	f7fa feac 	bl	8000a88 <__aeabi_d2uiz>
 8005d30:	2800      	cmp	r0, #0
 8005d32:	bf08      	it	eq
 8005d34:	2001      	moveq	r0, #1
 8005d36:	f7fa fb55 	bl	80003e4 <__aeabi_ui2d>
 8005d3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d3c:	4604      	mov	r4, r0
 8005d3e:	460d      	mov	r5, r1
 8005d40:	b9d3      	cbnz	r3, 8005d78 <_strtod_l+0xbb8>
 8005d42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d46:	9012      	str	r0, [sp, #72]	; 0x48
 8005d48:	9313      	str	r3, [sp, #76]	; 0x4c
 8005d4a:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005d4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005d50:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005d54:	1a9f      	subs	r7, r3, r2
 8005d56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d5a:	f001 fd4b 	bl	80077f4 <__ulp>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	460b      	mov	r3, r1
 8005d62:	4630      	mov	r0, r6
 8005d64:	4639      	mov	r1, r7
 8005d66:	f7fa fbb7 	bl	80004d8 <__aeabi_dmul>
 8005d6a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005d6e:	f7fa f9fd 	bl	800016c <__adddf3>
 8005d72:	4681      	mov	r9, r0
 8005d74:	468a      	mov	sl, r1
 8005d76:	e777      	b.n	8005c68 <_strtod_l+0xaa8>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005d80:	e7e3      	b.n	8005d4a <_strtod_l+0xb8a>
 8005d82:	a30d      	add	r3, pc, #52	; (adr r3, 8005db8 <_strtod_l+0xbf8>)
 8005d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d88:	f7fa fe18 	bl	80009bc <__aeabi_dcmplt>
 8005d8c:	e79f      	b.n	8005cce <_strtod_l+0xb0e>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	930d      	str	r3, [sp, #52]	; 0x34
 8005d92:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d94:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005d96:	6013      	str	r3, [r2, #0]
 8005d98:	f7ff ba55 	b.w	8005246 <_strtod_l+0x86>
 8005d9c:	2b65      	cmp	r3, #101	; 0x65
 8005d9e:	f04f 0200 	mov.w	r2, #0
 8005da2:	f43f ab42 	beq.w	800542a <_strtod_l+0x26a>
 8005da6:	2101      	movs	r1, #1
 8005da8:	4614      	mov	r4, r2
 8005daa:	9105      	str	r1, [sp, #20]
 8005dac:	f7ff babf 	b.w	800532e <_strtod_l+0x16e>
 8005db0:	ffc00000 	.word	0xffc00000
 8005db4:	41dfffff 	.word	0x41dfffff
 8005db8:	94a03595 	.word	0x94a03595
 8005dbc:	3fcfffff 	.word	0x3fcfffff

08005dc0 <_strtod_r>:
 8005dc0:	4b05      	ldr	r3, [pc, #20]	; (8005dd8 <_strtod_r+0x18>)
 8005dc2:	b410      	push	{r4}
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4c05      	ldr	r4, [pc, #20]	; (8005ddc <_strtod_r+0x1c>)
 8005dc8:	6a1b      	ldr	r3, [r3, #32]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	bf08      	it	eq
 8005dce:	4623      	moveq	r3, r4
 8005dd0:	bc10      	pop	{r4}
 8005dd2:	f7ff b9f5 	b.w	80051c0 <_strtod_l>
 8005dd6:	bf00      	nop
 8005dd8:	2000000c 	.word	0x2000000c
 8005ddc:	20000070 	.word	0x20000070

08005de0 <_strtol_l.isra.0>:
 8005de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005de4:	4680      	mov	r8, r0
 8005de6:	4689      	mov	r9, r1
 8005de8:	4692      	mov	sl, r2
 8005dea:	461e      	mov	r6, r3
 8005dec:	460f      	mov	r7, r1
 8005dee:	463d      	mov	r5, r7
 8005df0:	9808      	ldr	r0, [sp, #32]
 8005df2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005df6:	f001 f9eb 	bl	80071d0 <__locale_ctype_ptr_l>
 8005dfa:	4420      	add	r0, r4
 8005dfc:	7843      	ldrb	r3, [r0, #1]
 8005dfe:	f013 0308 	ands.w	r3, r3, #8
 8005e02:	d132      	bne.n	8005e6a <_strtol_l.isra.0+0x8a>
 8005e04:	2c2d      	cmp	r4, #45	; 0x2d
 8005e06:	d132      	bne.n	8005e6e <_strtol_l.isra.0+0x8e>
 8005e08:	2201      	movs	r2, #1
 8005e0a:	787c      	ldrb	r4, [r7, #1]
 8005e0c:	1cbd      	adds	r5, r7, #2
 8005e0e:	2e00      	cmp	r6, #0
 8005e10:	d05d      	beq.n	8005ece <_strtol_l.isra.0+0xee>
 8005e12:	2e10      	cmp	r6, #16
 8005e14:	d109      	bne.n	8005e2a <_strtol_l.isra.0+0x4a>
 8005e16:	2c30      	cmp	r4, #48	; 0x30
 8005e18:	d107      	bne.n	8005e2a <_strtol_l.isra.0+0x4a>
 8005e1a:	782b      	ldrb	r3, [r5, #0]
 8005e1c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005e20:	2b58      	cmp	r3, #88	; 0x58
 8005e22:	d14f      	bne.n	8005ec4 <_strtol_l.isra.0+0xe4>
 8005e24:	2610      	movs	r6, #16
 8005e26:	786c      	ldrb	r4, [r5, #1]
 8005e28:	3502      	adds	r5, #2
 8005e2a:	2a00      	cmp	r2, #0
 8005e2c:	bf14      	ite	ne
 8005e2e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005e32:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005e36:	2700      	movs	r7, #0
 8005e38:	fbb1 fcf6 	udiv	ip, r1, r6
 8005e3c:	4638      	mov	r0, r7
 8005e3e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8005e42:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005e46:	2b09      	cmp	r3, #9
 8005e48:	d817      	bhi.n	8005e7a <_strtol_l.isra.0+0x9a>
 8005e4a:	461c      	mov	r4, r3
 8005e4c:	42a6      	cmp	r6, r4
 8005e4e:	dd23      	ble.n	8005e98 <_strtol_l.isra.0+0xb8>
 8005e50:	1c7b      	adds	r3, r7, #1
 8005e52:	d007      	beq.n	8005e64 <_strtol_l.isra.0+0x84>
 8005e54:	4584      	cmp	ip, r0
 8005e56:	d31c      	bcc.n	8005e92 <_strtol_l.isra.0+0xb2>
 8005e58:	d101      	bne.n	8005e5e <_strtol_l.isra.0+0x7e>
 8005e5a:	45a6      	cmp	lr, r4
 8005e5c:	db19      	blt.n	8005e92 <_strtol_l.isra.0+0xb2>
 8005e5e:	2701      	movs	r7, #1
 8005e60:	fb00 4006 	mla	r0, r0, r6, r4
 8005e64:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e68:	e7eb      	b.n	8005e42 <_strtol_l.isra.0+0x62>
 8005e6a:	462f      	mov	r7, r5
 8005e6c:	e7bf      	b.n	8005dee <_strtol_l.isra.0+0xe>
 8005e6e:	2c2b      	cmp	r4, #43	; 0x2b
 8005e70:	bf04      	itt	eq
 8005e72:	1cbd      	addeq	r5, r7, #2
 8005e74:	787c      	ldrbeq	r4, [r7, #1]
 8005e76:	461a      	mov	r2, r3
 8005e78:	e7c9      	b.n	8005e0e <_strtol_l.isra.0+0x2e>
 8005e7a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005e7e:	2b19      	cmp	r3, #25
 8005e80:	d801      	bhi.n	8005e86 <_strtol_l.isra.0+0xa6>
 8005e82:	3c37      	subs	r4, #55	; 0x37
 8005e84:	e7e2      	b.n	8005e4c <_strtol_l.isra.0+0x6c>
 8005e86:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005e8a:	2b19      	cmp	r3, #25
 8005e8c:	d804      	bhi.n	8005e98 <_strtol_l.isra.0+0xb8>
 8005e8e:	3c57      	subs	r4, #87	; 0x57
 8005e90:	e7dc      	b.n	8005e4c <_strtol_l.isra.0+0x6c>
 8005e92:	f04f 37ff 	mov.w	r7, #4294967295
 8005e96:	e7e5      	b.n	8005e64 <_strtol_l.isra.0+0x84>
 8005e98:	1c7b      	adds	r3, r7, #1
 8005e9a:	d108      	bne.n	8005eae <_strtol_l.isra.0+0xce>
 8005e9c:	2322      	movs	r3, #34	; 0x22
 8005e9e:	4608      	mov	r0, r1
 8005ea0:	f8c8 3000 	str.w	r3, [r8]
 8005ea4:	f1ba 0f00 	cmp.w	sl, #0
 8005ea8:	d107      	bne.n	8005eba <_strtol_l.isra.0+0xda>
 8005eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eae:	b102      	cbz	r2, 8005eb2 <_strtol_l.isra.0+0xd2>
 8005eb0:	4240      	negs	r0, r0
 8005eb2:	f1ba 0f00 	cmp.w	sl, #0
 8005eb6:	d0f8      	beq.n	8005eaa <_strtol_l.isra.0+0xca>
 8005eb8:	b10f      	cbz	r7, 8005ebe <_strtol_l.isra.0+0xde>
 8005eba:	f105 39ff 	add.w	r9, r5, #4294967295
 8005ebe:	f8ca 9000 	str.w	r9, [sl]
 8005ec2:	e7f2      	b.n	8005eaa <_strtol_l.isra.0+0xca>
 8005ec4:	2430      	movs	r4, #48	; 0x30
 8005ec6:	2e00      	cmp	r6, #0
 8005ec8:	d1af      	bne.n	8005e2a <_strtol_l.isra.0+0x4a>
 8005eca:	2608      	movs	r6, #8
 8005ecc:	e7ad      	b.n	8005e2a <_strtol_l.isra.0+0x4a>
 8005ece:	2c30      	cmp	r4, #48	; 0x30
 8005ed0:	d0a3      	beq.n	8005e1a <_strtol_l.isra.0+0x3a>
 8005ed2:	260a      	movs	r6, #10
 8005ed4:	e7a9      	b.n	8005e2a <_strtol_l.isra.0+0x4a>
	...

08005ed8 <_strtol_r>:
 8005ed8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005eda:	4c06      	ldr	r4, [pc, #24]	; (8005ef4 <_strtol_r+0x1c>)
 8005edc:	4d06      	ldr	r5, [pc, #24]	; (8005ef8 <_strtol_r+0x20>)
 8005ede:	6824      	ldr	r4, [r4, #0]
 8005ee0:	6a24      	ldr	r4, [r4, #32]
 8005ee2:	2c00      	cmp	r4, #0
 8005ee4:	bf08      	it	eq
 8005ee6:	462c      	moveq	r4, r5
 8005ee8:	9400      	str	r4, [sp, #0]
 8005eea:	f7ff ff79 	bl	8005de0 <_strtol_l.isra.0>
 8005eee:	b003      	add	sp, #12
 8005ef0:	bd30      	pop	{r4, r5, pc}
 8005ef2:	bf00      	nop
 8005ef4:	2000000c 	.word	0x2000000c
 8005ef8:	20000070 	.word	0x20000070

08005efc <quorem>:
 8005efc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f00:	6903      	ldr	r3, [r0, #16]
 8005f02:	690c      	ldr	r4, [r1, #16]
 8005f04:	4680      	mov	r8, r0
 8005f06:	42a3      	cmp	r3, r4
 8005f08:	f2c0 8084 	blt.w	8006014 <quorem+0x118>
 8005f0c:	3c01      	subs	r4, #1
 8005f0e:	f101 0714 	add.w	r7, r1, #20
 8005f12:	f100 0614 	add.w	r6, r0, #20
 8005f16:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005f1a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005f1e:	3501      	adds	r5, #1
 8005f20:	fbb0 f5f5 	udiv	r5, r0, r5
 8005f24:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005f28:	eb06 030c 	add.w	r3, r6, ip
 8005f2c:	eb07 090c 	add.w	r9, r7, ip
 8005f30:	9301      	str	r3, [sp, #4]
 8005f32:	b39d      	cbz	r5, 8005f9c <quorem+0xa0>
 8005f34:	f04f 0a00 	mov.w	sl, #0
 8005f38:	4638      	mov	r0, r7
 8005f3a:	46b6      	mov	lr, r6
 8005f3c:	46d3      	mov	fp, sl
 8005f3e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005f42:	b293      	uxth	r3, r2
 8005f44:	fb05 a303 	mla	r3, r5, r3, sl
 8005f48:	0c12      	lsrs	r2, r2, #16
 8005f4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f4e:	fb05 a202 	mla	r2, r5, r2, sl
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	ebab 0303 	sub.w	r3, fp, r3
 8005f58:	f8de b000 	ldr.w	fp, [lr]
 8005f5c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005f60:	fa1f fb8b 	uxth.w	fp, fp
 8005f64:	445b      	add	r3, fp
 8005f66:	fa1f fb82 	uxth.w	fp, r2
 8005f6a:	f8de 2000 	ldr.w	r2, [lr]
 8005f6e:	4581      	cmp	r9, r0
 8005f70:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005f74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f7e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005f82:	f84e 3b04 	str.w	r3, [lr], #4
 8005f86:	d2da      	bcs.n	8005f3e <quorem+0x42>
 8005f88:	f856 300c 	ldr.w	r3, [r6, ip]
 8005f8c:	b933      	cbnz	r3, 8005f9c <quorem+0xa0>
 8005f8e:	9b01      	ldr	r3, [sp, #4]
 8005f90:	3b04      	subs	r3, #4
 8005f92:	429e      	cmp	r6, r3
 8005f94:	461a      	mov	r2, r3
 8005f96:	d331      	bcc.n	8005ffc <quorem+0x100>
 8005f98:	f8c8 4010 	str.w	r4, [r8, #16]
 8005f9c:	4640      	mov	r0, r8
 8005f9e:	f001 fbb1 	bl	8007704 <__mcmp>
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	db26      	blt.n	8005ff4 <quorem+0xf8>
 8005fa6:	4630      	mov	r0, r6
 8005fa8:	f04f 0c00 	mov.w	ip, #0
 8005fac:	3501      	adds	r5, #1
 8005fae:	f857 1b04 	ldr.w	r1, [r7], #4
 8005fb2:	f8d0 e000 	ldr.w	lr, [r0]
 8005fb6:	b28b      	uxth	r3, r1
 8005fb8:	ebac 0303 	sub.w	r3, ip, r3
 8005fbc:	fa1f f28e 	uxth.w	r2, lr
 8005fc0:	4413      	add	r3, r2
 8005fc2:	0c0a      	lsrs	r2, r1, #16
 8005fc4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005fc8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fd2:	45b9      	cmp	r9, r7
 8005fd4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005fd8:	f840 3b04 	str.w	r3, [r0], #4
 8005fdc:	d2e7      	bcs.n	8005fae <quorem+0xb2>
 8005fde:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005fe2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005fe6:	b92a      	cbnz	r2, 8005ff4 <quorem+0xf8>
 8005fe8:	3b04      	subs	r3, #4
 8005fea:	429e      	cmp	r6, r3
 8005fec:	461a      	mov	r2, r3
 8005fee:	d30b      	bcc.n	8006008 <quorem+0x10c>
 8005ff0:	f8c8 4010 	str.w	r4, [r8, #16]
 8005ff4:	4628      	mov	r0, r5
 8005ff6:	b003      	add	sp, #12
 8005ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ffc:	6812      	ldr	r2, [r2, #0]
 8005ffe:	3b04      	subs	r3, #4
 8006000:	2a00      	cmp	r2, #0
 8006002:	d1c9      	bne.n	8005f98 <quorem+0x9c>
 8006004:	3c01      	subs	r4, #1
 8006006:	e7c4      	b.n	8005f92 <quorem+0x96>
 8006008:	6812      	ldr	r2, [r2, #0]
 800600a:	3b04      	subs	r3, #4
 800600c:	2a00      	cmp	r2, #0
 800600e:	d1ef      	bne.n	8005ff0 <quorem+0xf4>
 8006010:	3c01      	subs	r4, #1
 8006012:	e7ea      	b.n	8005fea <quorem+0xee>
 8006014:	2000      	movs	r0, #0
 8006016:	e7ee      	b.n	8005ff6 <quorem+0xfa>

08006018 <_dtoa_r>:
 8006018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800601c:	4616      	mov	r6, r2
 800601e:	461f      	mov	r7, r3
 8006020:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006022:	b095      	sub	sp, #84	; 0x54
 8006024:	4604      	mov	r4, r0
 8006026:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800602a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800602e:	b93d      	cbnz	r5, 8006040 <_dtoa_r+0x28>
 8006030:	2010      	movs	r0, #16
 8006032:	f001 f8e1 	bl	80071f8 <malloc>
 8006036:	6260      	str	r0, [r4, #36]	; 0x24
 8006038:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800603c:	6005      	str	r5, [r0, #0]
 800603e:	60c5      	str	r5, [r0, #12]
 8006040:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006042:	6819      	ldr	r1, [r3, #0]
 8006044:	b151      	cbz	r1, 800605c <_dtoa_r+0x44>
 8006046:	685a      	ldr	r2, [r3, #4]
 8006048:	2301      	movs	r3, #1
 800604a:	4093      	lsls	r3, r2
 800604c:	604a      	str	r2, [r1, #4]
 800604e:	608b      	str	r3, [r1, #8]
 8006050:	4620      	mov	r0, r4
 8006052:	f001 f938 	bl	80072c6 <_Bfree>
 8006056:	2200      	movs	r2, #0
 8006058:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	1e3b      	subs	r3, r7, #0
 800605e:	bfaf      	iteee	ge
 8006060:	2300      	movge	r3, #0
 8006062:	2201      	movlt	r2, #1
 8006064:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006068:	9303      	strlt	r3, [sp, #12]
 800606a:	bfac      	ite	ge
 800606c:	f8c8 3000 	strge.w	r3, [r8]
 8006070:	f8c8 2000 	strlt.w	r2, [r8]
 8006074:	4bae      	ldr	r3, [pc, #696]	; (8006330 <_dtoa_r+0x318>)
 8006076:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800607a:	ea33 0308 	bics.w	r3, r3, r8
 800607e:	d11b      	bne.n	80060b8 <_dtoa_r+0xa0>
 8006080:	f242 730f 	movw	r3, #9999	; 0x270f
 8006084:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006086:	6013      	str	r3, [r2, #0]
 8006088:	9b02      	ldr	r3, [sp, #8]
 800608a:	b923      	cbnz	r3, 8006096 <_dtoa_r+0x7e>
 800608c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006090:	2800      	cmp	r0, #0
 8006092:	f000 8545 	beq.w	8006b20 <_dtoa_r+0xb08>
 8006096:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006098:	b953      	cbnz	r3, 80060b0 <_dtoa_r+0x98>
 800609a:	4ba6      	ldr	r3, [pc, #664]	; (8006334 <_dtoa_r+0x31c>)
 800609c:	e021      	b.n	80060e2 <_dtoa_r+0xca>
 800609e:	4ba6      	ldr	r3, [pc, #664]	; (8006338 <_dtoa_r+0x320>)
 80060a0:	9306      	str	r3, [sp, #24]
 80060a2:	3308      	adds	r3, #8
 80060a4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80060a6:	6013      	str	r3, [r2, #0]
 80060a8:	9806      	ldr	r0, [sp, #24]
 80060aa:	b015      	add	sp, #84	; 0x54
 80060ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060b0:	4ba0      	ldr	r3, [pc, #640]	; (8006334 <_dtoa_r+0x31c>)
 80060b2:	9306      	str	r3, [sp, #24]
 80060b4:	3303      	adds	r3, #3
 80060b6:	e7f5      	b.n	80060a4 <_dtoa_r+0x8c>
 80060b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80060bc:	2200      	movs	r2, #0
 80060be:	2300      	movs	r3, #0
 80060c0:	4630      	mov	r0, r6
 80060c2:	4639      	mov	r1, r7
 80060c4:	f7fa fc70 	bl	80009a8 <__aeabi_dcmpeq>
 80060c8:	4682      	mov	sl, r0
 80060ca:	b160      	cbz	r0, 80060e6 <_dtoa_r+0xce>
 80060cc:	2301      	movs	r3, #1
 80060ce:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80060d0:	6013      	str	r3, [r2, #0]
 80060d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f000 8520 	beq.w	8006b1a <_dtoa_r+0xb02>
 80060da:	4b98      	ldr	r3, [pc, #608]	; (800633c <_dtoa_r+0x324>)
 80060dc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80060de:	6013      	str	r3, [r2, #0]
 80060e0:	3b01      	subs	r3, #1
 80060e2:	9306      	str	r3, [sp, #24]
 80060e4:	e7e0      	b.n	80060a8 <_dtoa_r+0x90>
 80060e6:	ab12      	add	r3, sp, #72	; 0x48
 80060e8:	9301      	str	r3, [sp, #4]
 80060ea:	ab13      	add	r3, sp, #76	; 0x4c
 80060ec:	9300      	str	r3, [sp, #0]
 80060ee:	4632      	mov	r2, r6
 80060f0:	463b      	mov	r3, r7
 80060f2:	4620      	mov	r0, r4
 80060f4:	f001 fbf4 	bl	80078e0 <__d2b>
 80060f8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80060fc:	4683      	mov	fp, r0
 80060fe:	2d00      	cmp	r5, #0
 8006100:	d07d      	beq.n	80061fe <_dtoa_r+0x1e6>
 8006102:	46b0      	mov	r8, r6
 8006104:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006108:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800610c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8006110:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006114:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8006118:	2200      	movs	r2, #0
 800611a:	4b89      	ldr	r3, [pc, #548]	; (8006340 <_dtoa_r+0x328>)
 800611c:	4640      	mov	r0, r8
 800611e:	4649      	mov	r1, r9
 8006120:	f7fa f822 	bl	8000168 <__aeabi_dsub>
 8006124:	a37c      	add	r3, pc, #496	; (adr r3, 8006318 <_dtoa_r+0x300>)
 8006126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612a:	f7fa f9d5 	bl	80004d8 <__aeabi_dmul>
 800612e:	a37c      	add	r3, pc, #496	; (adr r3, 8006320 <_dtoa_r+0x308>)
 8006130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006134:	f7fa f81a 	bl	800016c <__adddf3>
 8006138:	4606      	mov	r6, r0
 800613a:	4628      	mov	r0, r5
 800613c:	460f      	mov	r7, r1
 800613e:	f7fa f961 	bl	8000404 <__aeabi_i2d>
 8006142:	a379      	add	r3, pc, #484	; (adr r3, 8006328 <_dtoa_r+0x310>)
 8006144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006148:	f7fa f9c6 	bl	80004d8 <__aeabi_dmul>
 800614c:	4602      	mov	r2, r0
 800614e:	460b      	mov	r3, r1
 8006150:	4630      	mov	r0, r6
 8006152:	4639      	mov	r1, r7
 8006154:	f7fa f80a 	bl	800016c <__adddf3>
 8006158:	4606      	mov	r6, r0
 800615a:	460f      	mov	r7, r1
 800615c:	f7fa fc6c 	bl	8000a38 <__aeabi_d2iz>
 8006160:	2200      	movs	r2, #0
 8006162:	4682      	mov	sl, r0
 8006164:	2300      	movs	r3, #0
 8006166:	4630      	mov	r0, r6
 8006168:	4639      	mov	r1, r7
 800616a:	f7fa fc27 	bl	80009bc <__aeabi_dcmplt>
 800616e:	b148      	cbz	r0, 8006184 <_dtoa_r+0x16c>
 8006170:	4650      	mov	r0, sl
 8006172:	f7fa f947 	bl	8000404 <__aeabi_i2d>
 8006176:	4632      	mov	r2, r6
 8006178:	463b      	mov	r3, r7
 800617a:	f7fa fc15 	bl	80009a8 <__aeabi_dcmpeq>
 800617e:	b908      	cbnz	r0, 8006184 <_dtoa_r+0x16c>
 8006180:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006184:	f1ba 0f16 	cmp.w	sl, #22
 8006188:	d85a      	bhi.n	8006240 <_dtoa_r+0x228>
 800618a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800618e:	496d      	ldr	r1, [pc, #436]	; (8006344 <_dtoa_r+0x32c>)
 8006190:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006194:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006198:	f7fa fc2e 	bl	80009f8 <__aeabi_dcmpgt>
 800619c:	2800      	cmp	r0, #0
 800619e:	d051      	beq.n	8006244 <_dtoa_r+0x22c>
 80061a0:	2300      	movs	r3, #0
 80061a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80061a6:	930d      	str	r3, [sp, #52]	; 0x34
 80061a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061aa:	1b5d      	subs	r5, r3, r5
 80061ac:	1e6b      	subs	r3, r5, #1
 80061ae:	9307      	str	r3, [sp, #28]
 80061b0:	bf43      	ittte	mi
 80061b2:	2300      	movmi	r3, #0
 80061b4:	f1c5 0901 	rsbmi	r9, r5, #1
 80061b8:	9307      	strmi	r3, [sp, #28]
 80061ba:	f04f 0900 	movpl.w	r9, #0
 80061be:	f1ba 0f00 	cmp.w	sl, #0
 80061c2:	db41      	blt.n	8006248 <_dtoa_r+0x230>
 80061c4:	9b07      	ldr	r3, [sp, #28]
 80061c6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80061ca:	4453      	add	r3, sl
 80061cc:	9307      	str	r3, [sp, #28]
 80061ce:	2300      	movs	r3, #0
 80061d0:	9308      	str	r3, [sp, #32]
 80061d2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80061d4:	2b09      	cmp	r3, #9
 80061d6:	f200 808f 	bhi.w	80062f8 <_dtoa_r+0x2e0>
 80061da:	2b05      	cmp	r3, #5
 80061dc:	bfc4      	itt	gt
 80061de:	3b04      	subgt	r3, #4
 80061e0:	931e      	strgt	r3, [sp, #120]	; 0x78
 80061e2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80061e4:	bfc8      	it	gt
 80061e6:	2500      	movgt	r5, #0
 80061e8:	f1a3 0302 	sub.w	r3, r3, #2
 80061ec:	bfd8      	it	le
 80061ee:	2501      	movle	r5, #1
 80061f0:	2b03      	cmp	r3, #3
 80061f2:	f200 808d 	bhi.w	8006310 <_dtoa_r+0x2f8>
 80061f6:	e8df f003 	tbb	[pc, r3]
 80061fa:	7d7b      	.short	0x7d7b
 80061fc:	6f2f      	.short	0x6f2f
 80061fe:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006202:	441d      	add	r5, r3
 8006204:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006208:	2820      	cmp	r0, #32
 800620a:	dd13      	ble.n	8006234 <_dtoa_r+0x21c>
 800620c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006210:	9b02      	ldr	r3, [sp, #8]
 8006212:	fa08 f800 	lsl.w	r8, r8, r0
 8006216:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800621a:	fa23 f000 	lsr.w	r0, r3, r0
 800621e:	ea48 0000 	orr.w	r0, r8, r0
 8006222:	f7fa f8df 	bl	80003e4 <__aeabi_ui2d>
 8006226:	2301      	movs	r3, #1
 8006228:	4680      	mov	r8, r0
 800622a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800622e:	3d01      	subs	r5, #1
 8006230:	9310      	str	r3, [sp, #64]	; 0x40
 8006232:	e771      	b.n	8006118 <_dtoa_r+0x100>
 8006234:	9b02      	ldr	r3, [sp, #8]
 8006236:	f1c0 0020 	rsb	r0, r0, #32
 800623a:	fa03 f000 	lsl.w	r0, r3, r0
 800623e:	e7f0      	b.n	8006222 <_dtoa_r+0x20a>
 8006240:	2301      	movs	r3, #1
 8006242:	e7b0      	b.n	80061a6 <_dtoa_r+0x18e>
 8006244:	900d      	str	r0, [sp, #52]	; 0x34
 8006246:	e7af      	b.n	80061a8 <_dtoa_r+0x190>
 8006248:	f1ca 0300 	rsb	r3, sl, #0
 800624c:	9308      	str	r3, [sp, #32]
 800624e:	2300      	movs	r3, #0
 8006250:	eba9 090a 	sub.w	r9, r9, sl
 8006254:	930c      	str	r3, [sp, #48]	; 0x30
 8006256:	e7bc      	b.n	80061d2 <_dtoa_r+0x1ba>
 8006258:	2301      	movs	r3, #1
 800625a:	9309      	str	r3, [sp, #36]	; 0x24
 800625c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800625e:	2b00      	cmp	r3, #0
 8006260:	dd74      	ble.n	800634c <_dtoa_r+0x334>
 8006262:	4698      	mov	r8, r3
 8006264:	9304      	str	r3, [sp, #16]
 8006266:	2200      	movs	r2, #0
 8006268:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800626a:	6072      	str	r2, [r6, #4]
 800626c:	2204      	movs	r2, #4
 800626e:	f102 0014 	add.w	r0, r2, #20
 8006272:	4298      	cmp	r0, r3
 8006274:	6871      	ldr	r1, [r6, #4]
 8006276:	d96e      	bls.n	8006356 <_dtoa_r+0x33e>
 8006278:	4620      	mov	r0, r4
 800627a:	f000 fff0 	bl	800725e <_Balloc>
 800627e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006280:	6030      	str	r0, [r6, #0]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f1b8 0f0e 	cmp.w	r8, #14
 8006288:	9306      	str	r3, [sp, #24]
 800628a:	f200 80ed 	bhi.w	8006468 <_dtoa_r+0x450>
 800628e:	2d00      	cmp	r5, #0
 8006290:	f000 80ea 	beq.w	8006468 <_dtoa_r+0x450>
 8006294:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006298:	f1ba 0f00 	cmp.w	sl, #0
 800629c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80062a0:	dd77      	ble.n	8006392 <_dtoa_r+0x37a>
 80062a2:	4a28      	ldr	r2, [pc, #160]	; (8006344 <_dtoa_r+0x32c>)
 80062a4:	f00a 030f 	and.w	r3, sl, #15
 80062a8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80062ac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80062b0:	06f0      	lsls	r0, r6, #27
 80062b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80062ba:	d568      	bpl.n	800638e <_dtoa_r+0x376>
 80062bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80062c0:	4b21      	ldr	r3, [pc, #132]	; (8006348 <_dtoa_r+0x330>)
 80062c2:	2503      	movs	r5, #3
 80062c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80062c8:	f7fa fa30 	bl	800072c <__aeabi_ddiv>
 80062cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062d0:	f006 060f 	and.w	r6, r6, #15
 80062d4:	4f1c      	ldr	r7, [pc, #112]	; (8006348 <_dtoa_r+0x330>)
 80062d6:	e04f      	b.n	8006378 <_dtoa_r+0x360>
 80062d8:	2301      	movs	r3, #1
 80062da:	9309      	str	r3, [sp, #36]	; 0x24
 80062dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80062de:	4453      	add	r3, sl
 80062e0:	f103 0801 	add.w	r8, r3, #1
 80062e4:	9304      	str	r3, [sp, #16]
 80062e6:	4643      	mov	r3, r8
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	bfb8      	it	lt
 80062ec:	2301      	movlt	r3, #1
 80062ee:	e7ba      	b.n	8006266 <_dtoa_r+0x24e>
 80062f0:	2300      	movs	r3, #0
 80062f2:	e7b2      	b.n	800625a <_dtoa_r+0x242>
 80062f4:	2300      	movs	r3, #0
 80062f6:	e7f0      	b.n	80062da <_dtoa_r+0x2c2>
 80062f8:	2501      	movs	r5, #1
 80062fa:	2300      	movs	r3, #0
 80062fc:	9509      	str	r5, [sp, #36]	; 0x24
 80062fe:	931e      	str	r3, [sp, #120]	; 0x78
 8006300:	f04f 33ff 	mov.w	r3, #4294967295
 8006304:	2200      	movs	r2, #0
 8006306:	9304      	str	r3, [sp, #16]
 8006308:	4698      	mov	r8, r3
 800630a:	2312      	movs	r3, #18
 800630c:	921f      	str	r2, [sp, #124]	; 0x7c
 800630e:	e7aa      	b.n	8006266 <_dtoa_r+0x24e>
 8006310:	2301      	movs	r3, #1
 8006312:	9309      	str	r3, [sp, #36]	; 0x24
 8006314:	e7f4      	b.n	8006300 <_dtoa_r+0x2e8>
 8006316:	bf00      	nop
 8006318:	636f4361 	.word	0x636f4361
 800631c:	3fd287a7 	.word	0x3fd287a7
 8006320:	8b60c8b3 	.word	0x8b60c8b3
 8006324:	3fc68a28 	.word	0x3fc68a28
 8006328:	509f79fb 	.word	0x509f79fb
 800632c:	3fd34413 	.word	0x3fd34413
 8006330:	7ff00000 	.word	0x7ff00000
 8006334:	08008031 	.word	0x08008031
 8006338:	08008028 	.word	0x08008028
 800633c:	08007fa9 	.word	0x08007fa9
 8006340:	3ff80000 	.word	0x3ff80000
 8006344:	08008068 	.word	0x08008068
 8006348:	08008040 	.word	0x08008040
 800634c:	2301      	movs	r3, #1
 800634e:	9304      	str	r3, [sp, #16]
 8006350:	4698      	mov	r8, r3
 8006352:	461a      	mov	r2, r3
 8006354:	e7da      	b.n	800630c <_dtoa_r+0x2f4>
 8006356:	3101      	adds	r1, #1
 8006358:	6071      	str	r1, [r6, #4]
 800635a:	0052      	lsls	r2, r2, #1
 800635c:	e787      	b.n	800626e <_dtoa_r+0x256>
 800635e:	07f1      	lsls	r1, r6, #31
 8006360:	d508      	bpl.n	8006374 <_dtoa_r+0x35c>
 8006362:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006366:	e9d7 2300 	ldrd	r2, r3, [r7]
 800636a:	f7fa f8b5 	bl	80004d8 <__aeabi_dmul>
 800636e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006372:	3501      	adds	r5, #1
 8006374:	1076      	asrs	r6, r6, #1
 8006376:	3708      	adds	r7, #8
 8006378:	2e00      	cmp	r6, #0
 800637a:	d1f0      	bne.n	800635e <_dtoa_r+0x346>
 800637c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006380:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006384:	f7fa f9d2 	bl	800072c <__aeabi_ddiv>
 8006388:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800638c:	e01b      	b.n	80063c6 <_dtoa_r+0x3ae>
 800638e:	2502      	movs	r5, #2
 8006390:	e7a0      	b.n	80062d4 <_dtoa_r+0x2bc>
 8006392:	f000 80a4 	beq.w	80064de <_dtoa_r+0x4c6>
 8006396:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800639a:	f1ca 0600 	rsb	r6, sl, #0
 800639e:	4ba0      	ldr	r3, [pc, #640]	; (8006620 <_dtoa_r+0x608>)
 80063a0:	f006 020f 	and.w	r2, r6, #15
 80063a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ac:	f7fa f894 	bl	80004d8 <__aeabi_dmul>
 80063b0:	2502      	movs	r5, #2
 80063b2:	2300      	movs	r3, #0
 80063b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063b8:	4f9a      	ldr	r7, [pc, #616]	; (8006624 <_dtoa_r+0x60c>)
 80063ba:	1136      	asrs	r6, r6, #4
 80063bc:	2e00      	cmp	r6, #0
 80063be:	f040 8083 	bne.w	80064c8 <_dtoa_r+0x4b0>
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1e0      	bne.n	8006388 <_dtoa_r+0x370>
 80063c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	f000 808a 	beq.w	80064e2 <_dtoa_r+0x4ca>
 80063ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063d2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80063d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80063da:	2200      	movs	r2, #0
 80063dc:	4b92      	ldr	r3, [pc, #584]	; (8006628 <_dtoa_r+0x610>)
 80063de:	f7fa faed 	bl	80009bc <__aeabi_dcmplt>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d07d      	beq.n	80064e2 <_dtoa_r+0x4ca>
 80063e6:	f1b8 0f00 	cmp.w	r8, #0
 80063ea:	d07a      	beq.n	80064e2 <_dtoa_r+0x4ca>
 80063ec:	9b04      	ldr	r3, [sp, #16]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	dd36      	ble.n	8006460 <_dtoa_r+0x448>
 80063f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80063f6:	2200      	movs	r2, #0
 80063f8:	4b8c      	ldr	r3, [pc, #560]	; (800662c <_dtoa_r+0x614>)
 80063fa:	f7fa f86d 	bl	80004d8 <__aeabi_dmul>
 80063fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006402:	9e04      	ldr	r6, [sp, #16]
 8006404:	f10a 37ff 	add.w	r7, sl, #4294967295
 8006408:	3501      	adds	r5, #1
 800640a:	4628      	mov	r0, r5
 800640c:	f7f9 fffa 	bl	8000404 <__aeabi_i2d>
 8006410:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006414:	f7fa f860 	bl	80004d8 <__aeabi_dmul>
 8006418:	2200      	movs	r2, #0
 800641a:	4b85      	ldr	r3, [pc, #532]	; (8006630 <_dtoa_r+0x618>)
 800641c:	f7f9 fea6 	bl	800016c <__adddf3>
 8006420:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8006424:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006428:	950b      	str	r5, [sp, #44]	; 0x2c
 800642a:	2e00      	cmp	r6, #0
 800642c:	d15c      	bne.n	80064e8 <_dtoa_r+0x4d0>
 800642e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006432:	2200      	movs	r2, #0
 8006434:	4b7f      	ldr	r3, [pc, #508]	; (8006634 <_dtoa_r+0x61c>)
 8006436:	f7f9 fe97 	bl	8000168 <__aeabi_dsub>
 800643a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800643c:	462b      	mov	r3, r5
 800643e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006442:	f7fa fad9 	bl	80009f8 <__aeabi_dcmpgt>
 8006446:	2800      	cmp	r0, #0
 8006448:	f040 8281 	bne.w	800694e <_dtoa_r+0x936>
 800644c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006450:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006452:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006456:	f7fa fab1 	bl	80009bc <__aeabi_dcmplt>
 800645a:	2800      	cmp	r0, #0
 800645c:	f040 8275 	bne.w	800694a <_dtoa_r+0x932>
 8006460:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006464:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006468:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800646a:	2b00      	cmp	r3, #0
 800646c:	f2c0 814b 	blt.w	8006706 <_dtoa_r+0x6ee>
 8006470:	f1ba 0f0e 	cmp.w	sl, #14
 8006474:	f300 8147 	bgt.w	8006706 <_dtoa_r+0x6ee>
 8006478:	4b69      	ldr	r3, [pc, #420]	; (8006620 <_dtoa_r+0x608>)
 800647a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800647e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006482:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006486:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006488:	2b00      	cmp	r3, #0
 800648a:	f280 80d7 	bge.w	800663c <_dtoa_r+0x624>
 800648e:	f1b8 0f00 	cmp.w	r8, #0
 8006492:	f300 80d3 	bgt.w	800663c <_dtoa_r+0x624>
 8006496:	f040 8257 	bne.w	8006948 <_dtoa_r+0x930>
 800649a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800649e:	2200      	movs	r2, #0
 80064a0:	4b64      	ldr	r3, [pc, #400]	; (8006634 <_dtoa_r+0x61c>)
 80064a2:	f7fa f819 	bl	80004d8 <__aeabi_dmul>
 80064a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064aa:	f7fa fa9b 	bl	80009e4 <__aeabi_dcmpge>
 80064ae:	4646      	mov	r6, r8
 80064b0:	4647      	mov	r7, r8
 80064b2:	2800      	cmp	r0, #0
 80064b4:	f040 822d 	bne.w	8006912 <_dtoa_r+0x8fa>
 80064b8:	9b06      	ldr	r3, [sp, #24]
 80064ba:	9a06      	ldr	r2, [sp, #24]
 80064bc:	1c5d      	adds	r5, r3, #1
 80064be:	2331      	movs	r3, #49	; 0x31
 80064c0:	f10a 0a01 	add.w	sl, sl, #1
 80064c4:	7013      	strb	r3, [r2, #0]
 80064c6:	e228      	b.n	800691a <_dtoa_r+0x902>
 80064c8:	07f2      	lsls	r2, r6, #31
 80064ca:	d505      	bpl.n	80064d8 <_dtoa_r+0x4c0>
 80064cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064d0:	f7fa f802 	bl	80004d8 <__aeabi_dmul>
 80064d4:	2301      	movs	r3, #1
 80064d6:	3501      	adds	r5, #1
 80064d8:	1076      	asrs	r6, r6, #1
 80064da:	3708      	adds	r7, #8
 80064dc:	e76e      	b.n	80063bc <_dtoa_r+0x3a4>
 80064de:	2502      	movs	r5, #2
 80064e0:	e771      	b.n	80063c6 <_dtoa_r+0x3ae>
 80064e2:	4657      	mov	r7, sl
 80064e4:	4646      	mov	r6, r8
 80064e6:	e790      	b.n	800640a <_dtoa_r+0x3f2>
 80064e8:	4b4d      	ldr	r3, [pc, #308]	; (8006620 <_dtoa_r+0x608>)
 80064ea:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80064ee:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80064f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d048      	beq.n	800658a <_dtoa_r+0x572>
 80064f8:	4602      	mov	r2, r0
 80064fa:	460b      	mov	r3, r1
 80064fc:	2000      	movs	r0, #0
 80064fe:	494e      	ldr	r1, [pc, #312]	; (8006638 <_dtoa_r+0x620>)
 8006500:	f7fa f914 	bl	800072c <__aeabi_ddiv>
 8006504:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006508:	f7f9 fe2e 	bl	8000168 <__aeabi_dsub>
 800650c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006510:	9d06      	ldr	r5, [sp, #24]
 8006512:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006516:	f7fa fa8f 	bl	8000a38 <__aeabi_d2iz>
 800651a:	9011      	str	r0, [sp, #68]	; 0x44
 800651c:	f7f9 ff72 	bl	8000404 <__aeabi_i2d>
 8006520:	4602      	mov	r2, r0
 8006522:	460b      	mov	r3, r1
 8006524:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006528:	f7f9 fe1e 	bl	8000168 <__aeabi_dsub>
 800652c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800652e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006532:	3330      	adds	r3, #48	; 0x30
 8006534:	f805 3b01 	strb.w	r3, [r5], #1
 8006538:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800653c:	f7fa fa3e 	bl	80009bc <__aeabi_dcmplt>
 8006540:	2800      	cmp	r0, #0
 8006542:	d163      	bne.n	800660c <_dtoa_r+0x5f4>
 8006544:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006548:	2000      	movs	r0, #0
 800654a:	4937      	ldr	r1, [pc, #220]	; (8006628 <_dtoa_r+0x610>)
 800654c:	f7f9 fe0c 	bl	8000168 <__aeabi_dsub>
 8006550:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006554:	f7fa fa32 	bl	80009bc <__aeabi_dcmplt>
 8006558:	2800      	cmp	r0, #0
 800655a:	f040 80b5 	bne.w	80066c8 <_dtoa_r+0x6b0>
 800655e:	9b06      	ldr	r3, [sp, #24]
 8006560:	1aeb      	subs	r3, r5, r3
 8006562:	429e      	cmp	r6, r3
 8006564:	f77f af7c 	ble.w	8006460 <_dtoa_r+0x448>
 8006568:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800656c:	2200      	movs	r2, #0
 800656e:	4b2f      	ldr	r3, [pc, #188]	; (800662c <_dtoa_r+0x614>)
 8006570:	f7f9 ffb2 	bl	80004d8 <__aeabi_dmul>
 8006574:	2200      	movs	r2, #0
 8006576:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800657a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800657e:	4b2b      	ldr	r3, [pc, #172]	; (800662c <_dtoa_r+0x614>)
 8006580:	f7f9 ffaa 	bl	80004d8 <__aeabi_dmul>
 8006584:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006588:	e7c3      	b.n	8006512 <_dtoa_r+0x4fa>
 800658a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800658e:	f7f9 ffa3 	bl	80004d8 <__aeabi_dmul>
 8006592:	9b06      	ldr	r3, [sp, #24]
 8006594:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006598:	199d      	adds	r5, r3, r6
 800659a:	461e      	mov	r6, r3
 800659c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065a0:	f7fa fa4a 	bl	8000a38 <__aeabi_d2iz>
 80065a4:	9011      	str	r0, [sp, #68]	; 0x44
 80065a6:	f7f9 ff2d 	bl	8000404 <__aeabi_i2d>
 80065aa:	4602      	mov	r2, r0
 80065ac:	460b      	mov	r3, r1
 80065ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065b2:	f7f9 fdd9 	bl	8000168 <__aeabi_dsub>
 80065b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80065b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065bc:	3330      	adds	r3, #48	; 0x30
 80065be:	f806 3b01 	strb.w	r3, [r6], #1
 80065c2:	42ae      	cmp	r6, r5
 80065c4:	f04f 0200 	mov.w	r2, #0
 80065c8:	d124      	bne.n	8006614 <_dtoa_r+0x5fc>
 80065ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80065ce:	4b1a      	ldr	r3, [pc, #104]	; (8006638 <_dtoa_r+0x620>)
 80065d0:	f7f9 fdcc 	bl	800016c <__adddf3>
 80065d4:	4602      	mov	r2, r0
 80065d6:	460b      	mov	r3, r1
 80065d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065dc:	f7fa fa0c 	bl	80009f8 <__aeabi_dcmpgt>
 80065e0:	2800      	cmp	r0, #0
 80065e2:	d171      	bne.n	80066c8 <_dtoa_r+0x6b0>
 80065e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80065e8:	2000      	movs	r0, #0
 80065ea:	4913      	ldr	r1, [pc, #76]	; (8006638 <_dtoa_r+0x620>)
 80065ec:	f7f9 fdbc 	bl	8000168 <__aeabi_dsub>
 80065f0:	4602      	mov	r2, r0
 80065f2:	460b      	mov	r3, r1
 80065f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065f8:	f7fa f9e0 	bl	80009bc <__aeabi_dcmplt>
 80065fc:	2800      	cmp	r0, #0
 80065fe:	f43f af2f 	beq.w	8006460 <_dtoa_r+0x448>
 8006602:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006606:	1e6a      	subs	r2, r5, #1
 8006608:	2b30      	cmp	r3, #48	; 0x30
 800660a:	d001      	beq.n	8006610 <_dtoa_r+0x5f8>
 800660c:	46ba      	mov	sl, r7
 800660e:	e04a      	b.n	80066a6 <_dtoa_r+0x68e>
 8006610:	4615      	mov	r5, r2
 8006612:	e7f6      	b.n	8006602 <_dtoa_r+0x5ea>
 8006614:	4b05      	ldr	r3, [pc, #20]	; (800662c <_dtoa_r+0x614>)
 8006616:	f7f9 ff5f 	bl	80004d8 <__aeabi_dmul>
 800661a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800661e:	e7bd      	b.n	800659c <_dtoa_r+0x584>
 8006620:	08008068 	.word	0x08008068
 8006624:	08008040 	.word	0x08008040
 8006628:	3ff00000 	.word	0x3ff00000
 800662c:	40240000 	.word	0x40240000
 8006630:	401c0000 	.word	0x401c0000
 8006634:	40140000 	.word	0x40140000
 8006638:	3fe00000 	.word	0x3fe00000
 800663c:	9d06      	ldr	r5, [sp, #24]
 800663e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006642:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006646:	4630      	mov	r0, r6
 8006648:	4639      	mov	r1, r7
 800664a:	f7fa f86f 	bl	800072c <__aeabi_ddiv>
 800664e:	f7fa f9f3 	bl	8000a38 <__aeabi_d2iz>
 8006652:	4681      	mov	r9, r0
 8006654:	f7f9 fed6 	bl	8000404 <__aeabi_i2d>
 8006658:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800665c:	f7f9 ff3c 	bl	80004d8 <__aeabi_dmul>
 8006660:	4602      	mov	r2, r0
 8006662:	460b      	mov	r3, r1
 8006664:	4630      	mov	r0, r6
 8006666:	4639      	mov	r1, r7
 8006668:	f7f9 fd7e 	bl	8000168 <__aeabi_dsub>
 800666c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8006670:	f805 6b01 	strb.w	r6, [r5], #1
 8006674:	9e06      	ldr	r6, [sp, #24]
 8006676:	4602      	mov	r2, r0
 8006678:	1bae      	subs	r6, r5, r6
 800667a:	45b0      	cmp	r8, r6
 800667c:	460b      	mov	r3, r1
 800667e:	d135      	bne.n	80066ec <_dtoa_r+0x6d4>
 8006680:	f7f9 fd74 	bl	800016c <__adddf3>
 8006684:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006688:	4606      	mov	r6, r0
 800668a:	460f      	mov	r7, r1
 800668c:	f7fa f9b4 	bl	80009f8 <__aeabi_dcmpgt>
 8006690:	b9c8      	cbnz	r0, 80066c6 <_dtoa_r+0x6ae>
 8006692:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006696:	4630      	mov	r0, r6
 8006698:	4639      	mov	r1, r7
 800669a:	f7fa f985 	bl	80009a8 <__aeabi_dcmpeq>
 800669e:	b110      	cbz	r0, 80066a6 <_dtoa_r+0x68e>
 80066a0:	f019 0f01 	tst.w	r9, #1
 80066a4:	d10f      	bne.n	80066c6 <_dtoa_r+0x6ae>
 80066a6:	4659      	mov	r1, fp
 80066a8:	4620      	mov	r0, r4
 80066aa:	f000 fe0c 	bl	80072c6 <_Bfree>
 80066ae:	2300      	movs	r3, #0
 80066b0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80066b2:	702b      	strb	r3, [r5, #0]
 80066b4:	f10a 0301 	add.w	r3, sl, #1
 80066b8:	6013      	str	r3, [r2, #0]
 80066ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f43f acf3 	beq.w	80060a8 <_dtoa_r+0x90>
 80066c2:	601d      	str	r5, [r3, #0]
 80066c4:	e4f0      	b.n	80060a8 <_dtoa_r+0x90>
 80066c6:	4657      	mov	r7, sl
 80066c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80066cc:	1e6b      	subs	r3, r5, #1
 80066ce:	2a39      	cmp	r2, #57	; 0x39
 80066d0:	d106      	bne.n	80066e0 <_dtoa_r+0x6c8>
 80066d2:	9a06      	ldr	r2, [sp, #24]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d107      	bne.n	80066e8 <_dtoa_r+0x6d0>
 80066d8:	2330      	movs	r3, #48	; 0x30
 80066da:	7013      	strb	r3, [r2, #0]
 80066dc:	4613      	mov	r3, r2
 80066de:	3701      	adds	r7, #1
 80066e0:	781a      	ldrb	r2, [r3, #0]
 80066e2:	3201      	adds	r2, #1
 80066e4:	701a      	strb	r2, [r3, #0]
 80066e6:	e791      	b.n	800660c <_dtoa_r+0x5f4>
 80066e8:	461d      	mov	r5, r3
 80066ea:	e7ed      	b.n	80066c8 <_dtoa_r+0x6b0>
 80066ec:	2200      	movs	r2, #0
 80066ee:	4b99      	ldr	r3, [pc, #612]	; (8006954 <_dtoa_r+0x93c>)
 80066f0:	f7f9 fef2 	bl	80004d8 <__aeabi_dmul>
 80066f4:	2200      	movs	r2, #0
 80066f6:	2300      	movs	r3, #0
 80066f8:	4606      	mov	r6, r0
 80066fa:	460f      	mov	r7, r1
 80066fc:	f7fa f954 	bl	80009a8 <__aeabi_dcmpeq>
 8006700:	2800      	cmp	r0, #0
 8006702:	d09e      	beq.n	8006642 <_dtoa_r+0x62a>
 8006704:	e7cf      	b.n	80066a6 <_dtoa_r+0x68e>
 8006706:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006708:	2a00      	cmp	r2, #0
 800670a:	f000 8088 	beq.w	800681e <_dtoa_r+0x806>
 800670e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006710:	2a01      	cmp	r2, #1
 8006712:	dc6d      	bgt.n	80067f0 <_dtoa_r+0x7d8>
 8006714:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006716:	2a00      	cmp	r2, #0
 8006718:	d066      	beq.n	80067e8 <_dtoa_r+0x7d0>
 800671a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800671e:	464d      	mov	r5, r9
 8006720:	9e08      	ldr	r6, [sp, #32]
 8006722:	9a07      	ldr	r2, [sp, #28]
 8006724:	2101      	movs	r1, #1
 8006726:	441a      	add	r2, r3
 8006728:	4620      	mov	r0, r4
 800672a:	4499      	add	r9, r3
 800672c:	9207      	str	r2, [sp, #28]
 800672e:	f000 fea8 	bl	8007482 <__i2b>
 8006732:	4607      	mov	r7, r0
 8006734:	2d00      	cmp	r5, #0
 8006736:	dd0b      	ble.n	8006750 <_dtoa_r+0x738>
 8006738:	9b07      	ldr	r3, [sp, #28]
 800673a:	2b00      	cmp	r3, #0
 800673c:	dd08      	ble.n	8006750 <_dtoa_r+0x738>
 800673e:	42ab      	cmp	r3, r5
 8006740:	bfa8      	it	ge
 8006742:	462b      	movge	r3, r5
 8006744:	9a07      	ldr	r2, [sp, #28]
 8006746:	eba9 0903 	sub.w	r9, r9, r3
 800674a:	1aed      	subs	r5, r5, r3
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	9307      	str	r3, [sp, #28]
 8006750:	9b08      	ldr	r3, [sp, #32]
 8006752:	b1eb      	cbz	r3, 8006790 <_dtoa_r+0x778>
 8006754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006756:	2b00      	cmp	r3, #0
 8006758:	d065      	beq.n	8006826 <_dtoa_r+0x80e>
 800675a:	b18e      	cbz	r6, 8006780 <_dtoa_r+0x768>
 800675c:	4639      	mov	r1, r7
 800675e:	4632      	mov	r2, r6
 8006760:	4620      	mov	r0, r4
 8006762:	f000 ff2d 	bl	80075c0 <__pow5mult>
 8006766:	465a      	mov	r2, fp
 8006768:	4601      	mov	r1, r0
 800676a:	4607      	mov	r7, r0
 800676c:	4620      	mov	r0, r4
 800676e:	f000 fe91 	bl	8007494 <__multiply>
 8006772:	4659      	mov	r1, fp
 8006774:	900a      	str	r0, [sp, #40]	; 0x28
 8006776:	4620      	mov	r0, r4
 8006778:	f000 fda5 	bl	80072c6 <_Bfree>
 800677c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800677e:	469b      	mov	fp, r3
 8006780:	9b08      	ldr	r3, [sp, #32]
 8006782:	1b9a      	subs	r2, r3, r6
 8006784:	d004      	beq.n	8006790 <_dtoa_r+0x778>
 8006786:	4659      	mov	r1, fp
 8006788:	4620      	mov	r0, r4
 800678a:	f000 ff19 	bl	80075c0 <__pow5mult>
 800678e:	4683      	mov	fp, r0
 8006790:	2101      	movs	r1, #1
 8006792:	4620      	mov	r0, r4
 8006794:	f000 fe75 	bl	8007482 <__i2b>
 8006798:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800679a:	4606      	mov	r6, r0
 800679c:	2b00      	cmp	r3, #0
 800679e:	f000 81c6 	beq.w	8006b2e <_dtoa_r+0xb16>
 80067a2:	461a      	mov	r2, r3
 80067a4:	4601      	mov	r1, r0
 80067a6:	4620      	mov	r0, r4
 80067a8:	f000 ff0a 	bl	80075c0 <__pow5mult>
 80067ac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80067ae:	4606      	mov	r6, r0
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	dc3e      	bgt.n	8006832 <_dtoa_r+0x81a>
 80067b4:	9b02      	ldr	r3, [sp, #8]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d137      	bne.n	800682a <_dtoa_r+0x812>
 80067ba:	9b03      	ldr	r3, [sp, #12]
 80067bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d134      	bne.n	800682e <_dtoa_r+0x816>
 80067c4:	9b03      	ldr	r3, [sp, #12]
 80067c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067ca:	0d1b      	lsrs	r3, r3, #20
 80067cc:	051b      	lsls	r3, r3, #20
 80067ce:	b12b      	cbz	r3, 80067dc <_dtoa_r+0x7c4>
 80067d0:	9b07      	ldr	r3, [sp, #28]
 80067d2:	f109 0901 	add.w	r9, r9, #1
 80067d6:	3301      	adds	r3, #1
 80067d8:	9307      	str	r3, [sp, #28]
 80067da:	2301      	movs	r3, #1
 80067dc:	9308      	str	r3, [sp, #32]
 80067de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d128      	bne.n	8006836 <_dtoa_r+0x81e>
 80067e4:	2001      	movs	r0, #1
 80067e6:	e02e      	b.n	8006846 <_dtoa_r+0x82e>
 80067e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067ea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80067ee:	e796      	b.n	800671e <_dtoa_r+0x706>
 80067f0:	9b08      	ldr	r3, [sp, #32]
 80067f2:	f108 36ff 	add.w	r6, r8, #4294967295
 80067f6:	42b3      	cmp	r3, r6
 80067f8:	bfb7      	itett	lt
 80067fa:	9b08      	ldrlt	r3, [sp, #32]
 80067fc:	1b9e      	subge	r6, r3, r6
 80067fe:	1af2      	sublt	r2, r6, r3
 8006800:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8006802:	bfbf      	itttt	lt
 8006804:	9608      	strlt	r6, [sp, #32]
 8006806:	189b      	addlt	r3, r3, r2
 8006808:	930c      	strlt	r3, [sp, #48]	; 0x30
 800680a:	2600      	movlt	r6, #0
 800680c:	f1b8 0f00 	cmp.w	r8, #0
 8006810:	bfb9      	ittee	lt
 8006812:	eba9 0508 	sublt.w	r5, r9, r8
 8006816:	2300      	movlt	r3, #0
 8006818:	464d      	movge	r5, r9
 800681a:	4643      	movge	r3, r8
 800681c:	e781      	b.n	8006722 <_dtoa_r+0x70a>
 800681e:	9e08      	ldr	r6, [sp, #32]
 8006820:	464d      	mov	r5, r9
 8006822:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006824:	e786      	b.n	8006734 <_dtoa_r+0x71c>
 8006826:	9a08      	ldr	r2, [sp, #32]
 8006828:	e7ad      	b.n	8006786 <_dtoa_r+0x76e>
 800682a:	2300      	movs	r3, #0
 800682c:	e7d6      	b.n	80067dc <_dtoa_r+0x7c4>
 800682e:	9b02      	ldr	r3, [sp, #8]
 8006830:	e7d4      	b.n	80067dc <_dtoa_r+0x7c4>
 8006832:	2300      	movs	r3, #0
 8006834:	9308      	str	r3, [sp, #32]
 8006836:	6933      	ldr	r3, [r6, #16]
 8006838:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800683c:	6918      	ldr	r0, [r3, #16]
 800683e:	f000 fdd2 	bl	80073e6 <__hi0bits>
 8006842:	f1c0 0020 	rsb	r0, r0, #32
 8006846:	9b07      	ldr	r3, [sp, #28]
 8006848:	4418      	add	r0, r3
 800684a:	f010 001f 	ands.w	r0, r0, #31
 800684e:	d047      	beq.n	80068e0 <_dtoa_r+0x8c8>
 8006850:	f1c0 0320 	rsb	r3, r0, #32
 8006854:	2b04      	cmp	r3, #4
 8006856:	dd3b      	ble.n	80068d0 <_dtoa_r+0x8b8>
 8006858:	9b07      	ldr	r3, [sp, #28]
 800685a:	f1c0 001c 	rsb	r0, r0, #28
 800685e:	4481      	add	r9, r0
 8006860:	4405      	add	r5, r0
 8006862:	4403      	add	r3, r0
 8006864:	9307      	str	r3, [sp, #28]
 8006866:	f1b9 0f00 	cmp.w	r9, #0
 800686a:	dd05      	ble.n	8006878 <_dtoa_r+0x860>
 800686c:	4659      	mov	r1, fp
 800686e:	464a      	mov	r2, r9
 8006870:	4620      	mov	r0, r4
 8006872:	f000 fef3 	bl	800765c <__lshift>
 8006876:	4683      	mov	fp, r0
 8006878:	9b07      	ldr	r3, [sp, #28]
 800687a:	2b00      	cmp	r3, #0
 800687c:	dd05      	ble.n	800688a <_dtoa_r+0x872>
 800687e:	4631      	mov	r1, r6
 8006880:	461a      	mov	r2, r3
 8006882:	4620      	mov	r0, r4
 8006884:	f000 feea 	bl	800765c <__lshift>
 8006888:	4606      	mov	r6, r0
 800688a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800688c:	b353      	cbz	r3, 80068e4 <_dtoa_r+0x8cc>
 800688e:	4631      	mov	r1, r6
 8006890:	4658      	mov	r0, fp
 8006892:	f000 ff37 	bl	8007704 <__mcmp>
 8006896:	2800      	cmp	r0, #0
 8006898:	da24      	bge.n	80068e4 <_dtoa_r+0x8cc>
 800689a:	2300      	movs	r3, #0
 800689c:	4659      	mov	r1, fp
 800689e:	220a      	movs	r2, #10
 80068a0:	4620      	mov	r0, r4
 80068a2:	f000 fd27 	bl	80072f4 <__multadd>
 80068a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80068ac:	4683      	mov	fp, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	f000 8144 	beq.w	8006b3c <_dtoa_r+0xb24>
 80068b4:	2300      	movs	r3, #0
 80068b6:	4639      	mov	r1, r7
 80068b8:	220a      	movs	r2, #10
 80068ba:	4620      	mov	r0, r4
 80068bc:	f000 fd1a 	bl	80072f4 <__multadd>
 80068c0:	9b04      	ldr	r3, [sp, #16]
 80068c2:	4607      	mov	r7, r0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	dc4d      	bgt.n	8006964 <_dtoa_r+0x94c>
 80068c8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	dd4a      	ble.n	8006964 <_dtoa_r+0x94c>
 80068ce:	e011      	b.n	80068f4 <_dtoa_r+0x8dc>
 80068d0:	d0c9      	beq.n	8006866 <_dtoa_r+0x84e>
 80068d2:	9a07      	ldr	r2, [sp, #28]
 80068d4:	331c      	adds	r3, #28
 80068d6:	441a      	add	r2, r3
 80068d8:	4499      	add	r9, r3
 80068da:	441d      	add	r5, r3
 80068dc:	4613      	mov	r3, r2
 80068de:	e7c1      	b.n	8006864 <_dtoa_r+0x84c>
 80068e0:	4603      	mov	r3, r0
 80068e2:	e7f6      	b.n	80068d2 <_dtoa_r+0x8ba>
 80068e4:	f1b8 0f00 	cmp.w	r8, #0
 80068e8:	dc36      	bgt.n	8006958 <_dtoa_r+0x940>
 80068ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	dd33      	ble.n	8006958 <_dtoa_r+0x940>
 80068f0:	f8cd 8010 	str.w	r8, [sp, #16]
 80068f4:	9b04      	ldr	r3, [sp, #16]
 80068f6:	b963      	cbnz	r3, 8006912 <_dtoa_r+0x8fa>
 80068f8:	4631      	mov	r1, r6
 80068fa:	2205      	movs	r2, #5
 80068fc:	4620      	mov	r0, r4
 80068fe:	f000 fcf9 	bl	80072f4 <__multadd>
 8006902:	4601      	mov	r1, r0
 8006904:	4606      	mov	r6, r0
 8006906:	4658      	mov	r0, fp
 8006908:	f000 fefc 	bl	8007704 <__mcmp>
 800690c:	2800      	cmp	r0, #0
 800690e:	f73f add3 	bgt.w	80064b8 <_dtoa_r+0x4a0>
 8006912:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006914:	9d06      	ldr	r5, [sp, #24]
 8006916:	ea6f 0a03 	mvn.w	sl, r3
 800691a:	f04f 0900 	mov.w	r9, #0
 800691e:	4631      	mov	r1, r6
 8006920:	4620      	mov	r0, r4
 8006922:	f000 fcd0 	bl	80072c6 <_Bfree>
 8006926:	2f00      	cmp	r7, #0
 8006928:	f43f aebd 	beq.w	80066a6 <_dtoa_r+0x68e>
 800692c:	f1b9 0f00 	cmp.w	r9, #0
 8006930:	d005      	beq.n	800693e <_dtoa_r+0x926>
 8006932:	45b9      	cmp	r9, r7
 8006934:	d003      	beq.n	800693e <_dtoa_r+0x926>
 8006936:	4649      	mov	r1, r9
 8006938:	4620      	mov	r0, r4
 800693a:	f000 fcc4 	bl	80072c6 <_Bfree>
 800693e:	4639      	mov	r1, r7
 8006940:	4620      	mov	r0, r4
 8006942:	f000 fcc0 	bl	80072c6 <_Bfree>
 8006946:	e6ae      	b.n	80066a6 <_dtoa_r+0x68e>
 8006948:	2600      	movs	r6, #0
 800694a:	4637      	mov	r7, r6
 800694c:	e7e1      	b.n	8006912 <_dtoa_r+0x8fa>
 800694e:	46ba      	mov	sl, r7
 8006950:	4637      	mov	r7, r6
 8006952:	e5b1      	b.n	80064b8 <_dtoa_r+0x4a0>
 8006954:	40240000 	.word	0x40240000
 8006958:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800695a:	f8cd 8010 	str.w	r8, [sp, #16]
 800695e:	2b00      	cmp	r3, #0
 8006960:	f000 80f3 	beq.w	8006b4a <_dtoa_r+0xb32>
 8006964:	2d00      	cmp	r5, #0
 8006966:	dd05      	ble.n	8006974 <_dtoa_r+0x95c>
 8006968:	4639      	mov	r1, r7
 800696a:	462a      	mov	r2, r5
 800696c:	4620      	mov	r0, r4
 800696e:	f000 fe75 	bl	800765c <__lshift>
 8006972:	4607      	mov	r7, r0
 8006974:	9b08      	ldr	r3, [sp, #32]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d04c      	beq.n	8006a14 <_dtoa_r+0x9fc>
 800697a:	6879      	ldr	r1, [r7, #4]
 800697c:	4620      	mov	r0, r4
 800697e:	f000 fc6e 	bl	800725e <_Balloc>
 8006982:	4605      	mov	r5, r0
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	f107 010c 	add.w	r1, r7, #12
 800698a:	3202      	adds	r2, #2
 800698c:	0092      	lsls	r2, r2, #2
 800698e:	300c      	adds	r0, #12
 8006990:	f000 fc5a 	bl	8007248 <memcpy>
 8006994:	2201      	movs	r2, #1
 8006996:	4629      	mov	r1, r5
 8006998:	4620      	mov	r0, r4
 800699a:	f000 fe5f 	bl	800765c <__lshift>
 800699e:	46b9      	mov	r9, r7
 80069a0:	4607      	mov	r7, r0
 80069a2:	9b06      	ldr	r3, [sp, #24]
 80069a4:	9307      	str	r3, [sp, #28]
 80069a6:	9b02      	ldr	r3, [sp, #8]
 80069a8:	f003 0301 	and.w	r3, r3, #1
 80069ac:	9308      	str	r3, [sp, #32]
 80069ae:	4631      	mov	r1, r6
 80069b0:	4658      	mov	r0, fp
 80069b2:	f7ff faa3 	bl	8005efc <quorem>
 80069b6:	4649      	mov	r1, r9
 80069b8:	4605      	mov	r5, r0
 80069ba:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80069be:	4658      	mov	r0, fp
 80069c0:	f000 fea0 	bl	8007704 <__mcmp>
 80069c4:	463a      	mov	r2, r7
 80069c6:	9002      	str	r0, [sp, #8]
 80069c8:	4631      	mov	r1, r6
 80069ca:	4620      	mov	r0, r4
 80069cc:	f000 feb4 	bl	8007738 <__mdiff>
 80069d0:	68c3      	ldr	r3, [r0, #12]
 80069d2:	4602      	mov	r2, r0
 80069d4:	bb03      	cbnz	r3, 8006a18 <_dtoa_r+0xa00>
 80069d6:	4601      	mov	r1, r0
 80069d8:	9009      	str	r0, [sp, #36]	; 0x24
 80069da:	4658      	mov	r0, fp
 80069dc:	f000 fe92 	bl	8007704 <__mcmp>
 80069e0:	4603      	mov	r3, r0
 80069e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069e4:	4611      	mov	r1, r2
 80069e6:	4620      	mov	r0, r4
 80069e8:	9309      	str	r3, [sp, #36]	; 0x24
 80069ea:	f000 fc6c 	bl	80072c6 <_Bfree>
 80069ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f0:	b9a3      	cbnz	r3, 8006a1c <_dtoa_r+0xa04>
 80069f2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80069f4:	b992      	cbnz	r2, 8006a1c <_dtoa_r+0xa04>
 80069f6:	9a08      	ldr	r2, [sp, #32]
 80069f8:	b982      	cbnz	r2, 8006a1c <_dtoa_r+0xa04>
 80069fa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80069fe:	d029      	beq.n	8006a54 <_dtoa_r+0xa3c>
 8006a00:	9b02      	ldr	r3, [sp, #8]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	dd01      	ble.n	8006a0a <_dtoa_r+0x9f2>
 8006a06:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006a0a:	9b07      	ldr	r3, [sp, #28]
 8006a0c:	1c5d      	adds	r5, r3, #1
 8006a0e:	f883 8000 	strb.w	r8, [r3]
 8006a12:	e784      	b.n	800691e <_dtoa_r+0x906>
 8006a14:	4638      	mov	r0, r7
 8006a16:	e7c2      	b.n	800699e <_dtoa_r+0x986>
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e7e3      	b.n	80069e4 <_dtoa_r+0x9cc>
 8006a1c:	9a02      	ldr	r2, [sp, #8]
 8006a1e:	2a00      	cmp	r2, #0
 8006a20:	db04      	blt.n	8006a2c <_dtoa_r+0xa14>
 8006a22:	d123      	bne.n	8006a6c <_dtoa_r+0xa54>
 8006a24:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006a26:	bb0a      	cbnz	r2, 8006a6c <_dtoa_r+0xa54>
 8006a28:	9a08      	ldr	r2, [sp, #32]
 8006a2a:	b9fa      	cbnz	r2, 8006a6c <_dtoa_r+0xa54>
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	ddec      	ble.n	8006a0a <_dtoa_r+0x9f2>
 8006a30:	4659      	mov	r1, fp
 8006a32:	2201      	movs	r2, #1
 8006a34:	4620      	mov	r0, r4
 8006a36:	f000 fe11 	bl	800765c <__lshift>
 8006a3a:	4631      	mov	r1, r6
 8006a3c:	4683      	mov	fp, r0
 8006a3e:	f000 fe61 	bl	8007704 <__mcmp>
 8006a42:	2800      	cmp	r0, #0
 8006a44:	dc03      	bgt.n	8006a4e <_dtoa_r+0xa36>
 8006a46:	d1e0      	bne.n	8006a0a <_dtoa_r+0x9f2>
 8006a48:	f018 0f01 	tst.w	r8, #1
 8006a4c:	d0dd      	beq.n	8006a0a <_dtoa_r+0x9f2>
 8006a4e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006a52:	d1d8      	bne.n	8006a06 <_dtoa_r+0x9ee>
 8006a54:	9b07      	ldr	r3, [sp, #28]
 8006a56:	9a07      	ldr	r2, [sp, #28]
 8006a58:	1c5d      	adds	r5, r3, #1
 8006a5a:	2339      	movs	r3, #57	; 0x39
 8006a5c:	7013      	strb	r3, [r2, #0]
 8006a5e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006a62:	1e6a      	subs	r2, r5, #1
 8006a64:	2b39      	cmp	r3, #57	; 0x39
 8006a66:	d04d      	beq.n	8006b04 <_dtoa_r+0xaec>
 8006a68:	3301      	adds	r3, #1
 8006a6a:	e052      	b.n	8006b12 <_dtoa_r+0xafa>
 8006a6c:	9a07      	ldr	r2, [sp, #28]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	f102 0501 	add.w	r5, r2, #1
 8006a74:	dd06      	ble.n	8006a84 <_dtoa_r+0xa6c>
 8006a76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006a7a:	d0eb      	beq.n	8006a54 <_dtoa_r+0xa3c>
 8006a7c:	f108 0801 	add.w	r8, r8, #1
 8006a80:	9b07      	ldr	r3, [sp, #28]
 8006a82:	e7c4      	b.n	8006a0e <_dtoa_r+0x9f6>
 8006a84:	9b06      	ldr	r3, [sp, #24]
 8006a86:	9a04      	ldr	r2, [sp, #16]
 8006a88:	1aeb      	subs	r3, r5, r3
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006a90:	d021      	beq.n	8006ad6 <_dtoa_r+0xabe>
 8006a92:	4659      	mov	r1, fp
 8006a94:	2300      	movs	r3, #0
 8006a96:	220a      	movs	r2, #10
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f000 fc2b 	bl	80072f4 <__multadd>
 8006a9e:	45b9      	cmp	r9, r7
 8006aa0:	4683      	mov	fp, r0
 8006aa2:	f04f 0300 	mov.w	r3, #0
 8006aa6:	f04f 020a 	mov.w	r2, #10
 8006aaa:	4649      	mov	r1, r9
 8006aac:	4620      	mov	r0, r4
 8006aae:	d105      	bne.n	8006abc <_dtoa_r+0xaa4>
 8006ab0:	f000 fc20 	bl	80072f4 <__multadd>
 8006ab4:	4681      	mov	r9, r0
 8006ab6:	4607      	mov	r7, r0
 8006ab8:	9507      	str	r5, [sp, #28]
 8006aba:	e778      	b.n	80069ae <_dtoa_r+0x996>
 8006abc:	f000 fc1a 	bl	80072f4 <__multadd>
 8006ac0:	4639      	mov	r1, r7
 8006ac2:	4681      	mov	r9, r0
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	220a      	movs	r2, #10
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f000 fc13 	bl	80072f4 <__multadd>
 8006ace:	4607      	mov	r7, r0
 8006ad0:	e7f2      	b.n	8006ab8 <_dtoa_r+0xaa0>
 8006ad2:	f04f 0900 	mov.w	r9, #0
 8006ad6:	4659      	mov	r1, fp
 8006ad8:	2201      	movs	r2, #1
 8006ada:	4620      	mov	r0, r4
 8006adc:	f000 fdbe 	bl	800765c <__lshift>
 8006ae0:	4631      	mov	r1, r6
 8006ae2:	4683      	mov	fp, r0
 8006ae4:	f000 fe0e 	bl	8007704 <__mcmp>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	dcb8      	bgt.n	8006a5e <_dtoa_r+0xa46>
 8006aec:	d102      	bne.n	8006af4 <_dtoa_r+0xadc>
 8006aee:	f018 0f01 	tst.w	r8, #1
 8006af2:	d1b4      	bne.n	8006a5e <_dtoa_r+0xa46>
 8006af4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006af8:	1e6a      	subs	r2, r5, #1
 8006afa:	2b30      	cmp	r3, #48	; 0x30
 8006afc:	f47f af0f 	bne.w	800691e <_dtoa_r+0x906>
 8006b00:	4615      	mov	r5, r2
 8006b02:	e7f7      	b.n	8006af4 <_dtoa_r+0xadc>
 8006b04:	9b06      	ldr	r3, [sp, #24]
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d105      	bne.n	8006b16 <_dtoa_r+0xafe>
 8006b0a:	2331      	movs	r3, #49	; 0x31
 8006b0c:	9a06      	ldr	r2, [sp, #24]
 8006b0e:	f10a 0a01 	add.w	sl, sl, #1
 8006b12:	7013      	strb	r3, [r2, #0]
 8006b14:	e703      	b.n	800691e <_dtoa_r+0x906>
 8006b16:	4615      	mov	r5, r2
 8006b18:	e7a1      	b.n	8006a5e <_dtoa_r+0xa46>
 8006b1a:	4b17      	ldr	r3, [pc, #92]	; (8006b78 <_dtoa_r+0xb60>)
 8006b1c:	f7ff bae1 	b.w	80060e2 <_dtoa_r+0xca>
 8006b20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f47f aabb 	bne.w	800609e <_dtoa_r+0x86>
 8006b28:	4b14      	ldr	r3, [pc, #80]	; (8006b7c <_dtoa_r+0xb64>)
 8006b2a:	f7ff bada 	b.w	80060e2 <_dtoa_r+0xca>
 8006b2e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	f77f ae3f 	ble.w	80067b4 <_dtoa_r+0x79c>
 8006b36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b38:	9308      	str	r3, [sp, #32]
 8006b3a:	e653      	b.n	80067e4 <_dtoa_r+0x7cc>
 8006b3c:	9b04      	ldr	r3, [sp, #16]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	dc03      	bgt.n	8006b4a <_dtoa_r+0xb32>
 8006b42:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	f73f aed5 	bgt.w	80068f4 <_dtoa_r+0x8dc>
 8006b4a:	9d06      	ldr	r5, [sp, #24]
 8006b4c:	4631      	mov	r1, r6
 8006b4e:	4658      	mov	r0, fp
 8006b50:	f7ff f9d4 	bl	8005efc <quorem>
 8006b54:	9b06      	ldr	r3, [sp, #24]
 8006b56:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006b5a:	f805 8b01 	strb.w	r8, [r5], #1
 8006b5e:	9a04      	ldr	r2, [sp, #16]
 8006b60:	1aeb      	subs	r3, r5, r3
 8006b62:	429a      	cmp	r2, r3
 8006b64:	ddb5      	ble.n	8006ad2 <_dtoa_r+0xaba>
 8006b66:	4659      	mov	r1, fp
 8006b68:	2300      	movs	r3, #0
 8006b6a:	220a      	movs	r2, #10
 8006b6c:	4620      	mov	r0, r4
 8006b6e:	f000 fbc1 	bl	80072f4 <__multadd>
 8006b72:	4683      	mov	fp, r0
 8006b74:	e7ea      	b.n	8006b4c <_dtoa_r+0xb34>
 8006b76:	bf00      	nop
 8006b78:	08007fa8 	.word	0x08007fa8
 8006b7c:	08008028 	.word	0x08008028

08006b80 <rshift>:
 8006b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b82:	6906      	ldr	r6, [r0, #16]
 8006b84:	114b      	asrs	r3, r1, #5
 8006b86:	429e      	cmp	r6, r3
 8006b88:	f100 0414 	add.w	r4, r0, #20
 8006b8c:	dd31      	ble.n	8006bf2 <rshift+0x72>
 8006b8e:	f011 011f 	ands.w	r1, r1, #31
 8006b92:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006b96:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8006b9a:	d108      	bne.n	8006bae <rshift+0x2e>
 8006b9c:	4621      	mov	r1, r4
 8006b9e:	42b2      	cmp	r2, r6
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	d211      	bcs.n	8006bc8 <rshift+0x48>
 8006ba4:	f852 3b04 	ldr.w	r3, [r2], #4
 8006ba8:	f841 3b04 	str.w	r3, [r1], #4
 8006bac:	e7f7      	b.n	8006b9e <rshift+0x1e>
 8006bae:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8006bb2:	4623      	mov	r3, r4
 8006bb4:	f1c1 0c20 	rsb	ip, r1, #32
 8006bb8:	40cd      	lsrs	r5, r1
 8006bba:	3204      	adds	r2, #4
 8006bbc:	42b2      	cmp	r2, r6
 8006bbe:	4617      	mov	r7, r2
 8006bc0:	d30d      	bcc.n	8006bde <rshift+0x5e>
 8006bc2:	601d      	str	r5, [r3, #0]
 8006bc4:	b105      	cbz	r5, 8006bc8 <rshift+0x48>
 8006bc6:	3304      	adds	r3, #4
 8006bc8:	42a3      	cmp	r3, r4
 8006bca:	eba3 0204 	sub.w	r2, r3, r4
 8006bce:	bf08      	it	eq
 8006bd0:	2300      	moveq	r3, #0
 8006bd2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006bd6:	6102      	str	r2, [r0, #16]
 8006bd8:	bf08      	it	eq
 8006bda:	6143      	streq	r3, [r0, #20]
 8006bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bde:	683f      	ldr	r7, [r7, #0]
 8006be0:	fa07 f70c 	lsl.w	r7, r7, ip
 8006be4:	433d      	orrs	r5, r7
 8006be6:	f843 5b04 	str.w	r5, [r3], #4
 8006bea:	f852 5b04 	ldr.w	r5, [r2], #4
 8006bee:	40cd      	lsrs	r5, r1
 8006bf0:	e7e4      	b.n	8006bbc <rshift+0x3c>
 8006bf2:	4623      	mov	r3, r4
 8006bf4:	e7e8      	b.n	8006bc8 <rshift+0x48>

08006bf6 <__hexdig_fun>:
 8006bf6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006bfa:	2b09      	cmp	r3, #9
 8006bfc:	d802      	bhi.n	8006c04 <__hexdig_fun+0xe>
 8006bfe:	3820      	subs	r0, #32
 8006c00:	b2c0      	uxtb	r0, r0
 8006c02:	4770      	bx	lr
 8006c04:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006c08:	2b05      	cmp	r3, #5
 8006c0a:	d801      	bhi.n	8006c10 <__hexdig_fun+0x1a>
 8006c0c:	3847      	subs	r0, #71	; 0x47
 8006c0e:	e7f7      	b.n	8006c00 <__hexdig_fun+0xa>
 8006c10:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006c14:	2b05      	cmp	r3, #5
 8006c16:	d801      	bhi.n	8006c1c <__hexdig_fun+0x26>
 8006c18:	3827      	subs	r0, #39	; 0x27
 8006c1a:	e7f1      	b.n	8006c00 <__hexdig_fun+0xa>
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	4770      	bx	lr

08006c20 <__gethex>:
 8006c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c24:	b08b      	sub	sp, #44	; 0x2c
 8006c26:	9002      	str	r0, [sp, #8]
 8006c28:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006c2a:	468a      	mov	sl, r1
 8006c2c:	4690      	mov	r8, r2
 8006c2e:	9306      	str	r3, [sp, #24]
 8006c30:	f000 fad1 	bl	80071d6 <__localeconv_l>
 8006c34:	6803      	ldr	r3, [r0, #0]
 8006c36:	f04f 0b00 	mov.w	fp, #0
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	9303      	str	r3, [sp, #12]
 8006c3e:	f7f9 fa87 	bl	8000150 <strlen>
 8006c42:	9b03      	ldr	r3, [sp, #12]
 8006c44:	9001      	str	r0, [sp, #4]
 8006c46:	4403      	add	r3, r0
 8006c48:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006c4c:	9307      	str	r3, [sp, #28]
 8006c4e:	f8da 3000 	ldr.w	r3, [sl]
 8006c52:	3302      	adds	r3, #2
 8006c54:	461f      	mov	r7, r3
 8006c56:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006c5a:	2830      	cmp	r0, #48	; 0x30
 8006c5c:	d06c      	beq.n	8006d38 <__gethex+0x118>
 8006c5e:	f7ff ffca 	bl	8006bf6 <__hexdig_fun>
 8006c62:	4604      	mov	r4, r0
 8006c64:	2800      	cmp	r0, #0
 8006c66:	d16a      	bne.n	8006d3e <__gethex+0x11e>
 8006c68:	9a01      	ldr	r2, [sp, #4]
 8006c6a:	9903      	ldr	r1, [sp, #12]
 8006c6c:	4638      	mov	r0, r7
 8006c6e:	f001 f905 	bl	8007e7c <strncmp>
 8006c72:	2800      	cmp	r0, #0
 8006c74:	d166      	bne.n	8006d44 <__gethex+0x124>
 8006c76:	9b01      	ldr	r3, [sp, #4]
 8006c78:	5cf8      	ldrb	r0, [r7, r3]
 8006c7a:	18fe      	adds	r6, r7, r3
 8006c7c:	f7ff ffbb 	bl	8006bf6 <__hexdig_fun>
 8006c80:	2800      	cmp	r0, #0
 8006c82:	d062      	beq.n	8006d4a <__gethex+0x12a>
 8006c84:	4633      	mov	r3, r6
 8006c86:	7818      	ldrb	r0, [r3, #0]
 8006c88:	461f      	mov	r7, r3
 8006c8a:	2830      	cmp	r0, #48	; 0x30
 8006c8c:	f103 0301 	add.w	r3, r3, #1
 8006c90:	d0f9      	beq.n	8006c86 <__gethex+0x66>
 8006c92:	f7ff ffb0 	bl	8006bf6 <__hexdig_fun>
 8006c96:	fab0 f580 	clz	r5, r0
 8006c9a:	4634      	mov	r4, r6
 8006c9c:	f04f 0b01 	mov.w	fp, #1
 8006ca0:	096d      	lsrs	r5, r5, #5
 8006ca2:	463a      	mov	r2, r7
 8006ca4:	4616      	mov	r6, r2
 8006ca6:	7830      	ldrb	r0, [r6, #0]
 8006ca8:	3201      	adds	r2, #1
 8006caa:	f7ff ffa4 	bl	8006bf6 <__hexdig_fun>
 8006cae:	2800      	cmp	r0, #0
 8006cb0:	d1f8      	bne.n	8006ca4 <__gethex+0x84>
 8006cb2:	9a01      	ldr	r2, [sp, #4]
 8006cb4:	9903      	ldr	r1, [sp, #12]
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	f001 f8e0 	bl	8007e7c <strncmp>
 8006cbc:	b950      	cbnz	r0, 8006cd4 <__gethex+0xb4>
 8006cbe:	b954      	cbnz	r4, 8006cd6 <__gethex+0xb6>
 8006cc0:	9b01      	ldr	r3, [sp, #4]
 8006cc2:	18f4      	adds	r4, r6, r3
 8006cc4:	4622      	mov	r2, r4
 8006cc6:	4616      	mov	r6, r2
 8006cc8:	7830      	ldrb	r0, [r6, #0]
 8006cca:	3201      	adds	r2, #1
 8006ccc:	f7ff ff93 	bl	8006bf6 <__hexdig_fun>
 8006cd0:	2800      	cmp	r0, #0
 8006cd2:	d1f8      	bne.n	8006cc6 <__gethex+0xa6>
 8006cd4:	b10c      	cbz	r4, 8006cda <__gethex+0xba>
 8006cd6:	1ba4      	subs	r4, r4, r6
 8006cd8:	00a4      	lsls	r4, r4, #2
 8006cda:	7833      	ldrb	r3, [r6, #0]
 8006cdc:	2b50      	cmp	r3, #80	; 0x50
 8006cde:	d001      	beq.n	8006ce4 <__gethex+0xc4>
 8006ce0:	2b70      	cmp	r3, #112	; 0x70
 8006ce2:	d140      	bne.n	8006d66 <__gethex+0x146>
 8006ce4:	7873      	ldrb	r3, [r6, #1]
 8006ce6:	2b2b      	cmp	r3, #43	; 0x2b
 8006ce8:	d031      	beq.n	8006d4e <__gethex+0x12e>
 8006cea:	2b2d      	cmp	r3, #45	; 0x2d
 8006cec:	d033      	beq.n	8006d56 <__gethex+0x136>
 8006cee:	f04f 0900 	mov.w	r9, #0
 8006cf2:	1c71      	adds	r1, r6, #1
 8006cf4:	7808      	ldrb	r0, [r1, #0]
 8006cf6:	f7ff ff7e 	bl	8006bf6 <__hexdig_fun>
 8006cfa:	1e43      	subs	r3, r0, #1
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	2b18      	cmp	r3, #24
 8006d00:	d831      	bhi.n	8006d66 <__gethex+0x146>
 8006d02:	f1a0 0210 	sub.w	r2, r0, #16
 8006d06:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006d0a:	f7ff ff74 	bl	8006bf6 <__hexdig_fun>
 8006d0e:	1e43      	subs	r3, r0, #1
 8006d10:	b2db      	uxtb	r3, r3
 8006d12:	2b18      	cmp	r3, #24
 8006d14:	d922      	bls.n	8006d5c <__gethex+0x13c>
 8006d16:	f1b9 0f00 	cmp.w	r9, #0
 8006d1a:	d000      	beq.n	8006d1e <__gethex+0xfe>
 8006d1c:	4252      	negs	r2, r2
 8006d1e:	4414      	add	r4, r2
 8006d20:	f8ca 1000 	str.w	r1, [sl]
 8006d24:	b30d      	cbz	r5, 8006d6a <__gethex+0x14a>
 8006d26:	f1bb 0f00 	cmp.w	fp, #0
 8006d2a:	bf0c      	ite	eq
 8006d2c:	2706      	moveq	r7, #6
 8006d2e:	2700      	movne	r7, #0
 8006d30:	4638      	mov	r0, r7
 8006d32:	b00b      	add	sp, #44	; 0x2c
 8006d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d38:	f10b 0b01 	add.w	fp, fp, #1
 8006d3c:	e78a      	b.n	8006c54 <__gethex+0x34>
 8006d3e:	2500      	movs	r5, #0
 8006d40:	462c      	mov	r4, r5
 8006d42:	e7ae      	b.n	8006ca2 <__gethex+0x82>
 8006d44:	463e      	mov	r6, r7
 8006d46:	2501      	movs	r5, #1
 8006d48:	e7c7      	b.n	8006cda <__gethex+0xba>
 8006d4a:	4604      	mov	r4, r0
 8006d4c:	e7fb      	b.n	8006d46 <__gethex+0x126>
 8006d4e:	f04f 0900 	mov.w	r9, #0
 8006d52:	1cb1      	adds	r1, r6, #2
 8006d54:	e7ce      	b.n	8006cf4 <__gethex+0xd4>
 8006d56:	f04f 0901 	mov.w	r9, #1
 8006d5a:	e7fa      	b.n	8006d52 <__gethex+0x132>
 8006d5c:	230a      	movs	r3, #10
 8006d5e:	fb03 0202 	mla	r2, r3, r2, r0
 8006d62:	3a10      	subs	r2, #16
 8006d64:	e7cf      	b.n	8006d06 <__gethex+0xe6>
 8006d66:	4631      	mov	r1, r6
 8006d68:	e7da      	b.n	8006d20 <__gethex+0x100>
 8006d6a:	4629      	mov	r1, r5
 8006d6c:	1bf3      	subs	r3, r6, r7
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	2b07      	cmp	r3, #7
 8006d72:	dc49      	bgt.n	8006e08 <__gethex+0x1e8>
 8006d74:	9802      	ldr	r0, [sp, #8]
 8006d76:	f000 fa72 	bl	800725e <_Balloc>
 8006d7a:	f04f 0b00 	mov.w	fp, #0
 8006d7e:	4605      	mov	r5, r0
 8006d80:	46da      	mov	sl, fp
 8006d82:	9b01      	ldr	r3, [sp, #4]
 8006d84:	f100 0914 	add.w	r9, r0, #20
 8006d88:	f1c3 0301 	rsb	r3, r3, #1
 8006d8c:	f8cd 9010 	str.w	r9, [sp, #16]
 8006d90:	9308      	str	r3, [sp, #32]
 8006d92:	42b7      	cmp	r7, r6
 8006d94:	d33b      	bcc.n	8006e0e <__gethex+0x1ee>
 8006d96:	9804      	ldr	r0, [sp, #16]
 8006d98:	f840 ab04 	str.w	sl, [r0], #4
 8006d9c:	eba0 0009 	sub.w	r0, r0, r9
 8006da0:	1080      	asrs	r0, r0, #2
 8006da2:	6128      	str	r0, [r5, #16]
 8006da4:	0147      	lsls	r7, r0, #5
 8006da6:	4650      	mov	r0, sl
 8006da8:	f000 fb1d 	bl	80073e6 <__hi0bits>
 8006dac:	f8d8 6000 	ldr.w	r6, [r8]
 8006db0:	1a3f      	subs	r7, r7, r0
 8006db2:	42b7      	cmp	r7, r6
 8006db4:	dd64      	ble.n	8006e80 <__gethex+0x260>
 8006db6:	1bbf      	subs	r7, r7, r6
 8006db8:	4639      	mov	r1, r7
 8006dba:	4628      	mov	r0, r5
 8006dbc:	f000 fe27 	bl	8007a0e <__any_on>
 8006dc0:	4682      	mov	sl, r0
 8006dc2:	b178      	cbz	r0, 8006de4 <__gethex+0x1c4>
 8006dc4:	f04f 0a01 	mov.w	sl, #1
 8006dc8:	1e7b      	subs	r3, r7, #1
 8006dca:	1159      	asrs	r1, r3, #5
 8006dcc:	f003 021f 	and.w	r2, r3, #31
 8006dd0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006dd4:	fa0a f202 	lsl.w	r2, sl, r2
 8006dd8:	420a      	tst	r2, r1
 8006dda:	d003      	beq.n	8006de4 <__gethex+0x1c4>
 8006ddc:	4553      	cmp	r3, sl
 8006dde:	dc46      	bgt.n	8006e6e <__gethex+0x24e>
 8006de0:	f04f 0a02 	mov.w	sl, #2
 8006de4:	4639      	mov	r1, r7
 8006de6:	4628      	mov	r0, r5
 8006de8:	f7ff feca 	bl	8006b80 <rshift>
 8006dec:	443c      	add	r4, r7
 8006dee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006df2:	42a3      	cmp	r3, r4
 8006df4:	da52      	bge.n	8006e9c <__gethex+0x27c>
 8006df6:	4629      	mov	r1, r5
 8006df8:	9802      	ldr	r0, [sp, #8]
 8006dfa:	f000 fa64 	bl	80072c6 <_Bfree>
 8006dfe:	2300      	movs	r3, #0
 8006e00:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006e02:	27a3      	movs	r7, #163	; 0xa3
 8006e04:	6013      	str	r3, [r2, #0]
 8006e06:	e793      	b.n	8006d30 <__gethex+0x110>
 8006e08:	3101      	adds	r1, #1
 8006e0a:	105b      	asrs	r3, r3, #1
 8006e0c:	e7b0      	b.n	8006d70 <__gethex+0x150>
 8006e0e:	1e73      	subs	r3, r6, #1
 8006e10:	9305      	str	r3, [sp, #20]
 8006e12:	9a07      	ldr	r2, [sp, #28]
 8006e14:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d018      	beq.n	8006e4e <__gethex+0x22e>
 8006e1c:	f1bb 0f20 	cmp.w	fp, #32
 8006e20:	d107      	bne.n	8006e32 <__gethex+0x212>
 8006e22:	9b04      	ldr	r3, [sp, #16]
 8006e24:	f8c3 a000 	str.w	sl, [r3]
 8006e28:	f04f 0a00 	mov.w	sl, #0
 8006e2c:	46d3      	mov	fp, sl
 8006e2e:	3304      	adds	r3, #4
 8006e30:	9304      	str	r3, [sp, #16]
 8006e32:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006e36:	f7ff fede 	bl	8006bf6 <__hexdig_fun>
 8006e3a:	f000 000f 	and.w	r0, r0, #15
 8006e3e:	fa00 f00b 	lsl.w	r0, r0, fp
 8006e42:	ea4a 0a00 	orr.w	sl, sl, r0
 8006e46:	f10b 0b04 	add.w	fp, fp, #4
 8006e4a:	9b05      	ldr	r3, [sp, #20]
 8006e4c:	e00d      	b.n	8006e6a <__gethex+0x24a>
 8006e4e:	9b05      	ldr	r3, [sp, #20]
 8006e50:	9a08      	ldr	r2, [sp, #32]
 8006e52:	4413      	add	r3, r2
 8006e54:	42bb      	cmp	r3, r7
 8006e56:	d3e1      	bcc.n	8006e1c <__gethex+0x1fc>
 8006e58:	4618      	mov	r0, r3
 8006e5a:	9a01      	ldr	r2, [sp, #4]
 8006e5c:	9903      	ldr	r1, [sp, #12]
 8006e5e:	9309      	str	r3, [sp, #36]	; 0x24
 8006e60:	f001 f80c 	bl	8007e7c <strncmp>
 8006e64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e66:	2800      	cmp	r0, #0
 8006e68:	d1d8      	bne.n	8006e1c <__gethex+0x1fc>
 8006e6a:	461e      	mov	r6, r3
 8006e6c:	e791      	b.n	8006d92 <__gethex+0x172>
 8006e6e:	1eb9      	subs	r1, r7, #2
 8006e70:	4628      	mov	r0, r5
 8006e72:	f000 fdcc 	bl	8007a0e <__any_on>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	d0b2      	beq.n	8006de0 <__gethex+0x1c0>
 8006e7a:	f04f 0a03 	mov.w	sl, #3
 8006e7e:	e7b1      	b.n	8006de4 <__gethex+0x1c4>
 8006e80:	da09      	bge.n	8006e96 <__gethex+0x276>
 8006e82:	1bf7      	subs	r7, r6, r7
 8006e84:	4629      	mov	r1, r5
 8006e86:	463a      	mov	r2, r7
 8006e88:	9802      	ldr	r0, [sp, #8]
 8006e8a:	f000 fbe7 	bl	800765c <__lshift>
 8006e8e:	4605      	mov	r5, r0
 8006e90:	1be4      	subs	r4, r4, r7
 8006e92:	f100 0914 	add.w	r9, r0, #20
 8006e96:	f04f 0a00 	mov.w	sl, #0
 8006e9a:	e7a8      	b.n	8006dee <__gethex+0x1ce>
 8006e9c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006ea0:	42a0      	cmp	r0, r4
 8006ea2:	dd6b      	ble.n	8006f7c <__gethex+0x35c>
 8006ea4:	1b04      	subs	r4, r0, r4
 8006ea6:	42a6      	cmp	r6, r4
 8006ea8:	dc2e      	bgt.n	8006f08 <__gethex+0x2e8>
 8006eaa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d022      	beq.n	8006ef8 <__gethex+0x2d8>
 8006eb2:	2b03      	cmp	r3, #3
 8006eb4:	d024      	beq.n	8006f00 <__gethex+0x2e0>
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d115      	bne.n	8006ee6 <__gethex+0x2c6>
 8006eba:	42a6      	cmp	r6, r4
 8006ebc:	d113      	bne.n	8006ee6 <__gethex+0x2c6>
 8006ebe:	2e01      	cmp	r6, #1
 8006ec0:	dc0b      	bgt.n	8006eda <__gethex+0x2ba>
 8006ec2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006ec6:	9a06      	ldr	r2, [sp, #24]
 8006ec8:	2762      	movs	r7, #98	; 0x62
 8006eca:	6013      	str	r3, [r2, #0]
 8006ecc:	2301      	movs	r3, #1
 8006ece:	612b      	str	r3, [r5, #16]
 8006ed0:	f8c9 3000 	str.w	r3, [r9]
 8006ed4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ed6:	601d      	str	r5, [r3, #0]
 8006ed8:	e72a      	b.n	8006d30 <__gethex+0x110>
 8006eda:	1e71      	subs	r1, r6, #1
 8006edc:	4628      	mov	r0, r5
 8006ede:	f000 fd96 	bl	8007a0e <__any_on>
 8006ee2:	2800      	cmp	r0, #0
 8006ee4:	d1ed      	bne.n	8006ec2 <__gethex+0x2a2>
 8006ee6:	4629      	mov	r1, r5
 8006ee8:	9802      	ldr	r0, [sp, #8]
 8006eea:	f000 f9ec 	bl	80072c6 <_Bfree>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006ef2:	2750      	movs	r7, #80	; 0x50
 8006ef4:	6013      	str	r3, [r2, #0]
 8006ef6:	e71b      	b.n	8006d30 <__gethex+0x110>
 8006ef8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d0e1      	beq.n	8006ec2 <__gethex+0x2a2>
 8006efe:	e7f2      	b.n	8006ee6 <__gethex+0x2c6>
 8006f00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1dd      	bne.n	8006ec2 <__gethex+0x2a2>
 8006f06:	e7ee      	b.n	8006ee6 <__gethex+0x2c6>
 8006f08:	1e67      	subs	r7, r4, #1
 8006f0a:	f1ba 0f00 	cmp.w	sl, #0
 8006f0e:	d132      	bne.n	8006f76 <__gethex+0x356>
 8006f10:	b127      	cbz	r7, 8006f1c <__gethex+0x2fc>
 8006f12:	4639      	mov	r1, r7
 8006f14:	4628      	mov	r0, r5
 8006f16:	f000 fd7a 	bl	8007a0e <__any_on>
 8006f1a:	4682      	mov	sl, r0
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	117a      	asrs	r2, r7, #5
 8006f20:	f007 071f 	and.w	r7, r7, #31
 8006f24:	fa03 f707 	lsl.w	r7, r3, r7
 8006f28:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8006f2c:	4621      	mov	r1, r4
 8006f2e:	421f      	tst	r7, r3
 8006f30:	f04f 0702 	mov.w	r7, #2
 8006f34:	4628      	mov	r0, r5
 8006f36:	bf18      	it	ne
 8006f38:	f04a 0a02 	orrne.w	sl, sl, #2
 8006f3c:	1b36      	subs	r6, r6, r4
 8006f3e:	f7ff fe1f 	bl	8006b80 <rshift>
 8006f42:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006f46:	f1ba 0f00 	cmp.w	sl, #0
 8006f4a:	d048      	beq.n	8006fde <__gethex+0x3be>
 8006f4c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d015      	beq.n	8006f80 <__gethex+0x360>
 8006f54:	2b03      	cmp	r3, #3
 8006f56:	d017      	beq.n	8006f88 <__gethex+0x368>
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d109      	bne.n	8006f70 <__gethex+0x350>
 8006f5c:	f01a 0f02 	tst.w	sl, #2
 8006f60:	d006      	beq.n	8006f70 <__gethex+0x350>
 8006f62:	f8d9 3000 	ldr.w	r3, [r9]
 8006f66:	ea4a 0a03 	orr.w	sl, sl, r3
 8006f6a:	f01a 0f01 	tst.w	sl, #1
 8006f6e:	d10e      	bne.n	8006f8e <__gethex+0x36e>
 8006f70:	f047 0710 	orr.w	r7, r7, #16
 8006f74:	e033      	b.n	8006fde <__gethex+0x3be>
 8006f76:	f04f 0a01 	mov.w	sl, #1
 8006f7a:	e7cf      	b.n	8006f1c <__gethex+0x2fc>
 8006f7c:	2701      	movs	r7, #1
 8006f7e:	e7e2      	b.n	8006f46 <__gethex+0x326>
 8006f80:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f82:	f1c3 0301 	rsb	r3, r3, #1
 8006f86:	9315      	str	r3, [sp, #84]	; 0x54
 8006f88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d0f0      	beq.n	8006f70 <__gethex+0x350>
 8006f8e:	f04f 0c00 	mov.w	ip, #0
 8006f92:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8006f96:	f105 0314 	add.w	r3, r5, #20
 8006f9a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8006f9e:	eb03 010a 	add.w	r1, r3, sl
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fa8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006fac:	d01c      	beq.n	8006fe8 <__gethex+0x3c8>
 8006fae:	3201      	adds	r2, #1
 8006fb0:	6002      	str	r2, [r0, #0]
 8006fb2:	2f02      	cmp	r7, #2
 8006fb4:	f105 0314 	add.w	r3, r5, #20
 8006fb8:	d138      	bne.n	800702c <__gethex+0x40c>
 8006fba:	f8d8 2000 	ldr.w	r2, [r8]
 8006fbe:	3a01      	subs	r2, #1
 8006fc0:	42b2      	cmp	r2, r6
 8006fc2:	d10a      	bne.n	8006fda <__gethex+0x3ba>
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	1171      	asrs	r1, r6, #5
 8006fc8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006fcc:	f006 061f 	and.w	r6, r6, #31
 8006fd0:	fa02 f606 	lsl.w	r6, r2, r6
 8006fd4:	421e      	tst	r6, r3
 8006fd6:	bf18      	it	ne
 8006fd8:	4617      	movne	r7, r2
 8006fda:	f047 0720 	orr.w	r7, r7, #32
 8006fde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006fe0:	601d      	str	r5, [r3, #0]
 8006fe2:	9b06      	ldr	r3, [sp, #24]
 8006fe4:	601c      	str	r4, [r3, #0]
 8006fe6:	e6a3      	b.n	8006d30 <__gethex+0x110>
 8006fe8:	4299      	cmp	r1, r3
 8006fea:	f843 cc04 	str.w	ip, [r3, #-4]
 8006fee:	d8d8      	bhi.n	8006fa2 <__gethex+0x382>
 8006ff0:	68ab      	ldr	r3, [r5, #8]
 8006ff2:	4599      	cmp	r9, r3
 8006ff4:	db12      	blt.n	800701c <__gethex+0x3fc>
 8006ff6:	6869      	ldr	r1, [r5, #4]
 8006ff8:	9802      	ldr	r0, [sp, #8]
 8006ffa:	3101      	adds	r1, #1
 8006ffc:	f000 f92f 	bl	800725e <_Balloc>
 8007000:	4683      	mov	fp, r0
 8007002:	692a      	ldr	r2, [r5, #16]
 8007004:	f105 010c 	add.w	r1, r5, #12
 8007008:	3202      	adds	r2, #2
 800700a:	0092      	lsls	r2, r2, #2
 800700c:	300c      	adds	r0, #12
 800700e:	f000 f91b 	bl	8007248 <memcpy>
 8007012:	4629      	mov	r1, r5
 8007014:	9802      	ldr	r0, [sp, #8]
 8007016:	f000 f956 	bl	80072c6 <_Bfree>
 800701a:	465d      	mov	r5, fp
 800701c:	692b      	ldr	r3, [r5, #16]
 800701e:	1c5a      	adds	r2, r3, #1
 8007020:	612a      	str	r2, [r5, #16]
 8007022:	2201      	movs	r2, #1
 8007024:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007028:	615a      	str	r2, [r3, #20]
 800702a:	e7c2      	b.n	8006fb2 <__gethex+0x392>
 800702c:	692a      	ldr	r2, [r5, #16]
 800702e:	454a      	cmp	r2, r9
 8007030:	dd0b      	ble.n	800704a <__gethex+0x42a>
 8007032:	2101      	movs	r1, #1
 8007034:	4628      	mov	r0, r5
 8007036:	f7ff fda3 	bl	8006b80 <rshift>
 800703a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800703e:	3401      	adds	r4, #1
 8007040:	42a3      	cmp	r3, r4
 8007042:	f6ff aed8 	blt.w	8006df6 <__gethex+0x1d6>
 8007046:	2701      	movs	r7, #1
 8007048:	e7c7      	b.n	8006fda <__gethex+0x3ba>
 800704a:	f016 061f 	ands.w	r6, r6, #31
 800704e:	d0fa      	beq.n	8007046 <__gethex+0x426>
 8007050:	449a      	add	sl, r3
 8007052:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8007056:	f000 f9c6 	bl	80073e6 <__hi0bits>
 800705a:	f1c6 0620 	rsb	r6, r6, #32
 800705e:	42b0      	cmp	r0, r6
 8007060:	dbe7      	blt.n	8007032 <__gethex+0x412>
 8007062:	e7f0      	b.n	8007046 <__gethex+0x426>

08007064 <L_shift>:
 8007064:	f1c2 0208 	rsb	r2, r2, #8
 8007068:	0092      	lsls	r2, r2, #2
 800706a:	b570      	push	{r4, r5, r6, lr}
 800706c:	f1c2 0620 	rsb	r6, r2, #32
 8007070:	6843      	ldr	r3, [r0, #4]
 8007072:	6804      	ldr	r4, [r0, #0]
 8007074:	fa03 f506 	lsl.w	r5, r3, r6
 8007078:	432c      	orrs	r4, r5
 800707a:	40d3      	lsrs	r3, r2
 800707c:	6004      	str	r4, [r0, #0]
 800707e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007082:	4288      	cmp	r0, r1
 8007084:	d3f4      	bcc.n	8007070 <L_shift+0xc>
 8007086:	bd70      	pop	{r4, r5, r6, pc}

08007088 <__match>:
 8007088:	b530      	push	{r4, r5, lr}
 800708a:	6803      	ldr	r3, [r0, #0]
 800708c:	3301      	adds	r3, #1
 800708e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007092:	b914      	cbnz	r4, 800709a <__match+0x12>
 8007094:	6003      	str	r3, [r0, #0]
 8007096:	2001      	movs	r0, #1
 8007098:	bd30      	pop	{r4, r5, pc}
 800709a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800709e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80070a2:	2d19      	cmp	r5, #25
 80070a4:	bf98      	it	ls
 80070a6:	3220      	addls	r2, #32
 80070a8:	42a2      	cmp	r2, r4
 80070aa:	d0f0      	beq.n	800708e <__match+0x6>
 80070ac:	2000      	movs	r0, #0
 80070ae:	e7f3      	b.n	8007098 <__match+0x10>

080070b0 <__hexnan>:
 80070b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b4:	2500      	movs	r5, #0
 80070b6:	680b      	ldr	r3, [r1, #0]
 80070b8:	4682      	mov	sl, r0
 80070ba:	115f      	asrs	r7, r3, #5
 80070bc:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80070c0:	f013 031f 	ands.w	r3, r3, #31
 80070c4:	bf18      	it	ne
 80070c6:	3704      	addne	r7, #4
 80070c8:	1f3e      	subs	r6, r7, #4
 80070ca:	4690      	mov	r8, r2
 80070cc:	46b1      	mov	r9, r6
 80070ce:	4634      	mov	r4, r6
 80070d0:	46ab      	mov	fp, r5
 80070d2:	b087      	sub	sp, #28
 80070d4:	6801      	ldr	r1, [r0, #0]
 80070d6:	9301      	str	r3, [sp, #4]
 80070d8:	f847 5c04 	str.w	r5, [r7, #-4]
 80070dc:	9502      	str	r5, [sp, #8]
 80070de:	784a      	ldrb	r2, [r1, #1]
 80070e0:	1c4b      	adds	r3, r1, #1
 80070e2:	9303      	str	r3, [sp, #12]
 80070e4:	b342      	cbz	r2, 8007138 <__hexnan+0x88>
 80070e6:	4610      	mov	r0, r2
 80070e8:	9105      	str	r1, [sp, #20]
 80070ea:	9204      	str	r2, [sp, #16]
 80070ec:	f7ff fd83 	bl	8006bf6 <__hexdig_fun>
 80070f0:	2800      	cmp	r0, #0
 80070f2:	d143      	bne.n	800717c <__hexnan+0xcc>
 80070f4:	9a04      	ldr	r2, [sp, #16]
 80070f6:	9905      	ldr	r1, [sp, #20]
 80070f8:	2a20      	cmp	r2, #32
 80070fa:	d818      	bhi.n	800712e <__hexnan+0x7e>
 80070fc:	9b02      	ldr	r3, [sp, #8]
 80070fe:	459b      	cmp	fp, r3
 8007100:	dd13      	ble.n	800712a <__hexnan+0x7a>
 8007102:	454c      	cmp	r4, r9
 8007104:	d206      	bcs.n	8007114 <__hexnan+0x64>
 8007106:	2d07      	cmp	r5, #7
 8007108:	dc04      	bgt.n	8007114 <__hexnan+0x64>
 800710a:	462a      	mov	r2, r5
 800710c:	4649      	mov	r1, r9
 800710e:	4620      	mov	r0, r4
 8007110:	f7ff ffa8 	bl	8007064 <L_shift>
 8007114:	4544      	cmp	r4, r8
 8007116:	d944      	bls.n	80071a2 <__hexnan+0xf2>
 8007118:	2300      	movs	r3, #0
 800711a:	f1a4 0904 	sub.w	r9, r4, #4
 800711e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007122:	461d      	mov	r5, r3
 8007124:	464c      	mov	r4, r9
 8007126:	f8cd b008 	str.w	fp, [sp, #8]
 800712a:	9903      	ldr	r1, [sp, #12]
 800712c:	e7d7      	b.n	80070de <__hexnan+0x2e>
 800712e:	2a29      	cmp	r2, #41	; 0x29
 8007130:	d14a      	bne.n	80071c8 <__hexnan+0x118>
 8007132:	3102      	adds	r1, #2
 8007134:	f8ca 1000 	str.w	r1, [sl]
 8007138:	f1bb 0f00 	cmp.w	fp, #0
 800713c:	d044      	beq.n	80071c8 <__hexnan+0x118>
 800713e:	454c      	cmp	r4, r9
 8007140:	d206      	bcs.n	8007150 <__hexnan+0xa0>
 8007142:	2d07      	cmp	r5, #7
 8007144:	dc04      	bgt.n	8007150 <__hexnan+0xa0>
 8007146:	462a      	mov	r2, r5
 8007148:	4649      	mov	r1, r9
 800714a:	4620      	mov	r0, r4
 800714c:	f7ff ff8a 	bl	8007064 <L_shift>
 8007150:	4544      	cmp	r4, r8
 8007152:	d928      	bls.n	80071a6 <__hexnan+0xf6>
 8007154:	4643      	mov	r3, r8
 8007156:	f854 2b04 	ldr.w	r2, [r4], #4
 800715a:	42a6      	cmp	r6, r4
 800715c:	f843 2b04 	str.w	r2, [r3], #4
 8007160:	d2f9      	bcs.n	8007156 <__hexnan+0xa6>
 8007162:	2200      	movs	r2, #0
 8007164:	f843 2b04 	str.w	r2, [r3], #4
 8007168:	429e      	cmp	r6, r3
 800716a:	d2fb      	bcs.n	8007164 <__hexnan+0xb4>
 800716c:	6833      	ldr	r3, [r6, #0]
 800716e:	b91b      	cbnz	r3, 8007178 <__hexnan+0xc8>
 8007170:	4546      	cmp	r6, r8
 8007172:	d127      	bne.n	80071c4 <__hexnan+0x114>
 8007174:	2301      	movs	r3, #1
 8007176:	6033      	str	r3, [r6, #0]
 8007178:	2005      	movs	r0, #5
 800717a:	e026      	b.n	80071ca <__hexnan+0x11a>
 800717c:	3501      	adds	r5, #1
 800717e:	2d08      	cmp	r5, #8
 8007180:	f10b 0b01 	add.w	fp, fp, #1
 8007184:	dd06      	ble.n	8007194 <__hexnan+0xe4>
 8007186:	4544      	cmp	r4, r8
 8007188:	d9cf      	bls.n	800712a <__hexnan+0x7a>
 800718a:	2300      	movs	r3, #0
 800718c:	2501      	movs	r5, #1
 800718e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007192:	3c04      	subs	r4, #4
 8007194:	6822      	ldr	r2, [r4, #0]
 8007196:	f000 000f 	and.w	r0, r0, #15
 800719a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800719e:	6020      	str	r0, [r4, #0]
 80071a0:	e7c3      	b.n	800712a <__hexnan+0x7a>
 80071a2:	2508      	movs	r5, #8
 80071a4:	e7c1      	b.n	800712a <__hexnan+0x7a>
 80071a6:	9b01      	ldr	r3, [sp, #4]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d0df      	beq.n	800716c <__hexnan+0xbc>
 80071ac:	f04f 32ff 	mov.w	r2, #4294967295
 80071b0:	f1c3 0320 	rsb	r3, r3, #32
 80071b4:	fa22 f303 	lsr.w	r3, r2, r3
 80071b8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80071bc:	401a      	ands	r2, r3
 80071be:	f847 2c04 	str.w	r2, [r7, #-4]
 80071c2:	e7d3      	b.n	800716c <__hexnan+0xbc>
 80071c4:	3e04      	subs	r6, #4
 80071c6:	e7d1      	b.n	800716c <__hexnan+0xbc>
 80071c8:	2004      	movs	r0, #4
 80071ca:	b007      	add	sp, #28
 80071cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080071d0 <__locale_ctype_ptr_l>:
 80071d0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80071d4:	4770      	bx	lr

080071d6 <__localeconv_l>:
 80071d6:	30f0      	adds	r0, #240	; 0xf0
 80071d8:	4770      	bx	lr
	...

080071dc <_localeconv_r>:
 80071dc:	4b04      	ldr	r3, [pc, #16]	; (80071f0 <_localeconv_r+0x14>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	6a18      	ldr	r0, [r3, #32]
 80071e2:	4b04      	ldr	r3, [pc, #16]	; (80071f4 <_localeconv_r+0x18>)
 80071e4:	2800      	cmp	r0, #0
 80071e6:	bf08      	it	eq
 80071e8:	4618      	moveq	r0, r3
 80071ea:	30f0      	adds	r0, #240	; 0xf0
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop
 80071f0:	2000000c 	.word	0x2000000c
 80071f4:	20000070 	.word	0x20000070

080071f8 <malloc>:
 80071f8:	4b02      	ldr	r3, [pc, #8]	; (8007204 <malloc+0xc>)
 80071fa:	4601      	mov	r1, r0
 80071fc:	6818      	ldr	r0, [r3, #0]
 80071fe:	f000 bc81 	b.w	8007b04 <_malloc_r>
 8007202:	bf00      	nop
 8007204:	2000000c 	.word	0x2000000c

08007208 <__ascii_mbtowc>:
 8007208:	b082      	sub	sp, #8
 800720a:	b901      	cbnz	r1, 800720e <__ascii_mbtowc+0x6>
 800720c:	a901      	add	r1, sp, #4
 800720e:	b142      	cbz	r2, 8007222 <__ascii_mbtowc+0x1a>
 8007210:	b14b      	cbz	r3, 8007226 <__ascii_mbtowc+0x1e>
 8007212:	7813      	ldrb	r3, [r2, #0]
 8007214:	600b      	str	r3, [r1, #0]
 8007216:	7812      	ldrb	r2, [r2, #0]
 8007218:	1c10      	adds	r0, r2, #0
 800721a:	bf18      	it	ne
 800721c:	2001      	movne	r0, #1
 800721e:	b002      	add	sp, #8
 8007220:	4770      	bx	lr
 8007222:	4610      	mov	r0, r2
 8007224:	e7fb      	b.n	800721e <__ascii_mbtowc+0x16>
 8007226:	f06f 0001 	mvn.w	r0, #1
 800722a:	e7f8      	b.n	800721e <__ascii_mbtowc+0x16>

0800722c <memchr>:
 800722c:	b510      	push	{r4, lr}
 800722e:	b2c9      	uxtb	r1, r1
 8007230:	4402      	add	r2, r0
 8007232:	4290      	cmp	r0, r2
 8007234:	4603      	mov	r3, r0
 8007236:	d101      	bne.n	800723c <memchr+0x10>
 8007238:	2300      	movs	r3, #0
 800723a:	e003      	b.n	8007244 <memchr+0x18>
 800723c:	781c      	ldrb	r4, [r3, #0]
 800723e:	3001      	adds	r0, #1
 8007240:	428c      	cmp	r4, r1
 8007242:	d1f6      	bne.n	8007232 <memchr+0x6>
 8007244:	4618      	mov	r0, r3
 8007246:	bd10      	pop	{r4, pc}

08007248 <memcpy>:
 8007248:	b510      	push	{r4, lr}
 800724a:	1e43      	subs	r3, r0, #1
 800724c:	440a      	add	r2, r1
 800724e:	4291      	cmp	r1, r2
 8007250:	d100      	bne.n	8007254 <memcpy+0xc>
 8007252:	bd10      	pop	{r4, pc}
 8007254:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007258:	f803 4f01 	strb.w	r4, [r3, #1]!
 800725c:	e7f7      	b.n	800724e <memcpy+0x6>

0800725e <_Balloc>:
 800725e:	b570      	push	{r4, r5, r6, lr}
 8007260:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007262:	4604      	mov	r4, r0
 8007264:	460e      	mov	r6, r1
 8007266:	b93d      	cbnz	r5, 8007278 <_Balloc+0x1a>
 8007268:	2010      	movs	r0, #16
 800726a:	f7ff ffc5 	bl	80071f8 <malloc>
 800726e:	6260      	str	r0, [r4, #36]	; 0x24
 8007270:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007274:	6005      	str	r5, [r0, #0]
 8007276:	60c5      	str	r5, [r0, #12]
 8007278:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800727a:	68eb      	ldr	r3, [r5, #12]
 800727c:	b183      	cbz	r3, 80072a0 <_Balloc+0x42>
 800727e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007286:	b9b8      	cbnz	r0, 80072b8 <_Balloc+0x5a>
 8007288:	2101      	movs	r1, #1
 800728a:	fa01 f506 	lsl.w	r5, r1, r6
 800728e:	1d6a      	adds	r2, r5, #5
 8007290:	0092      	lsls	r2, r2, #2
 8007292:	4620      	mov	r0, r4
 8007294:	f000 fbdc 	bl	8007a50 <_calloc_r>
 8007298:	b160      	cbz	r0, 80072b4 <_Balloc+0x56>
 800729a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800729e:	e00e      	b.n	80072be <_Balloc+0x60>
 80072a0:	2221      	movs	r2, #33	; 0x21
 80072a2:	2104      	movs	r1, #4
 80072a4:	4620      	mov	r0, r4
 80072a6:	f000 fbd3 	bl	8007a50 <_calloc_r>
 80072aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072ac:	60e8      	str	r0, [r5, #12]
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1e4      	bne.n	800727e <_Balloc+0x20>
 80072b4:	2000      	movs	r0, #0
 80072b6:	bd70      	pop	{r4, r5, r6, pc}
 80072b8:	6802      	ldr	r2, [r0, #0]
 80072ba:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80072be:	2300      	movs	r3, #0
 80072c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80072c4:	e7f7      	b.n	80072b6 <_Balloc+0x58>

080072c6 <_Bfree>:
 80072c6:	b570      	push	{r4, r5, r6, lr}
 80072c8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80072ca:	4606      	mov	r6, r0
 80072cc:	460d      	mov	r5, r1
 80072ce:	b93c      	cbnz	r4, 80072e0 <_Bfree+0x1a>
 80072d0:	2010      	movs	r0, #16
 80072d2:	f7ff ff91 	bl	80071f8 <malloc>
 80072d6:	6270      	str	r0, [r6, #36]	; 0x24
 80072d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80072dc:	6004      	str	r4, [r0, #0]
 80072de:	60c4      	str	r4, [r0, #12]
 80072e0:	b13d      	cbz	r5, 80072f2 <_Bfree+0x2c>
 80072e2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80072e4:	686a      	ldr	r2, [r5, #4]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072ec:	6029      	str	r1, [r5, #0]
 80072ee:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80072f2:	bd70      	pop	{r4, r5, r6, pc}

080072f4 <__multadd>:
 80072f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072f8:	461f      	mov	r7, r3
 80072fa:	4606      	mov	r6, r0
 80072fc:	460c      	mov	r4, r1
 80072fe:	2300      	movs	r3, #0
 8007300:	690d      	ldr	r5, [r1, #16]
 8007302:	f101 0c14 	add.w	ip, r1, #20
 8007306:	f8dc 0000 	ldr.w	r0, [ip]
 800730a:	3301      	adds	r3, #1
 800730c:	b281      	uxth	r1, r0
 800730e:	fb02 7101 	mla	r1, r2, r1, r7
 8007312:	0c00      	lsrs	r0, r0, #16
 8007314:	0c0f      	lsrs	r7, r1, #16
 8007316:	fb02 7000 	mla	r0, r2, r0, r7
 800731a:	b289      	uxth	r1, r1
 800731c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007320:	429d      	cmp	r5, r3
 8007322:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007326:	f84c 1b04 	str.w	r1, [ip], #4
 800732a:	dcec      	bgt.n	8007306 <__multadd+0x12>
 800732c:	b1d7      	cbz	r7, 8007364 <__multadd+0x70>
 800732e:	68a3      	ldr	r3, [r4, #8]
 8007330:	42ab      	cmp	r3, r5
 8007332:	dc12      	bgt.n	800735a <__multadd+0x66>
 8007334:	6861      	ldr	r1, [r4, #4]
 8007336:	4630      	mov	r0, r6
 8007338:	3101      	adds	r1, #1
 800733a:	f7ff ff90 	bl	800725e <_Balloc>
 800733e:	4680      	mov	r8, r0
 8007340:	6922      	ldr	r2, [r4, #16]
 8007342:	f104 010c 	add.w	r1, r4, #12
 8007346:	3202      	adds	r2, #2
 8007348:	0092      	lsls	r2, r2, #2
 800734a:	300c      	adds	r0, #12
 800734c:	f7ff ff7c 	bl	8007248 <memcpy>
 8007350:	4621      	mov	r1, r4
 8007352:	4630      	mov	r0, r6
 8007354:	f7ff ffb7 	bl	80072c6 <_Bfree>
 8007358:	4644      	mov	r4, r8
 800735a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800735e:	3501      	adds	r5, #1
 8007360:	615f      	str	r7, [r3, #20]
 8007362:	6125      	str	r5, [r4, #16]
 8007364:	4620      	mov	r0, r4
 8007366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800736a <__s2b>:
 800736a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800736e:	4615      	mov	r5, r2
 8007370:	2209      	movs	r2, #9
 8007372:	461f      	mov	r7, r3
 8007374:	3308      	adds	r3, #8
 8007376:	460c      	mov	r4, r1
 8007378:	fb93 f3f2 	sdiv	r3, r3, r2
 800737c:	4606      	mov	r6, r0
 800737e:	2201      	movs	r2, #1
 8007380:	2100      	movs	r1, #0
 8007382:	429a      	cmp	r2, r3
 8007384:	db20      	blt.n	80073c8 <__s2b+0x5e>
 8007386:	4630      	mov	r0, r6
 8007388:	f7ff ff69 	bl	800725e <_Balloc>
 800738c:	9b08      	ldr	r3, [sp, #32]
 800738e:	2d09      	cmp	r5, #9
 8007390:	6143      	str	r3, [r0, #20]
 8007392:	f04f 0301 	mov.w	r3, #1
 8007396:	6103      	str	r3, [r0, #16]
 8007398:	dd19      	ble.n	80073ce <__s2b+0x64>
 800739a:	f104 0809 	add.w	r8, r4, #9
 800739e:	46c1      	mov	r9, r8
 80073a0:	442c      	add	r4, r5
 80073a2:	f819 3b01 	ldrb.w	r3, [r9], #1
 80073a6:	4601      	mov	r1, r0
 80073a8:	3b30      	subs	r3, #48	; 0x30
 80073aa:	220a      	movs	r2, #10
 80073ac:	4630      	mov	r0, r6
 80073ae:	f7ff ffa1 	bl	80072f4 <__multadd>
 80073b2:	45a1      	cmp	r9, r4
 80073b4:	d1f5      	bne.n	80073a2 <__s2b+0x38>
 80073b6:	eb08 0405 	add.w	r4, r8, r5
 80073ba:	3c08      	subs	r4, #8
 80073bc:	1b2d      	subs	r5, r5, r4
 80073be:	1963      	adds	r3, r4, r5
 80073c0:	42bb      	cmp	r3, r7
 80073c2:	db07      	blt.n	80073d4 <__s2b+0x6a>
 80073c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073c8:	0052      	lsls	r2, r2, #1
 80073ca:	3101      	adds	r1, #1
 80073cc:	e7d9      	b.n	8007382 <__s2b+0x18>
 80073ce:	340a      	adds	r4, #10
 80073d0:	2509      	movs	r5, #9
 80073d2:	e7f3      	b.n	80073bc <__s2b+0x52>
 80073d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80073d8:	4601      	mov	r1, r0
 80073da:	3b30      	subs	r3, #48	; 0x30
 80073dc:	220a      	movs	r2, #10
 80073de:	4630      	mov	r0, r6
 80073e0:	f7ff ff88 	bl	80072f4 <__multadd>
 80073e4:	e7eb      	b.n	80073be <__s2b+0x54>

080073e6 <__hi0bits>:
 80073e6:	0c02      	lsrs	r2, r0, #16
 80073e8:	0412      	lsls	r2, r2, #16
 80073ea:	4603      	mov	r3, r0
 80073ec:	b9b2      	cbnz	r2, 800741c <__hi0bits+0x36>
 80073ee:	0403      	lsls	r3, r0, #16
 80073f0:	2010      	movs	r0, #16
 80073f2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80073f6:	bf04      	itt	eq
 80073f8:	021b      	lsleq	r3, r3, #8
 80073fa:	3008      	addeq	r0, #8
 80073fc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007400:	bf04      	itt	eq
 8007402:	011b      	lsleq	r3, r3, #4
 8007404:	3004      	addeq	r0, #4
 8007406:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800740a:	bf04      	itt	eq
 800740c:	009b      	lsleq	r3, r3, #2
 800740e:	3002      	addeq	r0, #2
 8007410:	2b00      	cmp	r3, #0
 8007412:	db06      	blt.n	8007422 <__hi0bits+0x3c>
 8007414:	005b      	lsls	r3, r3, #1
 8007416:	d503      	bpl.n	8007420 <__hi0bits+0x3a>
 8007418:	3001      	adds	r0, #1
 800741a:	4770      	bx	lr
 800741c:	2000      	movs	r0, #0
 800741e:	e7e8      	b.n	80073f2 <__hi0bits+0xc>
 8007420:	2020      	movs	r0, #32
 8007422:	4770      	bx	lr

08007424 <__lo0bits>:
 8007424:	6803      	ldr	r3, [r0, #0]
 8007426:	4601      	mov	r1, r0
 8007428:	f013 0207 	ands.w	r2, r3, #7
 800742c:	d00b      	beq.n	8007446 <__lo0bits+0x22>
 800742e:	07da      	lsls	r2, r3, #31
 8007430:	d423      	bmi.n	800747a <__lo0bits+0x56>
 8007432:	0798      	lsls	r0, r3, #30
 8007434:	bf49      	itett	mi
 8007436:	085b      	lsrmi	r3, r3, #1
 8007438:	089b      	lsrpl	r3, r3, #2
 800743a:	2001      	movmi	r0, #1
 800743c:	600b      	strmi	r3, [r1, #0]
 800743e:	bf5c      	itt	pl
 8007440:	600b      	strpl	r3, [r1, #0]
 8007442:	2002      	movpl	r0, #2
 8007444:	4770      	bx	lr
 8007446:	b298      	uxth	r0, r3
 8007448:	b9a8      	cbnz	r0, 8007476 <__lo0bits+0x52>
 800744a:	2010      	movs	r0, #16
 800744c:	0c1b      	lsrs	r3, r3, #16
 800744e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007452:	bf04      	itt	eq
 8007454:	0a1b      	lsreq	r3, r3, #8
 8007456:	3008      	addeq	r0, #8
 8007458:	071a      	lsls	r2, r3, #28
 800745a:	bf04      	itt	eq
 800745c:	091b      	lsreq	r3, r3, #4
 800745e:	3004      	addeq	r0, #4
 8007460:	079a      	lsls	r2, r3, #30
 8007462:	bf04      	itt	eq
 8007464:	089b      	lsreq	r3, r3, #2
 8007466:	3002      	addeq	r0, #2
 8007468:	07da      	lsls	r2, r3, #31
 800746a:	d402      	bmi.n	8007472 <__lo0bits+0x4e>
 800746c:	085b      	lsrs	r3, r3, #1
 800746e:	d006      	beq.n	800747e <__lo0bits+0x5a>
 8007470:	3001      	adds	r0, #1
 8007472:	600b      	str	r3, [r1, #0]
 8007474:	4770      	bx	lr
 8007476:	4610      	mov	r0, r2
 8007478:	e7e9      	b.n	800744e <__lo0bits+0x2a>
 800747a:	2000      	movs	r0, #0
 800747c:	4770      	bx	lr
 800747e:	2020      	movs	r0, #32
 8007480:	4770      	bx	lr

08007482 <__i2b>:
 8007482:	b510      	push	{r4, lr}
 8007484:	460c      	mov	r4, r1
 8007486:	2101      	movs	r1, #1
 8007488:	f7ff fee9 	bl	800725e <_Balloc>
 800748c:	2201      	movs	r2, #1
 800748e:	6144      	str	r4, [r0, #20]
 8007490:	6102      	str	r2, [r0, #16]
 8007492:	bd10      	pop	{r4, pc}

08007494 <__multiply>:
 8007494:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007498:	4614      	mov	r4, r2
 800749a:	690a      	ldr	r2, [r1, #16]
 800749c:	6923      	ldr	r3, [r4, #16]
 800749e:	4688      	mov	r8, r1
 80074a0:	429a      	cmp	r2, r3
 80074a2:	bfbe      	ittt	lt
 80074a4:	460b      	movlt	r3, r1
 80074a6:	46a0      	movlt	r8, r4
 80074a8:	461c      	movlt	r4, r3
 80074aa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80074ae:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80074b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074b6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80074ba:	eb07 0609 	add.w	r6, r7, r9
 80074be:	42b3      	cmp	r3, r6
 80074c0:	bfb8      	it	lt
 80074c2:	3101      	addlt	r1, #1
 80074c4:	f7ff fecb 	bl	800725e <_Balloc>
 80074c8:	f100 0514 	add.w	r5, r0, #20
 80074cc:	462b      	mov	r3, r5
 80074ce:	2200      	movs	r2, #0
 80074d0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80074d4:	4573      	cmp	r3, lr
 80074d6:	d316      	bcc.n	8007506 <__multiply+0x72>
 80074d8:	f104 0214 	add.w	r2, r4, #20
 80074dc:	f108 0114 	add.w	r1, r8, #20
 80074e0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80074e4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80074e8:	9300      	str	r3, [sp, #0]
 80074ea:	9b00      	ldr	r3, [sp, #0]
 80074ec:	9201      	str	r2, [sp, #4]
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d80c      	bhi.n	800750c <__multiply+0x78>
 80074f2:	2e00      	cmp	r6, #0
 80074f4:	dd03      	ble.n	80074fe <__multiply+0x6a>
 80074f6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d05d      	beq.n	80075ba <__multiply+0x126>
 80074fe:	6106      	str	r6, [r0, #16]
 8007500:	b003      	add	sp, #12
 8007502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007506:	f843 2b04 	str.w	r2, [r3], #4
 800750a:	e7e3      	b.n	80074d4 <__multiply+0x40>
 800750c:	f8b2 b000 	ldrh.w	fp, [r2]
 8007510:	f1bb 0f00 	cmp.w	fp, #0
 8007514:	d023      	beq.n	800755e <__multiply+0xca>
 8007516:	4689      	mov	r9, r1
 8007518:	46ac      	mov	ip, r5
 800751a:	f04f 0800 	mov.w	r8, #0
 800751e:	f859 4b04 	ldr.w	r4, [r9], #4
 8007522:	f8dc a000 	ldr.w	sl, [ip]
 8007526:	b2a3      	uxth	r3, r4
 8007528:	fa1f fa8a 	uxth.w	sl, sl
 800752c:	fb0b a303 	mla	r3, fp, r3, sl
 8007530:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007534:	f8dc 4000 	ldr.w	r4, [ip]
 8007538:	4443      	add	r3, r8
 800753a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800753e:	fb0b 840a 	mla	r4, fp, sl, r8
 8007542:	46e2      	mov	sl, ip
 8007544:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007548:	b29b      	uxth	r3, r3
 800754a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800754e:	454f      	cmp	r7, r9
 8007550:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007554:	f84a 3b04 	str.w	r3, [sl], #4
 8007558:	d82b      	bhi.n	80075b2 <__multiply+0x11e>
 800755a:	f8cc 8004 	str.w	r8, [ip, #4]
 800755e:	9b01      	ldr	r3, [sp, #4]
 8007560:	3204      	adds	r2, #4
 8007562:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007566:	f1ba 0f00 	cmp.w	sl, #0
 800756a:	d020      	beq.n	80075ae <__multiply+0x11a>
 800756c:	4689      	mov	r9, r1
 800756e:	46a8      	mov	r8, r5
 8007570:	f04f 0b00 	mov.w	fp, #0
 8007574:	682b      	ldr	r3, [r5, #0]
 8007576:	f8b9 c000 	ldrh.w	ip, [r9]
 800757a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800757e:	b29b      	uxth	r3, r3
 8007580:	fb0a 440c 	mla	r4, sl, ip, r4
 8007584:	46c4      	mov	ip, r8
 8007586:	445c      	add	r4, fp
 8007588:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800758c:	f84c 3b04 	str.w	r3, [ip], #4
 8007590:	f859 3b04 	ldr.w	r3, [r9], #4
 8007594:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007598:	0c1b      	lsrs	r3, r3, #16
 800759a:	fb0a b303 	mla	r3, sl, r3, fp
 800759e:	454f      	cmp	r7, r9
 80075a0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80075a4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80075a8:	d805      	bhi.n	80075b6 <__multiply+0x122>
 80075aa:	f8c8 3004 	str.w	r3, [r8, #4]
 80075ae:	3504      	adds	r5, #4
 80075b0:	e79b      	b.n	80074ea <__multiply+0x56>
 80075b2:	46d4      	mov	ip, sl
 80075b4:	e7b3      	b.n	800751e <__multiply+0x8a>
 80075b6:	46e0      	mov	r8, ip
 80075b8:	e7dd      	b.n	8007576 <__multiply+0xe2>
 80075ba:	3e01      	subs	r6, #1
 80075bc:	e799      	b.n	80074f2 <__multiply+0x5e>
	...

080075c0 <__pow5mult>:
 80075c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075c4:	4615      	mov	r5, r2
 80075c6:	f012 0203 	ands.w	r2, r2, #3
 80075ca:	4606      	mov	r6, r0
 80075cc:	460f      	mov	r7, r1
 80075ce:	d007      	beq.n	80075e0 <__pow5mult+0x20>
 80075d0:	4c21      	ldr	r4, [pc, #132]	; (8007658 <__pow5mult+0x98>)
 80075d2:	3a01      	subs	r2, #1
 80075d4:	2300      	movs	r3, #0
 80075d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80075da:	f7ff fe8b 	bl	80072f4 <__multadd>
 80075de:	4607      	mov	r7, r0
 80075e0:	10ad      	asrs	r5, r5, #2
 80075e2:	d035      	beq.n	8007650 <__pow5mult+0x90>
 80075e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80075e6:	b93c      	cbnz	r4, 80075f8 <__pow5mult+0x38>
 80075e8:	2010      	movs	r0, #16
 80075ea:	f7ff fe05 	bl	80071f8 <malloc>
 80075ee:	6270      	str	r0, [r6, #36]	; 0x24
 80075f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075f4:	6004      	str	r4, [r0, #0]
 80075f6:	60c4      	str	r4, [r0, #12]
 80075f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80075fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007600:	b94c      	cbnz	r4, 8007616 <__pow5mult+0x56>
 8007602:	f240 2171 	movw	r1, #625	; 0x271
 8007606:	4630      	mov	r0, r6
 8007608:	f7ff ff3b 	bl	8007482 <__i2b>
 800760c:	2300      	movs	r3, #0
 800760e:	4604      	mov	r4, r0
 8007610:	f8c8 0008 	str.w	r0, [r8, #8]
 8007614:	6003      	str	r3, [r0, #0]
 8007616:	f04f 0800 	mov.w	r8, #0
 800761a:	07eb      	lsls	r3, r5, #31
 800761c:	d50a      	bpl.n	8007634 <__pow5mult+0x74>
 800761e:	4639      	mov	r1, r7
 8007620:	4622      	mov	r2, r4
 8007622:	4630      	mov	r0, r6
 8007624:	f7ff ff36 	bl	8007494 <__multiply>
 8007628:	4681      	mov	r9, r0
 800762a:	4639      	mov	r1, r7
 800762c:	4630      	mov	r0, r6
 800762e:	f7ff fe4a 	bl	80072c6 <_Bfree>
 8007632:	464f      	mov	r7, r9
 8007634:	106d      	asrs	r5, r5, #1
 8007636:	d00b      	beq.n	8007650 <__pow5mult+0x90>
 8007638:	6820      	ldr	r0, [r4, #0]
 800763a:	b938      	cbnz	r0, 800764c <__pow5mult+0x8c>
 800763c:	4622      	mov	r2, r4
 800763e:	4621      	mov	r1, r4
 8007640:	4630      	mov	r0, r6
 8007642:	f7ff ff27 	bl	8007494 <__multiply>
 8007646:	6020      	str	r0, [r4, #0]
 8007648:	f8c0 8000 	str.w	r8, [r0]
 800764c:	4604      	mov	r4, r0
 800764e:	e7e4      	b.n	800761a <__pow5mult+0x5a>
 8007650:	4638      	mov	r0, r7
 8007652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007656:	bf00      	nop
 8007658:	08008130 	.word	0x08008130

0800765c <__lshift>:
 800765c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007660:	460c      	mov	r4, r1
 8007662:	4607      	mov	r7, r0
 8007664:	4616      	mov	r6, r2
 8007666:	6923      	ldr	r3, [r4, #16]
 8007668:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800766c:	eb0a 0903 	add.w	r9, sl, r3
 8007670:	6849      	ldr	r1, [r1, #4]
 8007672:	68a3      	ldr	r3, [r4, #8]
 8007674:	f109 0501 	add.w	r5, r9, #1
 8007678:	42ab      	cmp	r3, r5
 800767a:	db32      	blt.n	80076e2 <__lshift+0x86>
 800767c:	4638      	mov	r0, r7
 800767e:	f7ff fdee 	bl	800725e <_Balloc>
 8007682:	2300      	movs	r3, #0
 8007684:	4680      	mov	r8, r0
 8007686:	461a      	mov	r2, r3
 8007688:	f100 0114 	add.w	r1, r0, #20
 800768c:	4553      	cmp	r3, sl
 800768e:	db2b      	blt.n	80076e8 <__lshift+0x8c>
 8007690:	6920      	ldr	r0, [r4, #16]
 8007692:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007696:	f104 0314 	add.w	r3, r4, #20
 800769a:	f016 021f 	ands.w	r2, r6, #31
 800769e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80076a2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80076a6:	d025      	beq.n	80076f4 <__lshift+0x98>
 80076a8:	2000      	movs	r0, #0
 80076aa:	f1c2 0e20 	rsb	lr, r2, #32
 80076ae:	468a      	mov	sl, r1
 80076b0:	681e      	ldr	r6, [r3, #0]
 80076b2:	4096      	lsls	r6, r2
 80076b4:	4330      	orrs	r0, r6
 80076b6:	f84a 0b04 	str.w	r0, [sl], #4
 80076ba:	f853 0b04 	ldr.w	r0, [r3], #4
 80076be:	459c      	cmp	ip, r3
 80076c0:	fa20 f00e 	lsr.w	r0, r0, lr
 80076c4:	d814      	bhi.n	80076f0 <__lshift+0x94>
 80076c6:	6048      	str	r0, [r1, #4]
 80076c8:	b108      	cbz	r0, 80076ce <__lshift+0x72>
 80076ca:	f109 0502 	add.w	r5, r9, #2
 80076ce:	3d01      	subs	r5, #1
 80076d0:	4638      	mov	r0, r7
 80076d2:	f8c8 5010 	str.w	r5, [r8, #16]
 80076d6:	4621      	mov	r1, r4
 80076d8:	f7ff fdf5 	bl	80072c6 <_Bfree>
 80076dc:	4640      	mov	r0, r8
 80076de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e2:	3101      	adds	r1, #1
 80076e4:	005b      	lsls	r3, r3, #1
 80076e6:	e7c7      	b.n	8007678 <__lshift+0x1c>
 80076e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80076ec:	3301      	adds	r3, #1
 80076ee:	e7cd      	b.n	800768c <__lshift+0x30>
 80076f0:	4651      	mov	r1, sl
 80076f2:	e7dc      	b.n	80076ae <__lshift+0x52>
 80076f4:	3904      	subs	r1, #4
 80076f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80076fa:	459c      	cmp	ip, r3
 80076fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8007700:	d8f9      	bhi.n	80076f6 <__lshift+0x9a>
 8007702:	e7e4      	b.n	80076ce <__lshift+0x72>

08007704 <__mcmp>:
 8007704:	6903      	ldr	r3, [r0, #16]
 8007706:	690a      	ldr	r2, [r1, #16]
 8007708:	b530      	push	{r4, r5, lr}
 800770a:	1a9b      	subs	r3, r3, r2
 800770c:	d10c      	bne.n	8007728 <__mcmp+0x24>
 800770e:	0092      	lsls	r2, r2, #2
 8007710:	3014      	adds	r0, #20
 8007712:	3114      	adds	r1, #20
 8007714:	1884      	adds	r4, r0, r2
 8007716:	4411      	add	r1, r2
 8007718:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800771c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007720:	4295      	cmp	r5, r2
 8007722:	d003      	beq.n	800772c <__mcmp+0x28>
 8007724:	d305      	bcc.n	8007732 <__mcmp+0x2e>
 8007726:	2301      	movs	r3, #1
 8007728:	4618      	mov	r0, r3
 800772a:	bd30      	pop	{r4, r5, pc}
 800772c:	42a0      	cmp	r0, r4
 800772e:	d3f3      	bcc.n	8007718 <__mcmp+0x14>
 8007730:	e7fa      	b.n	8007728 <__mcmp+0x24>
 8007732:	f04f 33ff 	mov.w	r3, #4294967295
 8007736:	e7f7      	b.n	8007728 <__mcmp+0x24>

08007738 <__mdiff>:
 8007738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800773c:	460d      	mov	r5, r1
 800773e:	4607      	mov	r7, r0
 8007740:	4611      	mov	r1, r2
 8007742:	4628      	mov	r0, r5
 8007744:	4614      	mov	r4, r2
 8007746:	f7ff ffdd 	bl	8007704 <__mcmp>
 800774a:	1e06      	subs	r6, r0, #0
 800774c:	d108      	bne.n	8007760 <__mdiff+0x28>
 800774e:	4631      	mov	r1, r6
 8007750:	4638      	mov	r0, r7
 8007752:	f7ff fd84 	bl	800725e <_Balloc>
 8007756:	2301      	movs	r3, #1
 8007758:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800775c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007760:	bfa4      	itt	ge
 8007762:	4623      	movge	r3, r4
 8007764:	462c      	movge	r4, r5
 8007766:	4638      	mov	r0, r7
 8007768:	6861      	ldr	r1, [r4, #4]
 800776a:	bfa6      	itte	ge
 800776c:	461d      	movge	r5, r3
 800776e:	2600      	movge	r6, #0
 8007770:	2601      	movlt	r6, #1
 8007772:	f7ff fd74 	bl	800725e <_Balloc>
 8007776:	f04f 0e00 	mov.w	lr, #0
 800777a:	60c6      	str	r6, [r0, #12]
 800777c:	692b      	ldr	r3, [r5, #16]
 800777e:	6926      	ldr	r6, [r4, #16]
 8007780:	f104 0214 	add.w	r2, r4, #20
 8007784:	f105 0914 	add.w	r9, r5, #20
 8007788:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800778c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007790:	f100 0114 	add.w	r1, r0, #20
 8007794:	f852 ab04 	ldr.w	sl, [r2], #4
 8007798:	f859 5b04 	ldr.w	r5, [r9], #4
 800779c:	fa1f f38a 	uxth.w	r3, sl
 80077a0:	4473      	add	r3, lr
 80077a2:	b2ac      	uxth	r4, r5
 80077a4:	1b1b      	subs	r3, r3, r4
 80077a6:	0c2c      	lsrs	r4, r5, #16
 80077a8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80077ac:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80077b6:	45c8      	cmp	r8, r9
 80077b8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80077bc:	4694      	mov	ip, r2
 80077be:	f841 4b04 	str.w	r4, [r1], #4
 80077c2:	d8e7      	bhi.n	8007794 <__mdiff+0x5c>
 80077c4:	45bc      	cmp	ip, r7
 80077c6:	d304      	bcc.n	80077d2 <__mdiff+0x9a>
 80077c8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80077cc:	b183      	cbz	r3, 80077f0 <__mdiff+0xb8>
 80077ce:	6106      	str	r6, [r0, #16]
 80077d0:	e7c4      	b.n	800775c <__mdiff+0x24>
 80077d2:	f85c 4b04 	ldr.w	r4, [ip], #4
 80077d6:	b2a2      	uxth	r2, r4
 80077d8:	4472      	add	r2, lr
 80077da:	1413      	asrs	r3, r2, #16
 80077dc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80077e0:	b292      	uxth	r2, r2
 80077e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80077e6:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80077ea:	f841 2b04 	str.w	r2, [r1], #4
 80077ee:	e7e9      	b.n	80077c4 <__mdiff+0x8c>
 80077f0:	3e01      	subs	r6, #1
 80077f2:	e7e9      	b.n	80077c8 <__mdiff+0x90>

080077f4 <__ulp>:
 80077f4:	4b10      	ldr	r3, [pc, #64]	; (8007838 <__ulp+0x44>)
 80077f6:	400b      	ands	r3, r1
 80077f8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	dd02      	ble.n	8007806 <__ulp+0x12>
 8007800:	2000      	movs	r0, #0
 8007802:	4619      	mov	r1, r3
 8007804:	4770      	bx	lr
 8007806:	425b      	negs	r3, r3
 8007808:	151b      	asrs	r3, r3, #20
 800780a:	2b13      	cmp	r3, #19
 800780c:	f04f 0000 	mov.w	r0, #0
 8007810:	f04f 0100 	mov.w	r1, #0
 8007814:	dc04      	bgt.n	8007820 <__ulp+0x2c>
 8007816:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800781a:	fa42 f103 	asr.w	r1, r2, r3
 800781e:	4770      	bx	lr
 8007820:	2201      	movs	r2, #1
 8007822:	3b14      	subs	r3, #20
 8007824:	2b1e      	cmp	r3, #30
 8007826:	bfce      	itee	gt
 8007828:	4613      	movgt	r3, r2
 800782a:	f1c3 031f 	rsble	r3, r3, #31
 800782e:	fa02 f303 	lslle.w	r3, r2, r3
 8007832:	4618      	mov	r0, r3
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop
 8007838:	7ff00000 	.word	0x7ff00000

0800783c <__b2d>:
 800783c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007840:	6907      	ldr	r7, [r0, #16]
 8007842:	f100 0914 	add.w	r9, r0, #20
 8007846:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800784a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800784e:	f1a7 0804 	sub.w	r8, r7, #4
 8007852:	4630      	mov	r0, r6
 8007854:	f7ff fdc7 	bl	80073e6 <__hi0bits>
 8007858:	f1c0 0320 	rsb	r3, r0, #32
 800785c:	280a      	cmp	r0, #10
 800785e:	600b      	str	r3, [r1, #0]
 8007860:	491e      	ldr	r1, [pc, #120]	; (80078dc <__b2d+0xa0>)
 8007862:	dc17      	bgt.n	8007894 <__b2d+0x58>
 8007864:	45c1      	cmp	r9, r8
 8007866:	bf28      	it	cs
 8007868:	2200      	movcs	r2, #0
 800786a:	f1c0 0c0b 	rsb	ip, r0, #11
 800786e:	fa26 f30c 	lsr.w	r3, r6, ip
 8007872:	bf38      	it	cc
 8007874:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007878:	ea43 0501 	orr.w	r5, r3, r1
 800787c:	f100 0315 	add.w	r3, r0, #21
 8007880:	fa06 f303 	lsl.w	r3, r6, r3
 8007884:	fa22 f20c 	lsr.w	r2, r2, ip
 8007888:	ea43 0402 	orr.w	r4, r3, r2
 800788c:	4620      	mov	r0, r4
 800788e:	4629      	mov	r1, r5
 8007890:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007894:	45c1      	cmp	r9, r8
 8007896:	bf3a      	itte	cc
 8007898:	f1a7 0808 	subcc.w	r8, r7, #8
 800789c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80078a0:	2200      	movcs	r2, #0
 80078a2:	f1b0 030b 	subs.w	r3, r0, #11
 80078a6:	d015      	beq.n	80078d4 <__b2d+0x98>
 80078a8:	409e      	lsls	r6, r3
 80078aa:	f1c3 0720 	rsb	r7, r3, #32
 80078ae:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 80078b2:	fa22 f107 	lsr.w	r1, r2, r7
 80078b6:	45c8      	cmp	r8, r9
 80078b8:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 80078bc:	ea46 0501 	orr.w	r5, r6, r1
 80078c0:	bf94      	ite	ls
 80078c2:	2100      	movls	r1, #0
 80078c4:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80078c8:	fa02 f003 	lsl.w	r0, r2, r3
 80078cc:	40f9      	lsrs	r1, r7
 80078ce:	ea40 0401 	orr.w	r4, r0, r1
 80078d2:	e7db      	b.n	800788c <__b2d+0x50>
 80078d4:	ea46 0501 	orr.w	r5, r6, r1
 80078d8:	4614      	mov	r4, r2
 80078da:	e7d7      	b.n	800788c <__b2d+0x50>
 80078dc:	3ff00000 	.word	0x3ff00000

080078e0 <__d2b>:
 80078e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80078e4:	461c      	mov	r4, r3
 80078e6:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80078ea:	2101      	movs	r1, #1
 80078ec:	4690      	mov	r8, r2
 80078ee:	f7ff fcb6 	bl	800725e <_Balloc>
 80078f2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80078f6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80078fa:	4607      	mov	r7, r0
 80078fc:	bb34      	cbnz	r4, 800794c <__d2b+0x6c>
 80078fe:	9201      	str	r2, [sp, #4]
 8007900:	f1b8 0200 	subs.w	r2, r8, #0
 8007904:	d027      	beq.n	8007956 <__d2b+0x76>
 8007906:	a802      	add	r0, sp, #8
 8007908:	f840 2d08 	str.w	r2, [r0, #-8]!
 800790c:	f7ff fd8a 	bl	8007424 <__lo0bits>
 8007910:	9900      	ldr	r1, [sp, #0]
 8007912:	b1f0      	cbz	r0, 8007952 <__d2b+0x72>
 8007914:	9a01      	ldr	r2, [sp, #4]
 8007916:	f1c0 0320 	rsb	r3, r0, #32
 800791a:	fa02 f303 	lsl.w	r3, r2, r3
 800791e:	430b      	orrs	r3, r1
 8007920:	40c2      	lsrs	r2, r0
 8007922:	617b      	str	r3, [r7, #20]
 8007924:	9201      	str	r2, [sp, #4]
 8007926:	9b01      	ldr	r3, [sp, #4]
 8007928:	2b00      	cmp	r3, #0
 800792a:	bf14      	ite	ne
 800792c:	2102      	movne	r1, #2
 800792e:	2101      	moveq	r1, #1
 8007930:	61bb      	str	r3, [r7, #24]
 8007932:	6139      	str	r1, [r7, #16]
 8007934:	b1c4      	cbz	r4, 8007968 <__d2b+0x88>
 8007936:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800793a:	4404      	add	r4, r0
 800793c:	6034      	str	r4, [r6, #0]
 800793e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007942:	6028      	str	r0, [r5, #0]
 8007944:	4638      	mov	r0, r7
 8007946:	b002      	add	sp, #8
 8007948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800794c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007950:	e7d5      	b.n	80078fe <__d2b+0x1e>
 8007952:	6179      	str	r1, [r7, #20]
 8007954:	e7e7      	b.n	8007926 <__d2b+0x46>
 8007956:	a801      	add	r0, sp, #4
 8007958:	f7ff fd64 	bl	8007424 <__lo0bits>
 800795c:	2101      	movs	r1, #1
 800795e:	9b01      	ldr	r3, [sp, #4]
 8007960:	6139      	str	r1, [r7, #16]
 8007962:	617b      	str	r3, [r7, #20]
 8007964:	3020      	adds	r0, #32
 8007966:	e7e5      	b.n	8007934 <__d2b+0x54>
 8007968:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800796c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007970:	6030      	str	r0, [r6, #0]
 8007972:	6918      	ldr	r0, [r3, #16]
 8007974:	f7ff fd37 	bl	80073e6 <__hi0bits>
 8007978:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800797c:	e7e1      	b.n	8007942 <__d2b+0x62>

0800797e <__ratio>:
 800797e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007982:	4688      	mov	r8, r1
 8007984:	4669      	mov	r1, sp
 8007986:	4681      	mov	r9, r0
 8007988:	f7ff ff58 	bl	800783c <__b2d>
 800798c:	468b      	mov	fp, r1
 800798e:	4606      	mov	r6, r0
 8007990:	460f      	mov	r7, r1
 8007992:	4640      	mov	r0, r8
 8007994:	a901      	add	r1, sp, #4
 8007996:	f7ff ff51 	bl	800783c <__b2d>
 800799a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800799e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80079a2:	460d      	mov	r5, r1
 80079a4:	eba3 0c02 	sub.w	ip, r3, r2
 80079a8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80079ac:	1a9b      	subs	r3, r3, r2
 80079ae:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	bfd5      	itete	le
 80079b6:	460a      	movle	r2, r1
 80079b8:	463a      	movgt	r2, r7
 80079ba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80079be:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80079c2:	bfd8      	it	le
 80079c4:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 80079c8:	462b      	mov	r3, r5
 80079ca:	4602      	mov	r2, r0
 80079cc:	4659      	mov	r1, fp
 80079ce:	4630      	mov	r0, r6
 80079d0:	f7f8 feac 	bl	800072c <__aeabi_ddiv>
 80079d4:	b003      	add	sp, #12
 80079d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080079da <__copybits>:
 80079da:	3901      	subs	r1, #1
 80079dc:	b510      	push	{r4, lr}
 80079de:	1149      	asrs	r1, r1, #5
 80079e0:	6914      	ldr	r4, [r2, #16]
 80079e2:	3101      	adds	r1, #1
 80079e4:	f102 0314 	add.w	r3, r2, #20
 80079e8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80079ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80079f0:	42a3      	cmp	r3, r4
 80079f2:	4602      	mov	r2, r0
 80079f4:	d303      	bcc.n	80079fe <__copybits+0x24>
 80079f6:	2300      	movs	r3, #0
 80079f8:	428a      	cmp	r2, r1
 80079fa:	d305      	bcc.n	8007a08 <__copybits+0x2e>
 80079fc:	bd10      	pop	{r4, pc}
 80079fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a02:	f840 2b04 	str.w	r2, [r0], #4
 8007a06:	e7f3      	b.n	80079f0 <__copybits+0x16>
 8007a08:	f842 3b04 	str.w	r3, [r2], #4
 8007a0c:	e7f4      	b.n	80079f8 <__copybits+0x1e>

08007a0e <__any_on>:
 8007a0e:	f100 0214 	add.w	r2, r0, #20
 8007a12:	6900      	ldr	r0, [r0, #16]
 8007a14:	114b      	asrs	r3, r1, #5
 8007a16:	4298      	cmp	r0, r3
 8007a18:	b510      	push	{r4, lr}
 8007a1a:	db11      	blt.n	8007a40 <__any_on+0x32>
 8007a1c:	dd0a      	ble.n	8007a34 <__any_on+0x26>
 8007a1e:	f011 011f 	ands.w	r1, r1, #31
 8007a22:	d007      	beq.n	8007a34 <__any_on+0x26>
 8007a24:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007a28:	fa24 f001 	lsr.w	r0, r4, r1
 8007a2c:	fa00 f101 	lsl.w	r1, r0, r1
 8007a30:	428c      	cmp	r4, r1
 8007a32:	d10b      	bne.n	8007a4c <__any_on+0x3e>
 8007a34:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d803      	bhi.n	8007a44 <__any_on+0x36>
 8007a3c:	2000      	movs	r0, #0
 8007a3e:	bd10      	pop	{r4, pc}
 8007a40:	4603      	mov	r3, r0
 8007a42:	e7f7      	b.n	8007a34 <__any_on+0x26>
 8007a44:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a48:	2900      	cmp	r1, #0
 8007a4a:	d0f5      	beq.n	8007a38 <__any_on+0x2a>
 8007a4c:	2001      	movs	r0, #1
 8007a4e:	e7f6      	b.n	8007a3e <__any_on+0x30>

08007a50 <_calloc_r>:
 8007a50:	b538      	push	{r3, r4, r5, lr}
 8007a52:	fb02 f401 	mul.w	r4, r2, r1
 8007a56:	4621      	mov	r1, r4
 8007a58:	f000 f854 	bl	8007b04 <_malloc_r>
 8007a5c:	4605      	mov	r5, r0
 8007a5e:	b118      	cbz	r0, 8007a68 <_calloc_r+0x18>
 8007a60:	4622      	mov	r2, r4
 8007a62:	2100      	movs	r1, #0
 8007a64:	f7fc fd2c 	bl	80044c0 <memset>
 8007a68:	4628      	mov	r0, r5
 8007a6a:	bd38      	pop	{r3, r4, r5, pc}

08007a6c <_free_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	4605      	mov	r5, r0
 8007a70:	2900      	cmp	r1, #0
 8007a72:	d043      	beq.n	8007afc <_free_r+0x90>
 8007a74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a78:	1f0c      	subs	r4, r1, #4
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	bfb8      	it	lt
 8007a7e:	18e4      	addlt	r4, r4, r3
 8007a80:	f000 fa34 	bl	8007eec <__malloc_lock>
 8007a84:	4a1e      	ldr	r2, [pc, #120]	; (8007b00 <_free_r+0x94>)
 8007a86:	6813      	ldr	r3, [r2, #0]
 8007a88:	4610      	mov	r0, r2
 8007a8a:	b933      	cbnz	r3, 8007a9a <_free_r+0x2e>
 8007a8c:	6063      	str	r3, [r4, #4]
 8007a8e:	6014      	str	r4, [r2, #0]
 8007a90:	4628      	mov	r0, r5
 8007a92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a96:	f000 ba2a 	b.w	8007eee <__malloc_unlock>
 8007a9a:	42a3      	cmp	r3, r4
 8007a9c:	d90b      	bls.n	8007ab6 <_free_r+0x4a>
 8007a9e:	6821      	ldr	r1, [r4, #0]
 8007aa0:	1862      	adds	r2, r4, r1
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	bf01      	itttt	eq
 8007aa6:	681a      	ldreq	r2, [r3, #0]
 8007aa8:	685b      	ldreq	r3, [r3, #4]
 8007aaa:	1852      	addeq	r2, r2, r1
 8007aac:	6022      	streq	r2, [r4, #0]
 8007aae:	6063      	str	r3, [r4, #4]
 8007ab0:	6004      	str	r4, [r0, #0]
 8007ab2:	e7ed      	b.n	8007a90 <_free_r+0x24>
 8007ab4:	4613      	mov	r3, r2
 8007ab6:	685a      	ldr	r2, [r3, #4]
 8007ab8:	b10a      	cbz	r2, 8007abe <_free_r+0x52>
 8007aba:	42a2      	cmp	r2, r4
 8007abc:	d9fa      	bls.n	8007ab4 <_free_r+0x48>
 8007abe:	6819      	ldr	r1, [r3, #0]
 8007ac0:	1858      	adds	r0, r3, r1
 8007ac2:	42a0      	cmp	r0, r4
 8007ac4:	d10b      	bne.n	8007ade <_free_r+0x72>
 8007ac6:	6820      	ldr	r0, [r4, #0]
 8007ac8:	4401      	add	r1, r0
 8007aca:	1858      	adds	r0, r3, r1
 8007acc:	4282      	cmp	r2, r0
 8007ace:	6019      	str	r1, [r3, #0]
 8007ad0:	d1de      	bne.n	8007a90 <_free_r+0x24>
 8007ad2:	6810      	ldr	r0, [r2, #0]
 8007ad4:	6852      	ldr	r2, [r2, #4]
 8007ad6:	4401      	add	r1, r0
 8007ad8:	6019      	str	r1, [r3, #0]
 8007ada:	605a      	str	r2, [r3, #4]
 8007adc:	e7d8      	b.n	8007a90 <_free_r+0x24>
 8007ade:	d902      	bls.n	8007ae6 <_free_r+0x7a>
 8007ae0:	230c      	movs	r3, #12
 8007ae2:	602b      	str	r3, [r5, #0]
 8007ae4:	e7d4      	b.n	8007a90 <_free_r+0x24>
 8007ae6:	6820      	ldr	r0, [r4, #0]
 8007ae8:	1821      	adds	r1, r4, r0
 8007aea:	428a      	cmp	r2, r1
 8007aec:	bf01      	itttt	eq
 8007aee:	6811      	ldreq	r1, [r2, #0]
 8007af0:	6852      	ldreq	r2, [r2, #4]
 8007af2:	1809      	addeq	r1, r1, r0
 8007af4:	6021      	streq	r1, [r4, #0]
 8007af6:	6062      	str	r2, [r4, #4]
 8007af8:	605c      	str	r4, [r3, #4]
 8007afa:	e7c9      	b.n	8007a90 <_free_r+0x24>
 8007afc:	bd38      	pop	{r3, r4, r5, pc}
 8007afe:	bf00      	nop
 8007b00:	2000020c 	.word	0x2000020c

08007b04 <_malloc_r>:
 8007b04:	b570      	push	{r4, r5, r6, lr}
 8007b06:	1ccd      	adds	r5, r1, #3
 8007b08:	f025 0503 	bic.w	r5, r5, #3
 8007b0c:	3508      	adds	r5, #8
 8007b0e:	2d0c      	cmp	r5, #12
 8007b10:	bf38      	it	cc
 8007b12:	250c      	movcc	r5, #12
 8007b14:	2d00      	cmp	r5, #0
 8007b16:	4606      	mov	r6, r0
 8007b18:	db01      	blt.n	8007b1e <_malloc_r+0x1a>
 8007b1a:	42a9      	cmp	r1, r5
 8007b1c:	d903      	bls.n	8007b26 <_malloc_r+0x22>
 8007b1e:	230c      	movs	r3, #12
 8007b20:	6033      	str	r3, [r6, #0]
 8007b22:	2000      	movs	r0, #0
 8007b24:	bd70      	pop	{r4, r5, r6, pc}
 8007b26:	f000 f9e1 	bl	8007eec <__malloc_lock>
 8007b2a:	4a21      	ldr	r2, [pc, #132]	; (8007bb0 <_malloc_r+0xac>)
 8007b2c:	6814      	ldr	r4, [r2, #0]
 8007b2e:	4621      	mov	r1, r4
 8007b30:	b991      	cbnz	r1, 8007b58 <_malloc_r+0x54>
 8007b32:	4c20      	ldr	r4, [pc, #128]	; (8007bb4 <_malloc_r+0xb0>)
 8007b34:	6823      	ldr	r3, [r4, #0]
 8007b36:	b91b      	cbnz	r3, 8007b40 <_malloc_r+0x3c>
 8007b38:	4630      	mov	r0, r6
 8007b3a:	f000 f98f 	bl	8007e5c <_sbrk_r>
 8007b3e:	6020      	str	r0, [r4, #0]
 8007b40:	4629      	mov	r1, r5
 8007b42:	4630      	mov	r0, r6
 8007b44:	f000 f98a 	bl	8007e5c <_sbrk_r>
 8007b48:	1c43      	adds	r3, r0, #1
 8007b4a:	d124      	bne.n	8007b96 <_malloc_r+0x92>
 8007b4c:	230c      	movs	r3, #12
 8007b4e:	4630      	mov	r0, r6
 8007b50:	6033      	str	r3, [r6, #0]
 8007b52:	f000 f9cc 	bl	8007eee <__malloc_unlock>
 8007b56:	e7e4      	b.n	8007b22 <_malloc_r+0x1e>
 8007b58:	680b      	ldr	r3, [r1, #0]
 8007b5a:	1b5b      	subs	r3, r3, r5
 8007b5c:	d418      	bmi.n	8007b90 <_malloc_r+0x8c>
 8007b5e:	2b0b      	cmp	r3, #11
 8007b60:	d90f      	bls.n	8007b82 <_malloc_r+0x7e>
 8007b62:	600b      	str	r3, [r1, #0]
 8007b64:	18cc      	adds	r4, r1, r3
 8007b66:	50cd      	str	r5, [r1, r3]
 8007b68:	4630      	mov	r0, r6
 8007b6a:	f000 f9c0 	bl	8007eee <__malloc_unlock>
 8007b6e:	f104 000b 	add.w	r0, r4, #11
 8007b72:	1d23      	adds	r3, r4, #4
 8007b74:	f020 0007 	bic.w	r0, r0, #7
 8007b78:	1ac3      	subs	r3, r0, r3
 8007b7a:	d0d3      	beq.n	8007b24 <_malloc_r+0x20>
 8007b7c:	425a      	negs	r2, r3
 8007b7e:	50e2      	str	r2, [r4, r3]
 8007b80:	e7d0      	b.n	8007b24 <_malloc_r+0x20>
 8007b82:	684b      	ldr	r3, [r1, #4]
 8007b84:	428c      	cmp	r4, r1
 8007b86:	bf16      	itet	ne
 8007b88:	6063      	strne	r3, [r4, #4]
 8007b8a:	6013      	streq	r3, [r2, #0]
 8007b8c:	460c      	movne	r4, r1
 8007b8e:	e7eb      	b.n	8007b68 <_malloc_r+0x64>
 8007b90:	460c      	mov	r4, r1
 8007b92:	6849      	ldr	r1, [r1, #4]
 8007b94:	e7cc      	b.n	8007b30 <_malloc_r+0x2c>
 8007b96:	1cc4      	adds	r4, r0, #3
 8007b98:	f024 0403 	bic.w	r4, r4, #3
 8007b9c:	42a0      	cmp	r0, r4
 8007b9e:	d005      	beq.n	8007bac <_malloc_r+0xa8>
 8007ba0:	1a21      	subs	r1, r4, r0
 8007ba2:	4630      	mov	r0, r6
 8007ba4:	f000 f95a 	bl	8007e5c <_sbrk_r>
 8007ba8:	3001      	adds	r0, #1
 8007baa:	d0cf      	beq.n	8007b4c <_malloc_r+0x48>
 8007bac:	6025      	str	r5, [r4, #0]
 8007bae:	e7db      	b.n	8007b68 <_malloc_r+0x64>
 8007bb0:	2000020c 	.word	0x2000020c
 8007bb4:	20000210 	.word	0x20000210

08007bb8 <__ssputs_r>:
 8007bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bbc:	688e      	ldr	r6, [r1, #8]
 8007bbe:	4682      	mov	sl, r0
 8007bc0:	429e      	cmp	r6, r3
 8007bc2:	460c      	mov	r4, r1
 8007bc4:	4690      	mov	r8, r2
 8007bc6:	4699      	mov	r9, r3
 8007bc8:	d837      	bhi.n	8007c3a <__ssputs_r+0x82>
 8007bca:	898a      	ldrh	r2, [r1, #12]
 8007bcc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007bd0:	d031      	beq.n	8007c36 <__ssputs_r+0x7e>
 8007bd2:	2302      	movs	r3, #2
 8007bd4:	6825      	ldr	r5, [r4, #0]
 8007bd6:	6909      	ldr	r1, [r1, #16]
 8007bd8:	1a6f      	subs	r7, r5, r1
 8007bda:	6965      	ldr	r5, [r4, #20]
 8007bdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007be0:	fb95 f5f3 	sdiv	r5, r5, r3
 8007be4:	f109 0301 	add.w	r3, r9, #1
 8007be8:	443b      	add	r3, r7
 8007bea:	429d      	cmp	r5, r3
 8007bec:	bf38      	it	cc
 8007bee:	461d      	movcc	r5, r3
 8007bf0:	0553      	lsls	r3, r2, #21
 8007bf2:	d530      	bpl.n	8007c56 <__ssputs_r+0x9e>
 8007bf4:	4629      	mov	r1, r5
 8007bf6:	f7ff ff85 	bl	8007b04 <_malloc_r>
 8007bfa:	4606      	mov	r6, r0
 8007bfc:	b950      	cbnz	r0, 8007c14 <__ssputs_r+0x5c>
 8007bfe:	230c      	movs	r3, #12
 8007c00:	f04f 30ff 	mov.w	r0, #4294967295
 8007c04:	f8ca 3000 	str.w	r3, [sl]
 8007c08:	89a3      	ldrh	r3, [r4, #12]
 8007c0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c0e:	81a3      	strh	r3, [r4, #12]
 8007c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c14:	463a      	mov	r2, r7
 8007c16:	6921      	ldr	r1, [r4, #16]
 8007c18:	f7ff fb16 	bl	8007248 <memcpy>
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007c22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c26:	81a3      	strh	r3, [r4, #12]
 8007c28:	6126      	str	r6, [r4, #16]
 8007c2a:	443e      	add	r6, r7
 8007c2c:	6026      	str	r6, [r4, #0]
 8007c2e:	464e      	mov	r6, r9
 8007c30:	6165      	str	r5, [r4, #20]
 8007c32:	1bed      	subs	r5, r5, r7
 8007c34:	60a5      	str	r5, [r4, #8]
 8007c36:	454e      	cmp	r6, r9
 8007c38:	d900      	bls.n	8007c3c <__ssputs_r+0x84>
 8007c3a:	464e      	mov	r6, r9
 8007c3c:	4632      	mov	r2, r6
 8007c3e:	4641      	mov	r1, r8
 8007c40:	6820      	ldr	r0, [r4, #0]
 8007c42:	f000 f93a 	bl	8007eba <memmove>
 8007c46:	68a3      	ldr	r3, [r4, #8]
 8007c48:	2000      	movs	r0, #0
 8007c4a:	1b9b      	subs	r3, r3, r6
 8007c4c:	60a3      	str	r3, [r4, #8]
 8007c4e:	6823      	ldr	r3, [r4, #0]
 8007c50:	441e      	add	r6, r3
 8007c52:	6026      	str	r6, [r4, #0]
 8007c54:	e7dc      	b.n	8007c10 <__ssputs_r+0x58>
 8007c56:	462a      	mov	r2, r5
 8007c58:	f000 f94a 	bl	8007ef0 <_realloc_r>
 8007c5c:	4606      	mov	r6, r0
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	d1e2      	bne.n	8007c28 <__ssputs_r+0x70>
 8007c62:	6921      	ldr	r1, [r4, #16]
 8007c64:	4650      	mov	r0, sl
 8007c66:	f7ff ff01 	bl	8007a6c <_free_r>
 8007c6a:	e7c8      	b.n	8007bfe <__ssputs_r+0x46>

08007c6c <_svfiprintf_r>:
 8007c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c70:	461d      	mov	r5, r3
 8007c72:	898b      	ldrh	r3, [r1, #12]
 8007c74:	b09d      	sub	sp, #116	; 0x74
 8007c76:	061f      	lsls	r7, r3, #24
 8007c78:	4680      	mov	r8, r0
 8007c7a:	460c      	mov	r4, r1
 8007c7c:	4616      	mov	r6, r2
 8007c7e:	d50f      	bpl.n	8007ca0 <_svfiprintf_r+0x34>
 8007c80:	690b      	ldr	r3, [r1, #16]
 8007c82:	b96b      	cbnz	r3, 8007ca0 <_svfiprintf_r+0x34>
 8007c84:	2140      	movs	r1, #64	; 0x40
 8007c86:	f7ff ff3d 	bl	8007b04 <_malloc_r>
 8007c8a:	6020      	str	r0, [r4, #0]
 8007c8c:	6120      	str	r0, [r4, #16]
 8007c8e:	b928      	cbnz	r0, 8007c9c <_svfiprintf_r+0x30>
 8007c90:	230c      	movs	r3, #12
 8007c92:	f8c8 3000 	str.w	r3, [r8]
 8007c96:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9a:	e0c8      	b.n	8007e2e <_svfiprintf_r+0x1c2>
 8007c9c:	2340      	movs	r3, #64	; 0x40
 8007c9e:	6163      	str	r3, [r4, #20]
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	9309      	str	r3, [sp, #36]	; 0x24
 8007ca4:	2320      	movs	r3, #32
 8007ca6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007caa:	2330      	movs	r3, #48	; 0x30
 8007cac:	f04f 0b01 	mov.w	fp, #1
 8007cb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007cb4:	9503      	str	r5, [sp, #12]
 8007cb6:	4637      	mov	r7, r6
 8007cb8:	463d      	mov	r5, r7
 8007cba:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007cbe:	b10b      	cbz	r3, 8007cc4 <_svfiprintf_r+0x58>
 8007cc0:	2b25      	cmp	r3, #37	; 0x25
 8007cc2:	d13e      	bne.n	8007d42 <_svfiprintf_r+0xd6>
 8007cc4:	ebb7 0a06 	subs.w	sl, r7, r6
 8007cc8:	d00b      	beq.n	8007ce2 <_svfiprintf_r+0x76>
 8007cca:	4653      	mov	r3, sl
 8007ccc:	4632      	mov	r2, r6
 8007cce:	4621      	mov	r1, r4
 8007cd0:	4640      	mov	r0, r8
 8007cd2:	f7ff ff71 	bl	8007bb8 <__ssputs_r>
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	f000 80a4 	beq.w	8007e24 <_svfiprintf_r+0x1b8>
 8007cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cde:	4453      	add	r3, sl
 8007ce0:	9309      	str	r3, [sp, #36]	; 0x24
 8007ce2:	783b      	ldrb	r3, [r7, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	f000 809d 	beq.w	8007e24 <_svfiprintf_r+0x1b8>
 8007cea:	2300      	movs	r3, #0
 8007cec:	f04f 32ff 	mov.w	r2, #4294967295
 8007cf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cf4:	9304      	str	r3, [sp, #16]
 8007cf6:	9307      	str	r3, [sp, #28]
 8007cf8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cfc:	931a      	str	r3, [sp, #104]	; 0x68
 8007cfe:	462f      	mov	r7, r5
 8007d00:	2205      	movs	r2, #5
 8007d02:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007d06:	4850      	ldr	r0, [pc, #320]	; (8007e48 <_svfiprintf_r+0x1dc>)
 8007d08:	f7ff fa90 	bl	800722c <memchr>
 8007d0c:	9b04      	ldr	r3, [sp, #16]
 8007d0e:	b9d0      	cbnz	r0, 8007d46 <_svfiprintf_r+0xda>
 8007d10:	06d9      	lsls	r1, r3, #27
 8007d12:	bf44      	itt	mi
 8007d14:	2220      	movmi	r2, #32
 8007d16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007d1a:	071a      	lsls	r2, r3, #28
 8007d1c:	bf44      	itt	mi
 8007d1e:	222b      	movmi	r2, #43	; 0x2b
 8007d20:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007d24:	782a      	ldrb	r2, [r5, #0]
 8007d26:	2a2a      	cmp	r2, #42	; 0x2a
 8007d28:	d015      	beq.n	8007d56 <_svfiprintf_r+0xea>
 8007d2a:	462f      	mov	r7, r5
 8007d2c:	2000      	movs	r0, #0
 8007d2e:	250a      	movs	r5, #10
 8007d30:	9a07      	ldr	r2, [sp, #28]
 8007d32:	4639      	mov	r1, r7
 8007d34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d38:	3b30      	subs	r3, #48	; 0x30
 8007d3a:	2b09      	cmp	r3, #9
 8007d3c:	d94d      	bls.n	8007dda <_svfiprintf_r+0x16e>
 8007d3e:	b1b8      	cbz	r0, 8007d70 <_svfiprintf_r+0x104>
 8007d40:	e00f      	b.n	8007d62 <_svfiprintf_r+0xf6>
 8007d42:	462f      	mov	r7, r5
 8007d44:	e7b8      	b.n	8007cb8 <_svfiprintf_r+0x4c>
 8007d46:	4a40      	ldr	r2, [pc, #256]	; (8007e48 <_svfiprintf_r+0x1dc>)
 8007d48:	463d      	mov	r5, r7
 8007d4a:	1a80      	subs	r0, r0, r2
 8007d4c:	fa0b f000 	lsl.w	r0, fp, r0
 8007d50:	4318      	orrs	r0, r3
 8007d52:	9004      	str	r0, [sp, #16]
 8007d54:	e7d3      	b.n	8007cfe <_svfiprintf_r+0x92>
 8007d56:	9a03      	ldr	r2, [sp, #12]
 8007d58:	1d11      	adds	r1, r2, #4
 8007d5a:	6812      	ldr	r2, [r2, #0]
 8007d5c:	9103      	str	r1, [sp, #12]
 8007d5e:	2a00      	cmp	r2, #0
 8007d60:	db01      	blt.n	8007d66 <_svfiprintf_r+0xfa>
 8007d62:	9207      	str	r2, [sp, #28]
 8007d64:	e004      	b.n	8007d70 <_svfiprintf_r+0x104>
 8007d66:	4252      	negs	r2, r2
 8007d68:	f043 0302 	orr.w	r3, r3, #2
 8007d6c:	9207      	str	r2, [sp, #28]
 8007d6e:	9304      	str	r3, [sp, #16]
 8007d70:	783b      	ldrb	r3, [r7, #0]
 8007d72:	2b2e      	cmp	r3, #46	; 0x2e
 8007d74:	d10c      	bne.n	8007d90 <_svfiprintf_r+0x124>
 8007d76:	787b      	ldrb	r3, [r7, #1]
 8007d78:	2b2a      	cmp	r3, #42	; 0x2a
 8007d7a:	d133      	bne.n	8007de4 <_svfiprintf_r+0x178>
 8007d7c:	9b03      	ldr	r3, [sp, #12]
 8007d7e:	3702      	adds	r7, #2
 8007d80:	1d1a      	adds	r2, r3, #4
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	9203      	str	r2, [sp, #12]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	bfb8      	it	lt
 8007d8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d8e:	9305      	str	r3, [sp, #20]
 8007d90:	4d2e      	ldr	r5, [pc, #184]	; (8007e4c <_svfiprintf_r+0x1e0>)
 8007d92:	2203      	movs	r2, #3
 8007d94:	7839      	ldrb	r1, [r7, #0]
 8007d96:	4628      	mov	r0, r5
 8007d98:	f7ff fa48 	bl	800722c <memchr>
 8007d9c:	b138      	cbz	r0, 8007dae <_svfiprintf_r+0x142>
 8007d9e:	2340      	movs	r3, #64	; 0x40
 8007da0:	1b40      	subs	r0, r0, r5
 8007da2:	fa03 f000 	lsl.w	r0, r3, r0
 8007da6:	9b04      	ldr	r3, [sp, #16]
 8007da8:	3701      	adds	r7, #1
 8007daa:	4303      	orrs	r3, r0
 8007dac:	9304      	str	r3, [sp, #16]
 8007dae:	7839      	ldrb	r1, [r7, #0]
 8007db0:	2206      	movs	r2, #6
 8007db2:	4827      	ldr	r0, [pc, #156]	; (8007e50 <_svfiprintf_r+0x1e4>)
 8007db4:	1c7e      	adds	r6, r7, #1
 8007db6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007dba:	f7ff fa37 	bl	800722c <memchr>
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	d038      	beq.n	8007e34 <_svfiprintf_r+0x1c8>
 8007dc2:	4b24      	ldr	r3, [pc, #144]	; (8007e54 <_svfiprintf_r+0x1e8>)
 8007dc4:	bb13      	cbnz	r3, 8007e0c <_svfiprintf_r+0x1a0>
 8007dc6:	9b03      	ldr	r3, [sp, #12]
 8007dc8:	3307      	adds	r3, #7
 8007dca:	f023 0307 	bic.w	r3, r3, #7
 8007dce:	3308      	adds	r3, #8
 8007dd0:	9303      	str	r3, [sp, #12]
 8007dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dd4:	444b      	add	r3, r9
 8007dd6:	9309      	str	r3, [sp, #36]	; 0x24
 8007dd8:	e76d      	b.n	8007cb6 <_svfiprintf_r+0x4a>
 8007dda:	fb05 3202 	mla	r2, r5, r2, r3
 8007dde:	2001      	movs	r0, #1
 8007de0:	460f      	mov	r7, r1
 8007de2:	e7a6      	b.n	8007d32 <_svfiprintf_r+0xc6>
 8007de4:	2300      	movs	r3, #0
 8007de6:	250a      	movs	r5, #10
 8007de8:	4619      	mov	r1, r3
 8007dea:	3701      	adds	r7, #1
 8007dec:	9305      	str	r3, [sp, #20]
 8007dee:	4638      	mov	r0, r7
 8007df0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007df4:	3a30      	subs	r2, #48	; 0x30
 8007df6:	2a09      	cmp	r2, #9
 8007df8:	d903      	bls.n	8007e02 <_svfiprintf_r+0x196>
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d0c8      	beq.n	8007d90 <_svfiprintf_r+0x124>
 8007dfe:	9105      	str	r1, [sp, #20]
 8007e00:	e7c6      	b.n	8007d90 <_svfiprintf_r+0x124>
 8007e02:	fb05 2101 	mla	r1, r5, r1, r2
 8007e06:	2301      	movs	r3, #1
 8007e08:	4607      	mov	r7, r0
 8007e0a:	e7f0      	b.n	8007dee <_svfiprintf_r+0x182>
 8007e0c:	ab03      	add	r3, sp, #12
 8007e0e:	9300      	str	r3, [sp, #0]
 8007e10:	4622      	mov	r2, r4
 8007e12:	4b11      	ldr	r3, [pc, #68]	; (8007e58 <_svfiprintf_r+0x1ec>)
 8007e14:	a904      	add	r1, sp, #16
 8007e16:	4640      	mov	r0, r8
 8007e18:	f7fc fbec 	bl	80045f4 <_printf_float>
 8007e1c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007e20:	4681      	mov	r9, r0
 8007e22:	d1d6      	bne.n	8007dd2 <_svfiprintf_r+0x166>
 8007e24:	89a3      	ldrh	r3, [r4, #12]
 8007e26:	065b      	lsls	r3, r3, #25
 8007e28:	f53f af35 	bmi.w	8007c96 <_svfiprintf_r+0x2a>
 8007e2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e2e:	b01d      	add	sp, #116	; 0x74
 8007e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e34:	ab03      	add	r3, sp, #12
 8007e36:	9300      	str	r3, [sp, #0]
 8007e38:	4622      	mov	r2, r4
 8007e3a:	4b07      	ldr	r3, [pc, #28]	; (8007e58 <_svfiprintf_r+0x1ec>)
 8007e3c:	a904      	add	r1, sp, #16
 8007e3e:	4640      	mov	r0, r8
 8007e40:	f7fc fe84 	bl	8004b4c <_printf_i>
 8007e44:	e7ea      	b.n	8007e1c <_svfiprintf_r+0x1b0>
 8007e46:	bf00      	nop
 8007e48:	0800813c 	.word	0x0800813c
 8007e4c:	08008142 	.word	0x08008142
 8007e50:	08008146 	.word	0x08008146
 8007e54:	080045f5 	.word	0x080045f5
 8007e58:	08007bb9 	.word	0x08007bb9

08007e5c <_sbrk_r>:
 8007e5c:	b538      	push	{r3, r4, r5, lr}
 8007e5e:	2300      	movs	r3, #0
 8007e60:	4c05      	ldr	r4, [pc, #20]	; (8007e78 <_sbrk_r+0x1c>)
 8007e62:	4605      	mov	r5, r0
 8007e64:	4608      	mov	r0, r1
 8007e66:	6023      	str	r3, [r4, #0]
 8007e68:	f7f9 fa42 	bl	80012f0 <_sbrk>
 8007e6c:	1c43      	adds	r3, r0, #1
 8007e6e:	d102      	bne.n	8007e76 <_sbrk_r+0x1a>
 8007e70:	6823      	ldr	r3, [r4, #0]
 8007e72:	b103      	cbz	r3, 8007e76 <_sbrk_r+0x1a>
 8007e74:	602b      	str	r3, [r5, #0]
 8007e76:	bd38      	pop	{r3, r4, r5, pc}
 8007e78:	20000368 	.word	0x20000368

08007e7c <strncmp>:
 8007e7c:	b510      	push	{r4, lr}
 8007e7e:	b16a      	cbz	r2, 8007e9c <strncmp+0x20>
 8007e80:	3901      	subs	r1, #1
 8007e82:	1884      	adds	r4, r0, r2
 8007e84:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007e88:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d103      	bne.n	8007e98 <strncmp+0x1c>
 8007e90:	42a0      	cmp	r0, r4
 8007e92:	d001      	beq.n	8007e98 <strncmp+0x1c>
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1f5      	bne.n	8007e84 <strncmp+0x8>
 8007e98:	1a98      	subs	r0, r3, r2
 8007e9a:	bd10      	pop	{r4, pc}
 8007e9c:	4610      	mov	r0, r2
 8007e9e:	e7fc      	b.n	8007e9a <strncmp+0x1e>

08007ea0 <__ascii_wctomb>:
 8007ea0:	b149      	cbz	r1, 8007eb6 <__ascii_wctomb+0x16>
 8007ea2:	2aff      	cmp	r2, #255	; 0xff
 8007ea4:	bf8b      	itete	hi
 8007ea6:	238a      	movhi	r3, #138	; 0x8a
 8007ea8:	700a      	strbls	r2, [r1, #0]
 8007eaa:	6003      	strhi	r3, [r0, #0]
 8007eac:	2001      	movls	r0, #1
 8007eae:	bf88      	it	hi
 8007eb0:	f04f 30ff 	movhi.w	r0, #4294967295
 8007eb4:	4770      	bx	lr
 8007eb6:	4608      	mov	r0, r1
 8007eb8:	4770      	bx	lr

08007eba <memmove>:
 8007eba:	4288      	cmp	r0, r1
 8007ebc:	b510      	push	{r4, lr}
 8007ebe:	eb01 0302 	add.w	r3, r1, r2
 8007ec2:	d807      	bhi.n	8007ed4 <memmove+0x1a>
 8007ec4:	1e42      	subs	r2, r0, #1
 8007ec6:	4299      	cmp	r1, r3
 8007ec8:	d00a      	beq.n	8007ee0 <memmove+0x26>
 8007eca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ece:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007ed2:	e7f8      	b.n	8007ec6 <memmove+0xc>
 8007ed4:	4283      	cmp	r3, r0
 8007ed6:	d9f5      	bls.n	8007ec4 <memmove+0xa>
 8007ed8:	1881      	adds	r1, r0, r2
 8007eda:	1ad2      	subs	r2, r2, r3
 8007edc:	42d3      	cmn	r3, r2
 8007ede:	d100      	bne.n	8007ee2 <memmove+0x28>
 8007ee0:	bd10      	pop	{r4, pc}
 8007ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ee6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007eea:	e7f7      	b.n	8007edc <memmove+0x22>

08007eec <__malloc_lock>:
 8007eec:	4770      	bx	lr

08007eee <__malloc_unlock>:
 8007eee:	4770      	bx	lr

08007ef0 <_realloc_r>:
 8007ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ef2:	4607      	mov	r7, r0
 8007ef4:	4614      	mov	r4, r2
 8007ef6:	460e      	mov	r6, r1
 8007ef8:	b921      	cbnz	r1, 8007f04 <_realloc_r+0x14>
 8007efa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007efe:	4611      	mov	r1, r2
 8007f00:	f7ff be00 	b.w	8007b04 <_malloc_r>
 8007f04:	b922      	cbnz	r2, 8007f10 <_realloc_r+0x20>
 8007f06:	f7ff fdb1 	bl	8007a6c <_free_r>
 8007f0a:	4625      	mov	r5, r4
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f10:	f000 f814 	bl	8007f3c <_malloc_usable_size_r>
 8007f14:	42a0      	cmp	r0, r4
 8007f16:	d20f      	bcs.n	8007f38 <_realloc_r+0x48>
 8007f18:	4621      	mov	r1, r4
 8007f1a:	4638      	mov	r0, r7
 8007f1c:	f7ff fdf2 	bl	8007b04 <_malloc_r>
 8007f20:	4605      	mov	r5, r0
 8007f22:	2800      	cmp	r0, #0
 8007f24:	d0f2      	beq.n	8007f0c <_realloc_r+0x1c>
 8007f26:	4631      	mov	r1, r6
 8007f28:	4622      	mov	r2, r4
 8007f2a:	f7ff f98d 	bl	8007248 <memcpy>
 8007f2e:	4631      	mov	r1, r6
 8007f30:	4638      	mov	r0, r7
 8007f32:	f7ff fd9b 	bl	8007a6c <_free_r>
 8007f36:	e7e9      	b.n	8007f0c <_realloc_r+0x1c>
 8007f38:	4635      	mov	r5, r6
 8007f3a:	e7e7      	b.n	8007f0c <_realloc_r+0x1c>

08007f3c <_malloc_usable_size_r>:
 8007f3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f40:	1f18      	subs	r0, r3, #4
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	bfbc      	itt	lt
 8007f46:	580b      	ldrlt	r3, [r1, r0]
 8007f48:	18c0      	addlt	r0, r0, r3
 8007f4a:	4770      	bx	lr

08007f4c <_init>:
 8007f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f4e:	bf00      	nop
 8007f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f52:	bc08      	pop	{r3}
 8007f54:	469e      	mov	lr, r3
 8007f56:	4770      	bx	lr

08007f58 <_fini>:
 8007f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f5a:	bf00      	nop
 8007f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f5e:	bc08      	pop	{r3}
 8007f60:	469e      	mov	lr, r3
 8007f62:	4770      	bx	lr
