Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug 24 15:31:21 2022
| Host         : Aleksa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cumulative_energy_map_timing_summary_routed.rpt -pb cumulative_energy_map_timing_summary_routed.pb -rpx cumulative_energy_map_timing_summary_routed.rpx -warn_on_violation
| Design       : cumulative_energy_map
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.038        0.000                      0                   99        0.196        0.000                      0                   99        1.900        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.400}        4.800           208.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.038        0.000                      0                   99        0.196        0.000                      0                   99        1.900        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 col_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (clk rise@4.800ns - clk rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 2.751ns (58.417%)  route 1.958ns (41.583%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.724 - 4.800 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.973     0.973    clk
    SLICE_X13Y63         FDCE                                         r  col_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  col_reg_reg[1]/Q
                         net (fo=2, routed)           0.421     1.850    col_reg[1]
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.487 r  col_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.487    col_reg_reg[4]_i_2_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.604 r  col_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.604    col_reg_reg[8]_i_2_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.927 f  col_reg_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.432     3.359    in14[10]
    SLICE_X13Y66         LUT6 (Prop_lut6_I0_O)        0.306     3.665 f  col_reg[10]_i_1/O
                         net (fo=2, routed)           0.412     4.077    col_next[10]
    SLICE_X13Y65         LUT4 (Prop_lut4_I1_O)        0.124     4.201 r  addra_ip[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.379     4.580    addra_ip[11]_INST_0_i_6_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     5.036 f  addra_ip[11]_INST_0_i_4/CO[1]
                         net (fo=2, routed)           0.314     5.350    addra_ip[11]_INST_0_i_4_n_2
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.332     5.682 r  FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.682    state_next[1]
    SLICE_X13Y65         FDCE                                         r  FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.800     4.800 r  
                                                      0.000     4.800 r  clk (IN)
                         net (fo=86, unset)           0.924     5.724    clk
    SLICE_X13Y65         FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.000     5.724    
                         clock uncertainty           -0.035     5.689    
    SLICE_X13Y65         FDCE (Setup_fdce_C_D)        0.031     5.720    FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            target_pixel_addr_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (clk rise@4.800ns - clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.608ns (18.918%)  route 2.606ns (81.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.724 - 4.800 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.973     0.973    clk
    SLICE_X13Y62         FDCE                                         r  FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FSM_sequential_state_reg_reg[2]/Q
                         net (fo=112, routed)         1.942     3.371    state_reg[2]
    SLICE_X17Y51         LUT4 (Prop_lut4_I1_O)        0.152     3.523 r  target_pixel_addr_reg[11]_i_1/O
                         net (fo=12, routed)          0.664     4.187    target_pixel_addr_next
    SLICE_X19Y48         FDCE                                         r  target_pixel_addr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.800     4.800 r  
                                                      0.000     4.800 r  clk (IN)
                         net (fo=86, unset)           0.924     5.724    clk
    SLICE_X19Y48         FDCE                                         r  target_pixel_addr_reg_reg[1]/C
                         clock pessimism              0.000     5.724    
                         clock uncertainty           -0.035     5.689    
    SLICE_X19Y48         FDCE (Setup_fdce_C_CE)      -0.407     5.282    target_pixel_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            target_pixel_addr_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (clk rise@4.800ns - clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.608ns (18.918%)  route 2.606ns (81.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.724 - 4.800 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.973     0.973    clk
    SLICE_X13Y62         FDCE                                         r  FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FSM_sequential_state_reg_reg[2]/Q
                         net (fo=112, routed)         1.942     3.371    state_reg[2]
    SLICE_X17Y51         LUT4 (Prop_lut4_I1_O)        0.152     3.523 r  target_pixel_addr_reg[11]_i_1/O
                         net (fo=12, routed)          0.664     4.187    target_pixel_addr_next
    SLICE_X19Y48         FDCE                                         r  target_pixel_addr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.800     4.800 r  
                                                      0.000     4.800 r  clk (IN)
                         net (fo=86, unset)           0.924     5.724    clk
    SLICE_X19Y48         FDCE                                         r  target_pixel_addr_reg_reg[2]/C
                         clock pessimism              0.000     5.724    
                         clock uncertainty           -0.035     5.689    
    SLICE_X19Y48         FDCE (Setup_fdce_C_CE)      -0.407     5.282    target_pixel_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            target_pixel_addr_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (clk rise@4.800ns - clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.608ns (18.918%)  route 2.606ns (81.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.724 - 4.800 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.973     0.973    clk
    SLICE_X13Y62         FDCE                                         r  FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FSM_sequential_state_reg_reg[2]/Q
                         net (fo=112, routed)         1.942     3.371    state_reg[2]
    SLICE_X17Y51         LUT4 (Prop_lut4_I1_O)        0.152     3.523 r  target_pixel_addr_reg[11]_i_1/O
                         net (fo=12, routed)          0.664     4.187    target_pixel_addr_next
    SLICE_X19Y48         FDCE                                         r  target_pixel_addr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.800     4.800 r  
                                                      0.000     4.800 r  clk (IN)
                         net (fo=86, unset)           0.924     5.724    clk
    SLICE_X19Y48         FDCE                                         r  target_pixel_addr_reg_reg[3]/C
                         clock pessimism              0.000     5.724    
                         clock uncertainty           -0.035     5.689    
    SLICE_X19Y48         FDCE (Setup_fdce_C_CE)      -0.407     5.282    target_pixel_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            a_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (clk rise@4.800ns - clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.580ns (16.692%)  route 2.895ns (83.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.724 - 4.800 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.973     0.973    clk
    SLICE_X14Y63         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=112, routed)         2.492     3.921    komparator1/a_reg_reg[15]_0[0]
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  komparator1/a_reg[1]_i_1/O
                         net (fo=6, routed)           0.403     4.448    a_reg[1]
    SLICE_X13Y51         FDCE                                         r  a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.800     4.800 r  
                                                      0.000     4.800 r  clk (IN)
                         net (fo=86, unset)           0.924     5.724    clk
    SLICE_X13Y51         FDCE                                         r  a_reg_reg[1]/C
                         clock pessimism              0.000     5.724    
                         clock uncertainty           -0.035     5.689    
    SLICE_X13Y51         FDCE (Setup_fdce_C_D)       -0.067     5.622    a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.622    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            c_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (clk rise@4.800ns - clk rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.606ns (18.607%)  route 2.651ns (81.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.724 - 4.800 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.973     0.973    clk
    SLICE_X13Y65         FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=112, routed)         2.148     3.577    komparator1/a_reg_reg[15]_0[1]
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.150     3.727 r  komparator1/c_reg[15]_i_1/O
                         net (fo=5, routed)           0.503     4.230    c_reg[15]
    SLICE_X13Y54         FDCE                                         r  c_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.800     4.800 r  
                                                      0.000     4.800 r  clk (IN)
                         net (fo=86, unset)           0.924     5.724    clk
    SLICE_X13Y54         FDCE                                         r  c_reg_reg[15]/C
                         clock pessimism              0.000     5.724    
                         clock uncertainty           -0.035     5.689    
    SLICE_X13Y54         FDCE (Setup_fdce_C_D)       -0.269     5.420    c_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.420    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (clk rise@4.800ns - clk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.580ns (16.606%)  route 2.913ns (83.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.724 - 4.800 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.973     0.973    clk
    SLICE_X13Y65         FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=112, routed)         2.511     3.940    komparator1/a_reg_reg[15]_0[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I4_O)        0.124     4.064 r  komparator1/b_reg[5]_i_1/O
                         net (fo=5, routed)           0.402     4.466    b_reg[5]
    SLICE_X12Y52         FDCE                                         r  b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.800     4.800 r  
                                                      0.000     4.800 r  clk (IN)
                         net (fo=86, unset)           0.924     5.724    clk
    SLICE_X12Y52         FDCE                                         r  b_reg_reg[5]/C
                         clock pessimism              0.000     5.724    
                         clock uncertainty           -0.035     5.689    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)       -0.031     5.658    b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.658    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            target_pixel_addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (clk rise@4.800ns - clk rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.608ns (19.581%)  route 2.497ns (80.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.724 - 4.800 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.973     0.973    clk
    SLICE_X13Y62         FDCE                                         r  FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FSM_sequential_state_reg_reg[2]/Q
                         net (fo=112, routed)         1.942     3.371    state_reg[2]
    SLICE_X17Y51         LUT4 (Prop_lut4_I1_O)        0.152     3.523 r  target_pixel_addr_reg[11]_i_1/O
                         net (fo=12, routed)          0.555     4.078    target_pixel_addr_next
    SLICE_X17Y50         FDCE                                         r  target_pixel_addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.800     4.800 r  
                                                      0.000     4.800 r  clk (IN)
                         net (fo=86, unset)           0.924     5.724    clk
    SLICE_X17Y50         FDCE                                         r  target_pixel_addr_reg_reg[0]/C
                         clock pessimism              0.000     5.724    
                         clock uncertainty           -0.035     5.689    
    SLICE_X17Y50         FDCE (Setup_fdce_C_CE)      -0.407     5.282    target_pixel_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            target_pixel_addr_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (clk rise@4.800ns - clk rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.608ns (19.581%)  route 2.497ns (80.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.724 - 4.800 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.973     0.973    clk
    SLICE_X13Y62         FDCE                                         r  FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FSM_sequential_state_reg_reg[2]/Q
                         net (fo=112, routed)         1.942     3.371    state_reg[2]
    SLICE_X17Y51         LUT4 (Prop_lut4_I1_O)        0.152     3.523 r  target_pixel_addr_reg[11]_i_1/O
                         net (fo=12, routed)          0.555     4.078    target_pixel_addr_next
    SLICE_X17Y50         FDCE                                         r  target_pixel_addr_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.800     4.800 r  
                                                      0.000     4.800 r  clk (IN)
                         net (fo=86, unset)           0.924     5.724    clk
    SLICE_X17Y50         FDCE                                         r  target_pixel_addr_reg_reg[10]/C
                         clock pessimism              0.000     5.724    
                         clock uncertainty           -0.035     5.689    
    SLICE_X17Y50         FDCE (Setup_fdce_C_CE)      -0.407     5.282    target_pixel_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            b_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (clk rise@4.800ns - clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.911%)  route 2.850ns (83.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.724 - 4.800 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.973     0.973    clk
    SLICE_X13Y65         FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=112, routed)         2.318     3.747    komparator1/a_reg_reg[15]_0[1]
    SLICE_X11Y53         LUT6 (Prop_lut6_I4_O)        0.124     3.871 r  komparator1/b_reg[13]_i_1/O
                         net (fo=5, routed)           0.532     4.403    b_reg[13]
    SLICE_X11Y54         FDCE                                         r  b_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.800     4.800 r  
                                                      0.000     4.800 r  clk (IN)
                         net (fo=86, unset)           0.924     5.724    clk
    SLICE_X11Y54         FDCE                                         r  b_reg_reg[13]/C
                         clock pessimism              0.000     5.724    
                         clock uncertainty           -0.035     5.689    
    SLICE_X11Y54         FDCE (Setup_fdce_C_D)       -0.081     5.608    b_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.608    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 b_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            a_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.295%)  route 0.122ns (39.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.410     0.410    clk
    SLICE_X13Y56         FDCE                                         r  b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  b_reg_reg[12]/Q
                         net (fo=2, routed)           0.122     0.674    komparator1/Q[12]
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  komparator1/a_reg[12]_i_1/O
                         net (fo=6, routed)           0.000     0.719    a_reg[12]
    SLICE_X13Y56         FDCE                                         r  a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.432     0.432    clk
    SLICE_X13Y56         FDCE                                         r  a_reg_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y56         FDCE (Hold_fdce_C_D)         0.091     0.523    a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 target_pixel_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            target_pixel_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.410     0.410    clk
    SLICE_X17Y50         FDCE                                         r  target_pixel_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDCE (Prop_fdce_C_Q)         0.141     0.551 f  target_pixel_addr_reg_reg[0]/Q
                         net (fo=3, routed)           0.134     0.685    target_pixel_addr_reg[0]
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.730 r  target_pixel_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.730    target_pixel_addr_reg[0]_i_1_n_0
    SLICE_X17Y50         FDCE                                         r  target_pixel_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.432     0.432    clk
    SLICE_X17Y50         FDCE                                         r  target_pixel_addr_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y50         FDCE (Hold_fdce_C_D)         0.092     0.524    target_pixel_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.410     0.410    clk
    SLICE_X12Y53         FDCE                                         r  b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  b_reg_reg[2]/Q
                         net (fo=2, routed)           0.149     0.723    komparator1/Q[2]
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.768 r  komparator1/b_reg[2]_i_1/O
                         net (fo=6, routed)           0.000     0.768    b_reg[2]
    SLICE_X12Y53         FDCE                                         r  b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.432     0.432    clk
    SLICE_X12Y53         FDCE                                         r  b_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.121     0.553    b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            a_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.994%)  route 0.151ns (42.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.410     0.410    clk
    SLICE_X12Y53         FDCE                                         r  a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  a_reg_reg[2]/Q
                         net (fo=1, routed)           0.151     0.726    komparator1/a_reg_reg[15][2]
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.771 r  komparator1/a_reg[2]_i_1/O
                         net (fo=6, routed)           0.000     0.771    a_reg[2]
    SLICE_X12Y53         FDCE                                         r  a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.432     0.432    clk
    SLICE_X12Y53         FDCE                                         r  a_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.121     0.553    a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 abc_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            abc_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.789%)  route 0.153ns (45.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.410     0.410    clk
    SLICE_X19Y61         FDCE                                         r  abc_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  abc_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.153     0.705    abc_addr_reg[9]
    SLICE_X19Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.750 r  abc_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.750    abc_addr_next[9]
    SLICE_X19Y61         FDCE                                         r  abc_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.432     0.432    clk
    SLICE_X19Y61         FDCE                                         r  abc_addr_reg_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y61         FDCE (Hold_fdce_C_D)         0.092     0.524    abc_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            a_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.789%)  route 0.153ns (45.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.410     0.410    clk
    SLICE_X15Y55         FDCE                                         r  b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  b_reg_reg[4]/Q
                         net (fo=2, routed)           0.153     0.705    komparator1/Q[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.750 r  komparator1/a_reg[4]_i_1/O
                         net (fo=6, routed)           0.000     0.750    a_reg[4]
    SLICE_X15Y55         FDCE                                         r  a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.432     0.432    clk
    SLICE_X15Y55         FDCE                                         r  a_reg_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y55         FDCE (Hold_fdce_C_D)         0.091     0.523    a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 c_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            c_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.410     0.410    clk
    SLICE_X13Y52         FDCE                                         r  c_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     0.719    komparator1/c_reg_reg[15][0]
    SLICE_X13Y52         LUT5 (Prop_lut5_I0_O)        0.042     0.761 r  komparator1/c_reg[0]_i_1/O
                         net (fo=5, routed)           0.000     0.761    c_reg[0]
    SLICE_X13Y52         FDCE                                         r  c_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.432     0.432    clk
    SLICE_X13Y52         FDCE                                         r  c_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y52         FDCE (Hold_fdce_C_D)         0.101     0.533    c_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 a_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            a_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.410     0.410    clk
    SLICE_X15Y54         FDCE                                         r  a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  a_reg_reg[0]/Q
                         net (fo=1, routed)           0.156     0.707    komparator1/a_reg_reg[15][0]
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.752 r  komparator1/a_reg[0]_i_1/O
                         net (fo=6, routed)           0.000     0.752    a_reg[0]
    SLICE_X15Y54         FDCE                                         r  a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.432     0.432    clk
    SLICE_X15Y54         FDCE                                         r  a_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y54         FDCE (Hold_fdce_C_D)         0.091     0.523    a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 a_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            a_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.410     0.410    clk
    SLICE_X15Y53         FDCE                                         r  a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  a_reg_reg[3]/Q
                         net (fo=1, routed)           0.156     0.707    komparator1/a_reg_reg[15][3]
    SLICE_X15Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.752 r  komparator1/a_reg[3]_i_1/O
                         net (fo=6, routed)           0.000     0.752    a_reg[3]
    SLICE_X15Y53         FDCE                                         r  a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.432     0.432    clk
    SLICE_X15Y53         FDCE                                         r  a_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y53         FDCE (Hold_fdce_C_D)         0.091     0.523    a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 a_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            a_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.410     0.410    clk
    SLICE_X12Y53         FDCE                                         r  a_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  a_reg_reg[14]/Q
                         net (fo=1, routed)           0.163     0.737    komparator1/a_reg_reg[15][14]
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.782 r  komparator1/a_reg[14]_i_1/O
                         net (fo=6, routed)           0.000     0.782    a_reg[14]
    SLICE_X12Y53         FDCE                                         r  a_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=86, unset)           0.432     0.432    clk
    SLICE_X12Y53         FDCE                                         r  a_reg_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.120     0.552    a_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.400 }
Period(ns):         4.800
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         4.800       3.800      SLICE_X14Y63  FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.800       3.800      SLICE_X13Y65  FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.800       3.800      SLICE_X13Y62  FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.800       3.800      SLICE_X15Y54  a_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.800       3.800      SLICE_X18Y54  a_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.800       3.800      SLICE_X15Y56  a_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.800       3.800      SLICE_X13Y56  a_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.800       3.800      SLICE_X11Y54  a_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.800       3.800      SLICE_X12Y53  a_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.800       3.800      SLICE_X12Y56  a_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X14Y63  FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X14Y63  FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X13Y65  FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X13Y65  FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X13Y62  FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X13Y62  FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X15Y54  a_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X15Y54  a_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X18Y54  a_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X18Y54  a_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X14Y63  FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X14Y63  FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X13Y65  FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X13Y65  FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X13Y62  FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X13Y62  FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X15Y54  a_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X15Y54  a_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X18Y54  a_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X18Y54  a_reg_reg[10]/C



