
---------- Begin Simulation Statistics ----------
host_inst_rate                                 472092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 339120                       # Number of bytes of host memory used
host_seconds                                   571.26                       # Real time elapsed on the host
host_tick_rate                              863564130                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   269686773                       # Number of instructions simulated
sim_seconds                                  0.493319                       # Number of seconds simulated
sim_ticks                                493318720000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses           90779443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 15899.099984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 12899.099984                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits               88829255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    31006234000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.021483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1950188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_miss_latency  25155670000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.021483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         1950188                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses          31439750                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 56000.034908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53000.034908                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits              31210573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   12833920000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.007289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              229177                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency  12146389000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.007289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         229177                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0>                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles_no_targets <err: div-0>                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  58.501856                       # Average number of references to valid blocks.
system.cpu.dcache.blocked_no_mshrs                  0                       # number of cycles access was blocked
system.cpu.dcache.blocked_no_targets                0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses           122219193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 20116.021869                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 17116.021869                       # average overall mshr miss latency
system.cpu.dcache.demand_hits               120039828                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     43840154000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.017832                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               2179365                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  37302059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.017832                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          2179365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.overall_accesses          122219193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 20116.021869                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 17116.021869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0>                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits              120039828                       # number of overall hits
system.cpu.dcache.overall_miss_latency    43840154000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.017832                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              2179365                       # number of overall misses
system.cpu.dcache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  37302059000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.017832                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         2179365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.replacements                2049944                       # number of replacements
system.cpu.dcache.sampled_refs                2054040                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               4078.561270                       # Cycle average of tags in use
system.cpu.dcache.total_refs                120165153                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           165886080000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   229129                       # number of writebacks
system.cpu.icache.ReadReq_accesses          329394385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        56000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        53000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits              329393578                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       45192000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  807                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency     42771000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             807                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0>                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0>                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               408170.480793                       # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs                  0                       # number of cycles access was blocked
system.cpu.icache.blocked_no_targets                0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses           329394385                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        56000                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        53000                       # average overall mshr miss latency
system.cpu.icache.demand_hits               329393578                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        45192000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   807                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     42771000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              807                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.overall_accesses          329394385                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        56000                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        53000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0>                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits              329393578                       # number of overall hits
system.cpu.icache.overall_miss_latency       45192000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  807                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     42771000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             807                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.sampled_refs                    807                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                665.896527                       # Cycle average of tags in use
system.cpu.icache.total_refs                329393578                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2cache.ReadExReq_accesses          103852                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency 52000.298502                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_miss_latency   5400335000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate              1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses            103852                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency   4154080000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses       103852                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses           1950995                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency        52000                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency        40000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits               1862007                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency    4627376000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate         0.045612                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses               88988                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency   3559520000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate     0.045612                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses          88988                       # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses         125325                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency 51990.456812                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency        40000                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_miss_latency   6515704000                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate             1                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses           125325                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency   5013000000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate            1                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses       125325                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.Writeback_accesses          229129                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits              229129                       # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0>                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0>                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs                 13.678221                       # Average number of references to valid blocks.
system.cpu.l2cache.blocked_no_mshrs                 0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_no_targets               0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.demand_accesses            2054847                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 52000.160755                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency        40000                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits                1862007                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency    10027711000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate          0.093846                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses               192840                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency   7713600000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate     0.093846                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses          192840                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses           2054847                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52000.160755                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency        40000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0>                       # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits               1862007                       # number of overall hits
system.cpu.l2cache.overall_miss_latency   10027711000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate         0.093846                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses              192840                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits                0                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency   7713600000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate     0.093846                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses         192840                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements                108885                       # number of replacements
system.cpu.l2cache.sampled_refs                132827                       # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse             18017.047263                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                 1816837                       # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks                   70892                       # number of writebacks
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        986637440                       # number of cpu cycles simulated
system.cpu.num_insts                        269686773                       # Number of instructions executed
system.cpu.num_refs                         122219131                       # Number of memory references
system.cpu.workload.PROG:num_syscalls             444                       # Number of system calls

---------- End Simulation Statistics   ----------
