head	1.2;
access;
symbols
	ShrinkWrap-0_07:1.2
	ShrinkWrap-0_06-2:1.2
	ShrinkWrap-0_06:1.2
	dellis_autobuild_BaseSW:1.2
	ShrinkWrap-0_05:1.2
	ShrinkWrap-0_04:1.2
	sbrodie_sedwards_16Mar2000:1.1
	dcotton_autobuild_BaseSW:1.2
	ShrinkWrap-0_03:1.1
	nturton_ShrinkWrap-0_02:1.1
	Spin_merge:1.1.1.1
	mstphens_UrsulaRiscPCBuild_20Nov98:1.1
	Ursula_RiscPC:1.1.0.8
	rthornb_UrsulaBuild-19Aug1998:1.1
	UrsulaBuild_FinalSoftload:1.1
	rthornb_UrsulaBuild-12Aug1998:1.1
	aglover_UrsulaBuild-05Aug1998:1.1
	rthornb_UrsulaBuild-29Jul1998:1.1
	rthornb_UrsulaBuild-22Jul1998:1.1
	rthornb_UrsulaBuild-15Jul1998:1.1
	rthornb_UrsulaBuild-07Jul1998:1.1
	rthornb_UrsulaBuild-17Jun1998:1.1
	rthornb_UrsulaBuild-03Jun1998:1.1
	rthornb_UrsulaBuild-27May1998:1.1
	rthornb_UrsulaBuild-21May1998:1.1
	rthornb_UrsulaBuild_01May1998:1.1
	afrost_Funai01-33:1.1.1.1
	afrost_NC2_Generic:1.1.1.1
	Spinner_RCA116:1.1.1.1
	Spinner_B20_2:1.1.1.1
	Spinner_19_3:1.1.1.1
	Spinner_B18:1.1.1.1
	Spinner_B17:1.1.1.1
	Spinner_B15:1.1.1.1
	Spinner_B14:1.1.1.1
	Spinner_B13:1.1.1.1
	Spinner_B12:1.1.1.1
	Spinner_B10:1.1.1.1
	Daytona:1.1.0.6
	Daytona_bp:1.1
	Ursula:1.1.0.4
	Ursula_bp:1.1
	Spinner_B7:1.1.1.1
	ARTtmp_merge:1.1.1.1
	Spin_3Apr97:1.1.1.1
	RCA_bp:1.1
	RCA:1.1.0.2
	ARTtmp:1.1.1.1.0.2
	initial:1.1.1.1
	Spinner:1.1.1;
locks; strict;
comment	@# @;


1.2
date	2000.06.05.08.20.45;	author sbrodie;	state Exp;
branches;
next	1.1;

1.1
date	97.03.19.14.15.18;	author scormie;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	97.03.19.14.15.18;	author scormie;	state Exp;
branches;
next	;


desc
@@


1.2
log
@32-bit compatible.

Version 0.04. Tagged as 'ShrinkWrap-0_04'
@
text
@; Copyright 1997 Acorn Computers Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
; s.Interface

        IMPORT  |Image$$RO$$Base|
        IMPORT  |_Lib$Reloc$Off$DP|

        GET   Hdr:ListOpts
        GET   Hdr:Macros
        GET   Hdr:System
        GET   Hdr:Machine.<Machine>
        GET   Hdr:APCS.<APCS>

        IMPORT  x_find
        IMPORT  x_findp
        IMPORT  x_args
        IMPORT  x_argsp
        IMPORT  x_file
        IMPORT  x_filep
        IMPORT  x_gbpb
        IMPORT  x_gbpbp
        IMPORT  x_fsc
        IMPORT  x_fscp
        IMPORT  x_bput
        IMPORT  x_bputp

        EXPORT  v_find
        EXPORT  v_findp
        EXPORT  v_args
        EXPORT  v_argsp
        EXPORT  v_file
        EXPORT  v_filep
        EXPORT  v_gbpb
        EXPORT  v_gbpbp
        EXPORT  v_fsc
        EXPORT  v_fscp
        EXPORT  v_bput
        EXPORT  v_bputp


        AREA    FSEntry_Interfaces,REL,CODE,READONLY

        LTORG

v_find
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*0
        B       fsentry_common

v_findp
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*1
        B       fsentry_common

v_args
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*2
        B       fsentry_common

v_argsp
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*3
        B       fsentry_common

v_file
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*4
        B       fsentry_common

v_filep
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*5
        B       fsentry_common

v_gbpb
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*6
        B       fsentry_common

v_gbpbp
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*7
        B       fsentry_common

v_fsc
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*8
        B       fsentry_common

v_fscp
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*9
        B       fsentry_common

v_bput
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*10
        B       fsentry_common

v_bputp
        STMFD   sp!, {r8}
        MOV     r8, #fsentry_branchtable - %F10 + 4*11
        B       fsentry_common



fsentry_common

        ; Store the input registers onto the stack


        STMFD   sp!, {r8, pc}
        STMFD   sp!, {r0-r7, sl, fp, ip, lr}

        [ :LNOT: No32bitCode
        MRS     lr, CPSR
        STR     lr, [sp, #13*4]         ; blat over the pc stored above R8
        ]

        MOV     sl, sp, LSR #20
        MOV     sl, sl, LSL #20         ; SP_LWM
        LDMIA   sl, {v1, v2}            ; save old reloc modifiers over fn call
        LDR     r12, [r12]              ; private word pointer
        LDMIB   r12, {fp, r12}          ; new relocation modifiers
        STMIA   sl,  {fp, r12}          ; set by module init
        MOV     fp, #0                  ; halt C backtrace here!

        ; This is equivalent of 'ADD r10, r10, #0' + |_Lib$Reloc$Off$DP|
        DCD     |_Lib$Reloc$Off$DP| + &E28AA000

        ; Pass a pointer to the structure on the stack
        MOV     a1, sp


        ; BL    fsentry_branchtable[r8]
        MOV     lr, pc
        ADD     pc, pc, r8

        ; This is equivalent of 'SUB r10, r10, #0' + |_Lib$Reloc$Off$DP|
        DCD     |_Lib$Reloc$Off$DP| + &E24AA000

10      ; This label must be the 2nd instructions past the above ADD pc, pc, r8

        STMIA   sl, {v1, v2}            ; restore old reloc modifiers

        ; r0==0        claim
        ; r0==1        continue
        ; r0==other    call back

        CMP     r0,#1
        LDMFD   sp!, {r0-r7, sl, fp, ip, lr}
        ADDLS   sp, sp, #4           ; LS = CC or EQ; junk stacked veneer #
        BCC     vector_claim
        BEQ     vector_continue

        STMFD   sp!, {r10-r12, r14}

        Push    "pc"
        LDMIB   sp, {r10-r12,r15}

        MOV     r0, r0               ; StrongARMs'll come here (push+8)


        ; returned from vector, start post processing

        LDMFD   sp!, {r10-r12,r14}

        [ {FALSE}
        ; A lot of ballsing around seems to go on here.  You might have
        ; thought the original author was constructing a 26-bit return
        ; address in LR to be movsed into R14 or LDM^ed into PC.  Wrong!
        ; it simply uses the value to TEQP against, so all this can go.

        BIC     lr,  lr, #&FC000003  ; get PSW bits into lr
        MOV     r8,  pc
        AND     r8,  r8, #&FC000003
        ORR     lr,  lr, r8          ;
        ]

        [ :LNOT: No32bitCode
        MRS     lr, CPSR
        |
        MOV     lr, pc
        ]

        LDR     r8, [sp], #8         ; trash stored CPSR - no longer needed
        ADD     r8,  r8,  #(4 + %B10 - %F20)


        STMFD   sp!, {r0-r7, sl, fp, ip, lr}


        MOV     sl, sp, LSR #20
        MOV     sl, sl, LSL #20         ; SP_LWM
        LDMIA   sl, {v1, v2}            ; save old reloc modifiers over fn call
        LDR     r12, [r12]              ; private word pointer
        LDMIB   r12, {fp, r12}          ; new relocation modifiers
        STMIA   sl,  {fp, r12}          ; set by module init
        MOV     fp, #0                  ; halt C backtrace here!

        ; This is equivalent of 'ADD r10, r10, #0' + |_Lib$Reloc$Off$DP|
        DCD     |_Lib$Reloc$Off$DP| + &E28AA000

        ; Pass a pointer to the structure on the stack
        MOV     a1, sp


        ; BL    fsentry_branchtable[r8]
        MOV     lr, pc
        ADD     pc, pc, r8

        ; This is equivalent of 'SUB r10, r10, #0' + |_Lib$Reloc$Off$DP|
        DCD     |_Lib$Reloc$Off$DP| + &E24AA000

20      ; This label must be the 2nd instructions past the above ADD pc, pc, r8

        STMIA   sl, {v1, v2}            ; restore old reloc modifiers


        LDMFD   sp!, {r0-r7, sl, fp, ip, lr}

        ; set flags bits from lr

        [ :LNOT: No32bitCode
        MSR     CPSR_f, lr
        |
        TEQP    lr,  #0
        MOV     r0,  r0
        ]

        LDMFD   sp!, {r8, pc}


; in both these cases, the stack holds:  PSR (PC or CPSR), R8, claim PC

vector_continue
        LDR     r8, [sp], #4     ; restore stacked CPSR
        [ :LNOT: No32bitCode
        MSR      CPSR_f, r8
        |
        TEQP     r8, #0
        NOP
        ]
        LDMFD   sp!, {r8}
        MOV     pc,  lr          ; pass on call.


vector_claim
        ; set flags bits from lr - (ie. restore caller's flags)

        [ :LNOT: No32bitCode
        LDR     lr, [sp], #4     ; unstack CPSR
        MSR     CPSR_f, lr
        |
        TEQP    lr,  #0
        MOV     r0,  r0
        ADD     sp, sp, #4       ; junk veneer number and stacked CPSR
        ]
        LDMFD   sp!, {r8, pc}



fsentry_branchtable
        B       x_find
        B       x_findp
        B       x_args
        B       x_argsp
        B       x_file
        B       x_filep
        B       x_gbpb
        B       x_gbpbp
        B       x_fsc
        B       x_fscp
        B       x_bput
        B       x_bputp


        END
@


1.1
log
@Initial revision
@
text
@d15 1
a15 43
;->s.Interface



r0      RN      0
r1      RN      1
r2      RN      2
r3      RN      3
r4      RN      4
r5      RN      5
r6      RN      6
r7      RN      7
r8      RN      8
r9      RN      9
r10     RN     10
r11     RN     11
r12     RN     12
r13     RN     13
r14     RN     14
r15     RN     15

a1      RN      0
a2      RN      1
a3      RN      2
a4      RN      3

v1      RN      4
v2      RN      5
v3      RN      6
v4      RN      7
v5      RN      8
v6      RN      9

sl      RN     10
fp      RN     11
ip      RN     12
sp      RN     13
lr      RN     14
pc      RN     15

C_bit   *       1 :SHL: 29
V_bit   *       1 :SHL: 28

d20 5
a38 2


a52 2


d124 1
a124 1
        STMFD   sp!, {r8}
d127 4
a161 2
        CMP     r0,#0
        BEQ     vector_claim
d163 3
a167 5

        LDMFD   sp!, {r0-r7, sl, fp, ip, lr}
        LDR     r8,  [sp,#4]


d170 2
a171 3
        MOV     r12, sp
        STMFD   sp!, {r15}
        LDMIA   r12, {r10-r12,r15}
d173 1
a173 2
        MOV     r0, r0
        MOV     r0, r0
d176 1
a176 1
        ; returned from vector, start post processing 
d180 6
d188 1
a188 1
        AND     r8,  r8, #&FC000003  ;
d190 1
d192 5
d198 1
a198 2

        LDMFD   sp!, {r8}
d236 3
d241 1
d243 1
a243 2
        LDMFD   sp!, {r8}
        LDMFD   sp!, {pc}
d246 1
d249 7
a255 1
        LDMFD   sp!, {r0-r7, sl, fp, ip, lr}
d257 1
a257 2
        LDMFD   sp!, {r8}
        MOVS    pc,  lr
d261 1
a261 3
        LDMFD   sp!, {r0-r7, sl, fp, ip, lr}

        ; set flags bits from lr
d263 4
d269 3
a271 4

        LDMFD   sp!, {r8}
        LDMFD   sp!, {r8}
        LDMFD   sp!, {pc}
@


1.1.1.1
log
@Initial version.

@
text
@@
