[05/28 13:27:49      0s] 
[05/28 13:27:49      0s] Cadence Innovus(TM) Implementation System.
[05/28 13:27:49      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/28 13:27:49      0s] 
[05/28 13:27:49      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[05/28 13:27:49      0s] Options:	
[05/28 13:27:49      0s] Date:		Wed May 28 13:27:49 2025
[05/28 13:27:49      0s] Host:		bioeebeanie.bioeelocal (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (48cores*96cpus*Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz 16384KB)
[05/28 13:27:49      0s] OS:		Red Hat Enterprise Linux
[05/28 13:27:49      0s] 
[05/28 13:27:49      0s] License:
[05/28 13:27:49      0s] 		[13:27:49.494545] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

[05/28 13:27:49      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[05/28 13:27:49      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/28 13:27:53      2s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[05/28 13:28:21     20s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[05/28 13:28:30     24s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[05/28 13:28:30     24s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[05/28 13:28:30     24s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[05/28 13:28:30     24s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[05/28 13:28:30     24s] @(#)CDS: CPE v23.10-p004
[05/28 13:28:30     24s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[05/28 13:28:30     24s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[05/28 13:28:30     24s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[05/28 13:28:30     24s] @(#)CDS: RCDB 11.15.0
[05/28 13:28:30     24s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[05/28 13:28:30     24s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[05/28 13:28:30     24s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[05/28 13:28:30     24s] Create and set the environment variable TMPDIR to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ.

[05/28 13:28:30     24s] Change the soft stacksize limit to 0.2%RAM (1208 mbytes). Set global soft_stack_size_limit to change the value.
[05/28 13:28:34     26s] 
[05/28 13:28:34     26s] **INFO:  MMMC transition support version v31-84 
[05/28 13:28:34     26s] 
[05/28 13:28:34     26s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/28 13:28:34     26s] <CMD> suppressMessage ENCEXT-2799
[05/28 13:28:34     26s] <CMD> getVersion
[05/28 13:28:35     26s] [INFO] Loading PVS 23.10 fill procedures
[05/28 13:28:36     27s] <CMD> win
[05/28 13:31:08     58s] <CMD> setDesignMode -process 22
[05/28 13:31:08     58s] ##  Process: 22            (User Set)               
[05/28 13:31:08     58s] ##     Node: (not set)                           
[05/28 13:31:08     58s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/28 13:31:08     58s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/28 13:31:08     58s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/28 13:31:08     58s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/28 13:31:08     58s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/28 13:31:08     58s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/28 13:31:08     58s] <CMD> set_message -id IMPLF-200 -suppress
[05/28 13:31:08     58s] <CMD> set_message -id IMPLF-201 -suppress
[05/28 13:31:08     58s] <CMD> set_message -id IMPFP-3961 -suppress
[05/28 13:31:08     58s] <CMD> set_message -id IMPSP-9025 -suppress
[05/28 13:31:08     58s] <CMD> setDesignMode -process 22
[05/28 13:31:08     58s] ##  Process: 22            (User Set)               
[05/28 13:31:08     58s] ##     Node: (not set)                           
[05/28 13:31:08     58s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/28 13:31:08     58s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/28 13:31:08     58s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/28 13:31:08     58s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/28 13:31:08     58s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/28 13:31:08     58s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/28 13:31:08     58s] <CMD> set init_gnd_net gnd
[05/28 13:31:08     58s] <CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
[05/28 13:31:08     58s] <CMD> set init_design_settop 0
[05/28 13:31:08     58s] <CMD> set init_verilog ../../dc/TOP/TOP.v
[05/28 13:31:08     58s] <CMD> set init_mmmc_file ../scripts/mmmc_setup.tcl
[05/28 13:31:08     58s] <CMD> set init_pwr_net vdd
[05/28 13:31:08     58s] <CMD> init_design -setup view_slow_mission -hold view_fast_mission
[05/28 13:31:08     58s] #% Begin Load MMMC data ... (date=05/28 13:31:08, mem=1509.8M)
[05/28 13:31:08     58s] #% End Load MMMC data ... (date=05/28 13:31:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1510.8M, current mem=1510.8M)
[05/28 13:31:08     58s] INFO: New setup and hold views overwrite old settings during design initialization
[05/28 13:31:08     58s] 
[05/28 13:31:08     58s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...
[05/28 13:31:08     58s] 
[05/28 13:31:08     58s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...
[05/28 13:31:08     58s] 
[05/28 13:31:08     58s] Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
[05/28 13:31:08     58s] Set DBUPerIGU to M1 pitch 116.
[05/28 13:31:09     58s] [13:31:09.026227] Periodic Lic check successful
[13:31:09.026249] Feature usage summary:
[13:31:09.026250] Innovus_Impl_System
[13:31:09.026258] Innovus_20nm_Opt

[05/28 13:31:09     58s] This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
[05/28 13:31:09     58s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[05/28 13:31:09     59s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/28 13:31:09     59s] Loading view definition file from ../scripts/mmmc_setup.tcl
[05/28 13:31:09     59s] Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/28 13:31:45     96s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/28 13:31:53    104s] Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[05/28 13:31:53    104s] Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
[05/28 13:32:40    151s] Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
[05/28 13:32:43    152s] Ending "PreSetAnalysisView" (total cpu=0:01:33, real=0:01:34, peak res=3172.6M, current mem=1736.8M)
[05/28 13:32:43    152s] *** End library_loading (cpu=1.56min, real=1.57min, mem=301.1M, fe_cpu=2.56min, fe_real=4.90min, fe_mem=2080.7M) ***
[05/28 13:32:43    152s] #% Begin Load netlist data ... (date=05/28 13:32:43, mem=1736.8M)
[05/28 13:32:43    152s] *** Begin netlist parsing (mem=2080.7M) ***
[05/28 13:32:43    152s] Created 1371 new cells from 2 timing libraries.
[05/28 13:32:43    152s] Reading netlist ...
[05/28 13:32:43    152s] Backslashed names will retain backslash and a trailing blank character.
[05/28 13:32:43    152s] Reading verilog netlist '../../dc/TOP/TOP.v'
[05/28 13:32:43    152s] 
[05/28 13:32:43    152s] *** Memory Usage v#2 (Current mem = 2080.684M, initial mem = 812.863M) ***
[05/28 13:32:43    152s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2080.7M) ***
[05/28 13:32:43    152s] #% End Load netlist data ... (date=05/28 13:32:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1789.2M, current mem=1789.2M)
[05/28 13:32:43    152s] Top level cell is TOP.
[05/28 13:32:45    154s] Hooked 2742 DB cells to tlib cells.
[05/28 13:32:45    154s] Ending "BindLib:" (total cpu=0:00:01.6, real=0:00:02.0, peak res=2592.3M, current mem=2592.3M)
[05/28 13:32:45    154s] Starting recursive module instantiation check.
[05/28 13:32:45    154s] No recursion found.
[05/28 13:32:45    154s] Building hierarchical netlist for Cell TOP ...
[05/28 13:32:45    154s] ***** UseNewTieNetMode *****.
[05/28 13:32:45    154s] *** Netlist is unique.
[05/28 13:32:45    154s] Setting Std. cell height to 540 DBU (smallest netlist inst).
[05/28 13:32:45    154s] ** info: there are 2743 modules.
[05/28 13:32:45    154s] ** info: there are 1382 stdCell insts.
[05/28 13:32:45    154s] ** info: there are 0 insts with no signal pins.
[05/28 13:32:45    154s] 
[05/28 13:32:45    154s] *** Memory Usage v#2 (Current mem = 2262.109M, initial mem = 812.863M) ***
[05/28 13:32:45    154s] 
[05/28 13:32:45    154s] Honor LEF defined pitches for advanced node
[05/28 13:32:45    154s] Start create_tracks
[05/28 13:32:46    155s] Extraction setup Started for TopCell TOP 
[05/28 13:32:46    155s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/28 13:32:46    155s] eee: __QRC_SADV_USE_LE__ is set 0
[05/28 13:32:48    157s] Generating auto layer map file.
[05/28 13:32:48    157s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/28 13:32:48    157s] eee:        1	      M1	        5	         m1	Metal          
[05/28 13:32:48    157s] eee:       34	      V1	        6	         v1	Via            
[05/28 13:32:48    157s] eee:        2	      M2	        7	         m2	Metal          
[05/28 13:32:48    157s] eee:       35	      AY	        8	         ay	Via            
[05/28 13:32:48    157s] eee:        3	      C1	        9	         c1	Metal          
[05/28 13:32:48    157s] eee:       36	      A1	       10	         a1	Via            
[05/28 13:32:48    157s] eee:        4	      C2	       11	         c2	Metal          
[05/28 13:32:48    157s] eee:       37	      A2	       12	         a2	Via            
[05/28 13:32:48    157s] eee:        5	      C3	       13	         c3	Metal          
[05/28 13:32:48    157s] eee:       38	      A3	       14	         a3	Via            
[05/28 13:32:48    157s] eee:        6	      C4	       15	         c4	Metal          
[05/28 13:32:48    157s] eee:       39	      A4	       16	         a4	Via            
[05/28 13:32:48    157s] eee:        7	      C5	       17	         c5	Metal          
[05/28 13:32:48    157s] eee:       40	      YS	       18	         ys	Via            
[05/28 13:32:48    157s] eee:        8	      JA	       19	         ja	Metal          
[05/28 13:32:48    157s] eee:       41	      JV	       20	         jv	Via            
[05/28 13:32:48    157s] eee:        9	      QA	       21	         qa	Metal          
[05/28 13:32:48    157s] eee:       42	      JW	       22	         jw	Via            
[05/28 13:32:48    157s] eee:       10	      QB	       23	         qb	Metal          
[05/28 13:32:48    157s] eee:       43	      VV	       24	         vv	Via            
[05/28 13:32:48    157s] eee:       11	      LB	       25	         lb	Metal          
[05/28 13:32:48    157s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 13:32:48    157s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/28 13:32:48    157s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/28 13:32:48    157s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/28 13:32:49    158s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 13:32:49    158s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/28 13:32:49    158s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/28 13:32:49    158s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/28 13:32:49    158s] eee: Save / Restore of RC patterns enabled 
[05/28 13:32:49    158s] eee: Pattern meta data file doesn't exist
[05/28 13:32:49    158s] eee: Pattern data restore failed for 2 tech files
[05/28 13:32:49    158s] eee: Pattern extraction started for 2 tech files
[05/28 13:32:49    158s] Importing multi-corner technology file(s) for preRoute extraction...
[05/28 13:32:49      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 13:32:51      1s] Generating auto layer map file.
[05/28 13:32:51      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/28 13:32:51      1s] eee:        1	      M1	        5	         m1	Metal          
[05/28 13:32:51      1s] eee:       34	      V1	        6	         v1	Via            
[05/28 13:32:51      1s] eee:        2	      M2	        7	         m2	Metal          
[05/28 13:32:51      1s] eee:       35	      AY	        8	         ay	Via            
[05/28 13:32:51      1s] eee:        3	      C1	        9	         c1	Metal          
[05/28 13:32:51      1s] eee:       36	      A1	       10	         a1	Via            
[05/28 13:32:51      1s] eee:        4	      C2	       11	         c2	Metal          
[05/28 13:32:51      1s] eee:       37	      A2	       12	         a2	Via            
[05/28 13:32:51      1s] eee:        5	      C3	       13	         c3	Metal          
[05/28 13:32:51      1s] eee:       38	      A3	       14	         a3	Via            
[05/28 13:32:51      1s] eee:        6	      C4	       15	         c4	Metal          
[05/28 13:32:51      1s] eee:       39	      A4	       16	         a4	Via            
[05/28 13:32:51      1s] eee:        7	      C5	       17	         c5	Metal          
[05/28 13:32:51      1s] eee:       40	      YS	       18	         ys	Via            
[05/28 13:32:51      1s] eee:        8	      JA	       19	         ja	Metal          
[05/28 13:32:51      1s] eee:       41	      JV	       20	         jv	Via            
[05/28 13:32:51      1s] eee:        9	      QA	       21	         qa	Metal          
[05/28 13:32:51      1s] eee:       42	      JW	       22	         jw	Via            
[05/28 13:32:51      1s] eee:       10	      QB	       23	         qb	Metal          
[05/28 13:32:51      1s] eee:       43	      VV	       24	         vv	Via            
[05/28 13:32:51      1s] eee:       11	      LB	       25	         lb	Metal          

[05/28 13:33:04      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 13:33:05      1s] Generating auto layer map file.
[05/28 13:33:05      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/28 13:33:05      1s] eee:        1	      M1	        5	         m1	Metal          
[05/28 13:33:05      1s] eee:       34	      V1	        6	         v1	Via            
[05/28 13:33:05      1s] eee:        2	      M2	        7	         m2	Metal          
[05/28 13:33:05      1s] eee:       35	      AY	        8	         ay	Via            
[05/28 13:33:05      1s] eee:        3	      C1	        9	         c1	Metal          
[05/28 13:33:05      1s] eee:       36	      A1	       10	         a1	Via            
[05/28 13:33:05      1s] eee:        4	      C2	       11	         c2	Metal          
[05/28 13:33:05      1s] eee:       37	      A2	       12	         a2	Via            
[05/28 13:33:05      1s] eee:        5	      C3	       13	         c3	Metal          
[05/28 13:33:05      1s] eee:       38	      A3	       14	         a3	Via            
[05/28 13:33:05      1s] eee:        6	      C4	       15	         c4	Metal          
[05/28 13:33:05      1s] eee:       39	      A4	       16	         a4	Via            
[05/28 13:33:05      1s] eee:        7	      C5	       17	         c5	Metal          
[05/28 13:33:05      1s] eee:       40	      YS	       18	         ys	Via            
[05/28 13:33:05      1s] eee:        8	      JA	       19	         ja	Metal          
[05/28 13:33:05      1s] eee:       41	      JV	       20	         jv	Via            
[05/28 13:33:05      1s] eee:        9	      QA	       21	         qa	Metal          
[05/28 13:33:05      1s] eee:       42	      JW	       22	         jw	Via            
[05/28 13:33:05      1s] eee:       10	      QB	       23	         qb	Metal          
[05/28 13:33:05      1s] eee:       43	      VV	       24	         vv	Via            
[05/28 13:33:05      1s] eee:       11	      LB	       25	         lb	Metal          

[05/28 13:33:18    167s] eee: Pattern extraction completed
[05/28 13:33:18    167s] Completed (cpu: 0:00:11.2 real: 0:00:32.0)
[05/28 13:33:18    167s] Set Shrink Factor to 1.00000
[05/28 13:33:18    167s] Summary of Active RC-Corners : 
[05/28 13:33:18    167s]  
[05/28 13:33:18    167s]  Analysis View: view_slow_mission
[05/28 13:33:18    167s]     RC-Corner Name        : rc_slow
[05/28 13:33:18    167s]     RC-Corner Index       : 0
[05/28 13:33:18    167s]     RC-Corner Temperature : 25 Celsius
[05/28 13:33:18    167s]     RC-Corner Cap Table   : ''
[05/28 13:33:18    167s]     RC-Corner PreRoute Res Factor         : 1
[05/28 13:33:18    167s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 13:33:18    167s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 13:33:18    167s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 13:33:18    167s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 13:33:18    167s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 13:33:18    167s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 13:33:18    167s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 13:33:18    167s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 13:33:18    167s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/28 13:33:18    167s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
[05/28 13:33:18    167s]  
[05/28 13:33:18    167s]  Analysis View: view_fast_mission
[05/28 13:33:18    167s]     RC-Corner Name        : rc_fast
[05/28 13:33:18    167s]     RC-Corner Index       : 1
[05/28 13:33:18    167s]     RC-Corner Temperature : 25 Celsius
[05/28 13:33:18    167s]     RC-Corner Cap Table   : ''
[05/28 13:33:18    167s]     RC-Corner PreRoute Res Factor         : 1
[05/28 13:33:18    167s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 13:33:18    167s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 13:33:18    167s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 13:33:18    167s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 13:33:18    167s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 13:33:18    167s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 13:33:18    167s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 13:33:18    167s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 13:33:18    167s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/28 13:33:18    167s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
[05/28 13:33:18    167s] Technology file '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile' associated with first view 'view_slow_mission' will be used as the primary corner for the multi-corner extraction.
[05/28 13:33:18    167s] eee: RC Grid memory allocated = 6468 (7 X 7 X 11 X 12b)
[05/28 13:33:18    167s] Updating RC Grid density data for preRoute extraction ...
[05/28 13:33:18    167s] eee: pegSigSF=1.070000
[05/28 13:33:18    167s] Initializing multi-corner resistance tables ...
[05/28 13:33:18    167s] eee: Grid unit RC data computation started
[05/28 13:33:18    167s] eee: Grid unit RC data computation completed
[05/28 13:33:18    167s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:33:18    167s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:33:18    167s] eee: LAM-FP: thresh=1 ; dimX=352.300000 ; dimY=351.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 13:33:18    167s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 13:33:18    167s] eee: NetCapCache creation started. (Current Mem: 2531.953M) 
[05/28 13:33:18    167s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2531.953M) 
[05/28 13:33:18    167s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(28.184000, 28.080000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (6 X 6)
[05/28 13:33:18    167s] eee: Metal Layers Info:
[05/28 13:33:18    167s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:33:18    167s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 13:33:18    167s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:33:18    167s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 13:33:18    167s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 13:33:18    167s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 13:33:18    167s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 13:33:18    167s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 13:33:18    167s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 13:33:18    167s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 13:33:18    167s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 13:33:18    167s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 13:33:18    167s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 13:33:18    167s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 13:33:18    167s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:33:18    167s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 13:33:18    167s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/28 13:33:18    167s] *Info: initialize multi-corner CTS.
[05/28 13:33:21    168s] Ending "SetAnalysisView" (total cpu=0:00:01.5, real=0:00:03.0, peak res=2947.6M, current mem=1979.1M)
[05/28 13:33:22    169s] Reading timing constraints file '../../dc/TOP/report/con.sdc' ...
[05/28 13:33:22    169s] Current (total cpu=0:02:51, real=0:05:33, peak res=3172.6M, current mem=2552.9M)
[05/28 13:33:22    169s] INFO (CTE): Constraints read successfully.
[05/28 13:33:22    169s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2565.2M, current mem=2565.2M)
[05/28 13:33:22    169s] Current (total cpu=0:02:51, real=0:05:33, peak res=3172.6M, current mem=2565.2M)
[05/28 13:33:22    169s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:33:22    169s] 
[05/28 13:33:22    169s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:33:22    169s] Summary for sequential cells identification: 
[05/28 13:33:22    169s]   Identified SBFF number: 299
[05/28 13:33:22    169s]   Identified MBFF number: 75
[05/28 13:33:22    169s]   Identified SB Latch number: 22
[05/28 13:33:22    169s]   Identified MB Latch number: 0
[05/28 13:33:22    169s]   Not identified SBFF number: 15
[05/28 13:33:22    169s]   Not identified MBFF number: 0
[05/28 13:33:22    169s]   Not identified SB Latch number: 0
[05/28 13:33:22    169s]   Not identified MB Latch number: 0
[05/28 13:33:22    169s]   Number of sequential cells which are not FFs: 45
[05/28 13:33:22    169s] Total number of combinational cells: 890
[05/28 13:33:22    169s] Total number of sequential cells: 456
[05/28 13:33:22    169s] Total number of tristate cells: 0
[05/28 13:33:22    169s] Total number of level shifter cells: 0
[05/28 13:33:22    169s] Total number of power gating cells: 0
[05/28 13:33:22    169s] Total number of isolation cells: 0
[05/28 13:33:22    169s] Total number of power switch cells: 0
[05/28 13:33:22    169s] Total number of pulse generator cells: 0
[05/28 13:33:22    169s] Total number of always on buffers: 0
[05/28 13:33:22    169s] Total number of retention cells: 0
[05/28 13:33:22    169s] Total number of physical cells: 25
[05/28 13:33:22    169s] List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
[05/28 13:33:22    169s] Total number of usable buffers: 48
[05/28 13:33:22    169s] List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
[05/28 13:33:22    169s] Total number of unusable buffers: 4
[05/28 13:33:22    169s] List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
[05/28 13:33:22    169s] Total number of usable inverters: 37
[05/28 13:33:22    169s] List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
[05/28 13:33:22    169s] Total number of unusable inverters: 3
[05/28 13:33:22    169s] List of identified usable delay cells:
[05/28 13:33:22    169s] Total number of identified usable delay cells: 0
[05/28 13:33:22    169s] List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
[05/28 13:33:22    169s] Total number of identified unusable delay cells: 44
[05/28 13:33:22    169s] 
[05/28 13:33:22    169s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/28 13:33:22    169s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[05/28 13:33:22    169s] 
[05/28 13:33:22    169s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:33:22    169s] 
[05/28 13:33:22    169s] TimeStamp Deleting Cell Server End ...
[05/28 13:33:22    169s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2595.4M, current mem=2595.4M)
[05/28 13:33:22    169s] 
[05/28 13:33:22    169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:33:22    169s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:33:22    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:33:22    169s] Summary for sequential cells identification: 
[05/28 13:33:22    169s]   Identified SBFF number: 299
[05/28 13:33:22    169s]   Identified MBFF number: 75
[05/28 13:33:22    169s]   Identified SB Latch number: 22
[05/28 13:33:22    169s]   Identified MB Latch number: 0
[05/28 13:33:22    169s]   Not identified SBFF number: 15
[05/28 13:33:22    169s]   Not identified MBFF number: 0
[05/28 13:33:22    169s]   Not identified SB Latch number: 0
[05/28 13:33:22    169s]   Not identified MB Latch number: 0
[05/28 13:33:22    169s]   Number of sequential cells which are not FFs: 45
[05/28 13:33:22    170s]  Visiting view : view_slow_mission
[05/28 13:33:22    170s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:33:22    170s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:33:22    170s]  Visiting view : view_fast_mission
[05/28 13:33:22    170s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:33:22    170s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:33:22    170s] TLC MultiMap info (StdDelay):
[05/28 13:33:22    170s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:33:22    170s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:33:22    170s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:33:22    170s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:33:22    170s]  Setting StdDelay to: 6.1ps
[05/28 13:33:22    170s] 
[05/28 13:33:22    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:33:22    170s] 
[05/28 13:33:22    170s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:33:22    170s] 
[05/28 13:33:22    170s] TimeStamp Deleting Cell Server End ...
[05/28 13:33:22    170s] 
[05/28 13:33:22    170s] *** Summary of all messages that are not suppressed in this session:
[05/28 13:33:22    170s] Severity  ID               Count  Summary                                  
[05/28 13:33:22    170s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/28 13:33:22    170s] *** Message Summary: 42 warning(s), 0 error(s)
[05/28 13:33:22    170s] 
[05/28 13:33:22    170s] <CMD> getIoFlowFlag
[05/28 13:33:22    170s] <CMD> setIoFlowFlag 0
[05/28 13:33:22    170s] <CMD> floorPlan -site GF22_DST -s 60 60 4 4 4 4 -r 1.0 0.5
[05/28 13:33:22    170s] **ERROR: (IMPTCM-67):	Option -s and -r are mutually exclusive. Check if more than one options that are mutually exclusive were given or if an invalid option was given.

[05/28 13:36:15    206s] <CMD> floorPlan -site GF22_DST -r 1.0 0.5 4 4 4 4
[05/28 13:36:15    206s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :4.06
[05/28 13:36:15    206s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :4.06
[05/28 13:36:15    206s] Adjusting core size to PlacementGrid : width :33.64 height : 32.96
[05/28 13:36:15    206s] 
[05/28 13:36:15    206s] Honor LEF defined pitches for advanced node
[05/28 13:36:15    206s] Start create_tracks
[05/28 13:36:15    206s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/28 13:36:34    211s] <CMD> uiSetTool select
[05/28 13:36:34    211s] <CMD> getIoFlowFlag
[05/28 13:36:34    211s] <CMD> fit
[05/28 13:36:35    211s] 
[05/28 13:36:35    211s] Honor LEF defined pitches for advanced node
[05/28 13:36:35    211s] Start create_tracks
[05/28 13:36:35    211s] TRACKS Y 5200 DO 10 STEP 3600 LAYER  LB ;  
[05/28 13:36:35    211s] TRACKS X 3658 DO 11 STEP 3600 LAYER  LB ;  
[05/28 13:36:35    211s] TRACKS X 1660 DO 17 STEP 2400 LAYER  QB ;  
[05/28 13:36:35    211s] TRACKS Y 1600 DO 17 STEP 2400 LAYER  QB ;  
[05/28 13:36:35    211s] TRACKS Y 1600 DO 17 STEP 2400 LAYER  QA ;  
[05/28 13:36:35    211s] TRACKS X 1660 DO 17 STEP 2400 LAYER  QA ;  
[05/28 13:36:35    211s] TRACKS X 100 DO 463 STEP 90 LAYER  JA ;  
[05/28 13:36:35    211s] TRACKS Y 1300 DO 45 STEP 900 LAYER  JA ;  
[05/28 13:36:35    211s] TRACKS Y 130 DO 454 STEP 90 LAYER  C5 ;  
[05/28 13:36:35    211s] TRACKS X 100 DO 463 STEP 90 LAYER  C5 ;  
[05/28 13:36:35    211s] TRACKS X 100 DO 463 STEP 90 LAYER  C4 ;  
[05/28 13:36:35    211s] TRACKS Y 130 DO 454 STEP 90 LAYER  C4 ;  
[05/28 13:36:35    211s] TRACKS Y 130 DO 454 STEP 90 LAYER  C3 ;  
[05/28 13:36:35    211s] TRACKS X 100 DO 463 STEP 90 LAYER  C3 ;  
[05/28 13:36:35    211s] TRACKS X 100 DO 463 STEP 90 LAYER  C2 ;  
[05/28 13:36:35    211s] TRACKS Y 130 DO 454 STEP 90 LAYER  C2 ;  
[05/28 13:36:35    211s] TRACKS Y 130 DO 454 STEP 90 LAYER  C1 ;  
[05/28 13:36:35    211s] TRACKS X 100 DO 463 STEP 90 LAYER  C1 ;  
[05/28 13:36:35    211s] TRACKS X 60 DO 522 STEP 80 LAYER  M2 ;  
[05/28 13:36:35    211s] TRACKS Y 80 DO 511 STEP 80 LAYER  M2 ;  
[05/28 13:36:35    211s] TRACKS Y 80 DO 511 STEP 80 LAYER  M1 ;  
[05/28 13:36:35    211s] TRACKS X 58 DO 360 STEP 116 LAYER  M1 ;  
[05/28 13:36:35    211s] M1 pitch=116 (min=80) [80 130]  80  116  0  58 
[05/28 13:36:35    211s] M2 pitch=80 (min=80) [80 140]  80  80  80  80 
[05/28 13:36:35    211s] M3 pitch=90 (min=90) [90 151]  90  90  0  0 
[05/28 13:36:35    211s] M4 pitch=90 (min=90) [90 193]  90  90  0  0 
[05/28 13:36:35    211s] M5 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/28 13:36:35    211s] M6 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/28 13:36:35    211s] M7 pitch=90 (min=90) [90 293]  90  90  0  0 
[05/28 13:36:35    211s] M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
[05/28 13:36:35    211s] M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
[05/28 13:36:35    211s] M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
[05/28 13:36:35    211s] M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
[05/28 13:36:43    213s] <CMD> clearGlobalNets
[05/28 13:36:43    213s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
[05/28 13:36:43    213s] 1382 new pwr-pin connections were made to global net 'vdd'.
[05/28 13:36:43    213s] <CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
[05/28 13:36:43    213s] 1382 new gnd-pin connections were made to global net 'gnd'.
[05/28 13:36:44    213s] <CMD> applyGlobalNets
[05/28 13:36:44    213s] *** Checked 2 GNC rules.
[05/28 13:36:44    213s] *** Applying global-net connections...
[05/28 13:36:44    213s] 1382 new pwr-pin connections were made to global net 'vdd'.
[05/28 13:36:44    213s] 1382 new gnd-pin connections were made to global net 'gnd'.
[05/28 13:36:44    213s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/28 13:36:51    214s] <CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 1.0 -spacing 0.4 -offset 0.4
[05/28 13:36:51    214s] #% Begin addRing (date=05/28 13:36:51, mem=2599.0M)
[05/28 13:36:51    214s] 
[05/28 13:36:51    214s] 
[05/28 13:36:51    214s] viaInitial starts at Wed May 28 13:36:51 2025
viaInitial ends at Wed May 28 13:36:51 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2707.6M)
[05/28 13:36:51    214s] Ring generation is complete.
[05/28 13:36:51    214s] vias are now being generated.
[05/28 13:36:51    214s] addRing created 8 wires.
[05/28 13:36:51    214s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/28 13:36:51    214s] +--------+----------------+----------------+
[05/28 13:36:51    214s] |  Layer |     Created    |     Deleted    |
[05/28 13:36:51    214s] +--------+----------------+----------------+
[05/28 13:36:51    214s] |   M1   |        4       |       NA       |
[05/28 13:36:51    214s] |   V1   |        8       |        0       |
[05/28 13:36:51    214s] |   M2   |        4       |       NA       |
[05/28 13:36:51    214s] +--------+----------------+----------------+
[05/28 13:36:51    214s] #% End addRing (date=05/28 13:36:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2601.1M, current mem=2601.1M)
[05/28 13:36:53    215s] <CMD> sroute -nets {vdd gnd}
[05/28 13:36:53    215s] #% Begin sroute (date=05/28 13:36:53, mem=2601.0M)
[05/28 13:36:53    215s] *** Begin SPECIAL ROUTE on Wed May 28 13:36:53 2025 ***
[05/28 13:36:53    215s] SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2
[05/28 13:36:53    215s] SPECIAL ROUTE ran on machine: bioeebeanie.bioeelocal (Linux 3.10.0-1160.66.1.el7.x86_64 Xeon 2.69Ghz)
[05/28 13:36:53    215s] 
[05/28 13:36:53    215s] Begin option processing ...
[05/28 13:36:53    215s] srouteConnectPowerBump set to false
[05/28 13:36:53    215s] routeSelectNet set to "vdd gnd"
[05/28 13:36:53    215s] routeSpecial set to true
[05/28 13:36:53    215s] srouteConnectConverterPin set to false
[05/28 13:36:53    215s] srouteFollowCorePinEnd set to 3
[05/28 13:36:53    215s] srouteJogControl set to "preferWithChanges differentLayer"
[05/28 13:36:53    215s] sroutePadPinAllPorts set to true
[05/28 13:36:53    215s] sroutePreserveExistingRoutes set to true
[05/28 13:36:53    215s] srouteRoutePowerBarPortOnBothDir set to true
[05/28 13:36:53    215s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1057.00 megs.
[05/28 13:36:53    215s] 
[05/28 13:36:53    215s] Reading DB technology information...
[05/28 13:36:53    215s] Finished reading DB technology information.
[05/28 13:36:53    215s] Reading floorplan and netlist information...
[05/28 13:36:53    215s] Finished reading floorplan and netlist information.
[05/28 13:36:53    215s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/28 13:36:54    216s] Read in 23 layers, 11 routing layers, 1 overlap layer
[05/28 13:36:54    216s] Read in 1371 macros, 58 used
[05/28 13:36:54    216s] Read in 56 components
[05/28 13:36:54    216s]   56 core components: 56 unplaced, 0 placed, 0 fixed
[05/28 13:36:54    216s] Read in 12 logical pins
[05/28 13:36:54    216s] Read in 12 nets
[05/28 13:36:54    216s] Read in 2 special nets, 2 routed
[05/28 13:36:54    216s] Read in 112 terminals
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/28 13:36:54    216s] **WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
[05/28 13:36:54    216s] To increase the message display limit, refer to the product command reference manual.
[05/28 13:36:54    216s] 2 nets selected.
[05/28 13:36:54    216s] 
[05/28 13:36:54    216s] Begin power routing ...
[05/28 13:36:54    216s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/28 13:36:54    216s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:36:54    216s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:36:54    216s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/28 13:36:54    216s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/28 13:36:54    216s] Type 'man IMPSR-1256' for more detail.
[05/28 13:36:54    216s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/28 13:36:54    216s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/28 13:36:54    216s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/28 13:36:54    216s] Type 'man IMPSR-1256' for more detail.
[05/28 13:36:54    216s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/28 13:36:54    216s] CPU time for vdd FollowPin 0 seconds
[05/28 13:36:54    216s] CPU time for gnd FollowPin 0 seconds
[05/28 13:36:54    216s]   Number of IO ports routed: 0
[05/28 13:36:54    216s]   Number of Block ports routed: 0
[05/28 13:36:54    216s]   Number of Stripe ports routed: 0
[05/28 13:36:54    216s]   Number of Core ports routed: 124
[05/28 13:36:54    216s]   Number of Pad ports routed: 0
[05/28 13:36:54    216s]   Number of Power Bump ports routed: 0
[05/28 13:36:54    216s]   Number of Followpin connections: 62
[05/28 13:36:54    216s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1112.00 megs.
[05/28 13:36:54    216s] 
[05/28 13:36:54    216s] 
[05/28 13:36:54    216s] 
[05/28 13:36:54    216s]  Begin updating DB with routing results ...
[05/28 13:36:54    216s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/28 13:36:54    216s] Pin and blockage extraction finished
[05/28 13:36:54    216s] 
[05/28 13:36:54    216s] sroute created 186 wires.
[05/28 13:36:54    216s] ViaGen created 124 vias, deleted 0 via to avoid violation.
[05/28 13:36:54    216s] +--------+----------------+----------------+
[05/28 13:36:54    216s] |  Layer |     Created    |     Deleted    |
[05/28 13:36:54    216s] +--------+----------------+----------------+
[05/28 13:36:54    216s] |   M1   |       186      |       NA       |
[05/28 13:36:54    216s] |   V1   |       124      |        0       |
[05/28 13:36:54    216s] +--------+----------------+----------------+
[05/28 13:36:54    216s] #% End sroute (date=05/28 13:36:54, total cpu=0:00:01.3, real=0:00:01.0, peak res=2635.2M, current mem=2635.2M)
[05/28 13:37:13    220s] <CMD> timeDesign -preplace -hold
[05/28 13:37:13    220s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:03:41.7/0:09:20.2 (0.4), mem = 2765.0M
[05/28 13:37:13    220s] Set Using Default Delay Limit as 101.
[05/28 13:37:13    220s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/28 13:37:13    220s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/28 13:37:13    220s] Set Default Net Delay as 0 ps.
[05/28 13:37:13    220s] Set Default Net Load as 0 pF. 
[05/28 13:37:13    220s] Set Default Input Pin Transition as 1 ps.
[05/28 13:37:13    220s] INFO: setAnalysisMode clkSrcPath true -> false
[05/28 13:37:13    220s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[05/28 13:37:13    220s] INFO: setAnalysisMode checkType setup -> hold
[05/28 13:37:13    220s] Effort level <high> specified for reg2reg path_group
[05/28 13:37:14    221s] Cell TOP LLGs are deleted
[05/28 13:37:14    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:37:14    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:37:14    221s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2777.1M, EPOCH TIME: 1748453834.342000
[05/28 13:37:14    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:37:14    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:37:14    221s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2777.1M, EPOCH TIME: 1748453834.342572
[05/28 13:37:14    221s] Max number of tech site patterns supported in site array is 256.
[05/28 13:37:14    221s] Core basic site is GF22_DST
[05/28 13:37:14    221s] DP-Init: Signature of floorplan is 8a2d41b3c91f4f0. Signature of routing blockage is fbd16870fb10e77e.
[05/28 13:37:14    221s] After signature check, allow fast init is false, keep pre-filter is false.
[05/28 13:37:14    221s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 13:37:14    221s] Use non-trimmed site array because memory saving is not enough.
[05/28 13:37:14    221s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:37:14    221s] SiteArray: use 159,744 bytes
[05/28 13:37:14    221s] SiteArray: current memory after site array memory allocation 2777.2M
[05/28 13:37:14    221s] SiteArray: FP blocked sites are writable
[05/28 13:37:14    221s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7efda5110740.
[05/28 13:37:14    221s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 1 thread pools are available.
[05/28 13:37:14    221s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2905.2M, EPOCH TIME: 1748453834.546935
[05/28 13:37:14    221s] Process 186 wires and vias for routing blockage analysis
[05/28 13:37:14    221s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2905.2M, EPOCH TIME: 1748453834.547083
[05/28 13:37:14    221s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:37:14    221s] Atter site array init, number of instance map data is 0.
[05/28 13:37:14    221s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.290, REAL:0.282, MEM:2913.2M, EPOCH TIME: 1748453834.624771
[05/28 13:37:14    221s] 
[05/28 13:37:14    221s] Scanning PG Shapes for Pre-Colorizing...Done.
[05/28 13:37:14    221s] 
[05/28 13:37:14    221s]  Pre_CCE_Colorizing is not ON! (0:0:1371:0)
[05/28 13:37:14    221s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.290, REAL:0.284, MEM:2914.2M, EPOCH TIME: 1748453834.626397
[05/28 13:37:14    221s] Cell TOP LLGs are deleted
[05/28 13:37:14    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:37:14    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:37:14    221s] OPTC: user 20.0
[05/28 13:37:14    221s] Starting delay calculation for Hold views
[05/28 13:37:15    222s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 13:37:16    223s] AAE DB initialization (MEM=2925.79 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 13:37:16    223s] #################################################################################
[05/28 13:37:16    223s] # Design Stage: PreRoute
[05/28 13:37:16    223s] # Design Name: TOP
[05/28 13:37:16    223s] # Design Mode: 22nm
[05/28 13:37:16    223s] # Analysis Mode: MMMC Non-OCV 
[05/28 13:37:16    223s] # Parasitics Mode: No SPEF/RCDB 
[05/28 13:37:16    223s] # Signoff Settings: SI Off 
[05/28 13:37:16    223s] #################################################################################
[05/28 13:37:16    223s] Calculate delays in BcWc mode...
[05/28 13:37:16    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 2945.6M, InitMEM = 2943.6M)
[05/28 13:37:16    223s] Start delay calculation (fullDC) (1 T). (MEM=3085.1)
[05/28 13:37:16    223s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 13:37:16    223s] Start AAE Lib Loading. (MEM=2945.58)
[05/28 13:37:16    223s] End AAE Lib Loading. (MEM=3165.66 CPU=0:00:00.2 Real=0:00:00.0)
[05/28 13:37:16    223s] End AAE Lib Interpolated Model. (MEM=3165.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:37:20    225s] Total number of fetched objects 1403
[05/28 13:37:20    225s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:37:20    225s] End delay calculation. (MEM=2574.38 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 13:37:24    227s] End delay calculation (fullDC). (MEM=2524.86 CPU=0:00:04.0 REAL=0:00:08.0)
[05/28 13:37:24    227s] *** CDM Built up (cpu=0:00:04.0  real=0:00:08.0  mem= 3068.1M) ***
[05/28 13:37:24    227s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:10.0 totSessionCpu=0:03:49 mem=3068.1M)
[05/28 13:37:25    227s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.070  | -0.108  |
|           TNS (ns):| -23.456 | -11.623 | -13.132 |
|    Violating Paths:|   450   |   221   |   256   |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 49.994%
------------------------------------------------------------------

[05/28 13:37:25    227s] Resetting back High Fanout Nets as non-ideal
[05/28 13:37:25    227s] Set Using Default Delay Limit as 1000.
[05/28 13:37:25    227s] Set Default Net Delay as 1000 ps.
[05/28 13:37:25    227s] Set Default Input Pin Transition as 0.1 ps.
[05/28 13:37:25    227s] Set Default Net Load as 0.5 pF. 
[05/28 13:37:25    228s] Reported timing to dir ./timingReports
[05/28 13:37:25    228s] Total CPU time: 7.41 sec
[05/28 13:37:25    228s] Total Real time: 12.0 sec
[05/28 13:37:25    228s] Total Memory Usage: 2973.585938 Mbytes
[05/28 13:37:25    228s] *** timeDesign #1 [finish] () : cpu/real = 0:00:07.4/0:00:11.8 (0.6), totSession cpu/real = 0:03:49.1/0:09:31.9 (0.4), mem = 2973.6M
[05/28 13:37:25    228s] 
[05/28 13:37:25    228s] =============================================================================================
[05/28 13:37:25    228s]  Final TAT Report : timeDesign #1                                               23.10-p003_1
[05/28 13:37:25    228s] =============================================================================================
[05/28 13:37:25    228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:37:25    228s] ---------------------------------------------------------------------------------------------
[05/28 13:37:25    228s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:37:25    228s] [ OptSummaryReport       ]      1   0:00:00.7  (   6.2 % )     0:00:11.1 /  0:00:06.9    0.6
[05/28 13:37:25    228s] [ UpdateTimingGraph      ]      1   0:00:02.0  (  16.7 % )     0:00:10.2 /  0:00:06.0    0.6
[05/28 13:37:25    228s] [ FullDelayCalc          ]      1   0:00:08.2  (  69.9 % )     0:00:08.2 /  0:00:04.0    0.5
[05/28 13:37:25    228s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.2
[05/28 13:37:25    228s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 13:37:25    228s] [ GenerateReports        ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:37:25    228s] [ MISC                   ]          0:00:00.7  (   5.7 % )     0:00:00.7 /  0:00:00.5    0.8
[05/28 13:37:25    228s] ---------------------------------------------------------------------------------------------
[05/28 13:37:25    228s]  timeDesign #1 TOTAL                0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:07.4    0.6
[05/28 13:37:25    228s] ---------------------------------------------------------------------------------------------
[05/28 13:37:25    228s] 
[05/28 13:37:32    229s] <CMD> zoomBox -9.72400 -10.24900 60.16200 52.11400
[05/28 13:37:32    229s] <CMD> zoomBox -13.13200 -15.46400 69.08800 57.90500
[05/28 13:37:32    229s] <CMD> zoomBox -17.14100 -21.60000 79.58900 64.71700
[05/28 13:37:33    230s] <CMD> zoomBox -13.13300 -15.46600 69.08800 57.90400
[05/28 13:37:33    230s] <CMD> zoomBox -9.72600 -10.25100 60.16200 52.11300
[05/28 13:37:33    230s] <CMD> zoomBox -2.27600 1.15100 40.64400 39.45100
[05/28 13:37:33    230s] <CMD> zoomBox 4.32000 11.24600 23.36500 28.24100
[05/28 13:37:34    230s] <CMD> zoomBox 7.59600 16.26100 14.78000 22.67200
[05/28 13:37:35    230s] <CMD> zoomBox 8.83100 18.15200 11.54100 20.57000
[05/28 13:37:35    230s] <CMD> zoomBox 6.34700 14.34900 18.04800 24.79000
[05/28 13:37:35    230s] <CMD> zoomBox -0.53700 3.86300 35.96400 36.43500
[05/28 13:37:36    230s] <CMD> zoomBox -13.43500 -15.48800 68.83100 57.92200
[05/28 13:37:36    231s] <CMD> zoomBox -6.27000 -5.95300 53.16700 47.08500
[05/28 13:37:49    234s] <CMD> setPlaceMode -place_global_cong_effort high
[05/28 13:37:49    234s] <CMD> setPlaceMode -place_global_clock_power_driven true
[05/28 13:37:49    234s] <CMD> setPlaceMode -place_global_clock_power_driven_effort high
[05/28 13:37:50    234s] <CMD> setPlaceMode -placeIOPins true -checkRoute true
[05/28 13:37:57    235s] <CMD> place_opt_design
[05/28 13:37:57    235s] #% Begin place_opt_design (date=05/28 13:37:57, mem=3055.8M)
[05/28 13:37:57    235s] **INFO: User settings:
[05/28 13:37:57    235s] setDesignMode -process                                22
[05/28 13:37:57    235s] setExtractRCMode -coupling_c_th                       3
[05/28 13:37:57    235s] setExtractRCMode -relative_c_th                       0.03
[05/28 13:37:57    235s] setExtractRCMode -total_c_th                          5
[05/28 13:37:57    235s] setDelayCalMode -enable_high_fanout                   true
[05/28 13:37:57    235s] setDelayCalMode -engine                               aae
[05/28 13:37:57    235s] setDelayCalMode -ignoreNetLoad                        true
[05/28 13:37:57    235s] setDelayCalMode -socv_accuracy_mode                   low
[05/28 13:37:57    235s] setPlaceMode -place_detail_check_route                true
[05/28 13:37:57    235s] setPlaceMode -place_detail_dpt_flow                   true
[05/28 13:37:57    235s] setPlaceMode -place_global_clock_power_driven         true
[05/28 13:37:57    235s] setPlaceMode -place_global_clock_power_driven_effort  high
[05/28 13:37:57    235s] setPlaceMode -place_global_cong_effort                high
[05/28 13:37:57    235s] setPlaceMode -place_global_place_io_pins              true
[05/28 13:37:57    235s] setAnalysisMode -checkType                            setup
[05/28 13:37:57    235s] setAnalysisMode -clkSrcPath                           false
[05/28 13:37:57    235s] setAnalysisMode -clockPropagation                     forcedIdeal
[05/28 13:37:57    235s] 
[05/28 13:37:57    235s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:03:56.8/0:10:03.8 (0.4), mem = 2973.6M
[05/28 13:37:57    235s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/28 13:37:57    235s] *** Starting GigaPlace ***
[05/28 13:37:57    235s] Starting place_opt_design V2 flow
[05/28 13:37:57    235s] #optDebug: fT-E <X 2 3 1 0>
[05/28 13:37:57    235s] OPERPROF: Starting DPlace-Init at level 1, MEM:2973.6M, EPOCH TIME: 1748453877.127160
[05/28 13:37:57    235s] Processing tracks to init pin-track alignment.
[05/28 13:37:57    235s] z: 1, totalTracks: 1
[05/28 13:37:57    235s] z: 3, totalTracks: 1
[05/28 13:37:57    235s] z: 5, totalTracks: 1
[05/28 13:37:57    235s] z: 7, totalTracks: 1
[05/28 13:37:57    235s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 13:37:57    235s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:37:57    235s] Initializing Route Infrastructure for color support ...
[05/28 13:37:57    235s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:2973.6M, EPOCH TIME: 1748453877.127585
[05/28 13:37:57    235s] ### info: trigger incremental cell import ( 1371 new cells ).
[05/28 13:37:58    236s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/28 13:37:58    236s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:37:58    236s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:37:59    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:37:59    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:37:59    238s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:2.420, REAL:2.423, MEM:3065.1M, EPOCH TIME: 1748453879.550946
[05/28 13:37:59    238s] Route Infrastructure Initialized for color support successfully.
[05/28 13:37:59    238s] Cell TOP LLGs are deleted
[05/28 13:37:59    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:37:59    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:37:59    238s] # Building TOP llgBox search-tree.
[05/28 13:37:59    238s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:37:59    238s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3072.0M, EPOCH TIME: 1748453879.566432
[05/28 13:37:59    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:37:59    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:37:59    238s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3072.0M, EPOCH TIME: 1748453879.567393
[05/28 13:37:59    238s] Max number of tech site patterns supported in site array is 256.
[05/28 13:37:59    238s] Core basic site is GF22_DST
[05/28 13:37:59    238s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:37:59    238s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 13:37:59    238s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:37:59    238s] SiteArray: use 159,744 bytes
[05/28 13:37:59    238s] SiteArray: current memory after site array memory allocation 3072.1M
[05/28 13:37:59    238s] SiteArray: FP blocked sites are writable
[05/28 13:37:59    238s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:37:59    238s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3072.1M, EPOCH TIME: 1748453879.749875
[05/28 13:37:59    238s] Process 186 wires and vias for routing blockage analysis
[05/28 13:37:59    238s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3072.1M, EPOCH TIME: 1748453879.750041
[05/28 13:37:59    238s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:37:59    238s] Atter site array init, number of instance map data is 0.
[05/28 13:37:59    238s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.255, MEM:3077.1M, EPOCH TIME: 1748453879.822726
[05/28 13:37:59    238s] 
[05/28 13:37:59    238s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:37:59    238s] 
[05/28 13:37:59    238s]  Pre_CCE_Colorizing is beginning ...
[05/28 13:37:59    238s] 
[05/28 13:37:59    238s]    Running colorizing using single thread! ...
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/28 13:37:59    238s] #WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
[05/28 13:37:59    238s] #To increase the message display limit, refer to the product command reference manual.
[05/28 13:37:59    238s] **Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!
[05/28 13:37:59    238s] 
[05/28 13:38:00    238s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!
[05/28 13:38:00    238s] 
[05/28 13:38:00    238s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!
[05/28 13:38:00    238s] 
[05/28 13:38:00    238s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!
[05/28 13:38:00    238s] 
[05/28 13:38:00    238s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!
[05/28 13:38:00    238s] 
[05/28 13:38:00    238s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!
[05/28 13:38:00    238s] 
[05/28 13:38:00    239s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!
[05/28 13:38:00    239s] 
[05/28 13:38:00    239s] 
[05/28 13:38:00    239s] 	Real Time: 0.644910  Cpu Time: 0.650000
[05/28 13:38:00    239s]    1371 cells have been colorized (1364+7+0),
[05/28 13:38:00    239s]  Pre_CCE_Colorizing is done.
[05/28 13:38:00    239s] OPERPROF:     Starting CMU at level 3, MEM:3092.1M, EPOCH TIME: 1748453880.469513
[05/28 13:38:00    239s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3092.1M, EPOCH TIME: 1748453880.470579
[05/28 13:38:00    239s] 
[05/28 13:38:00    239s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:38:00    239s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.900, REAL:0.904, MEM:3092.1M, EPOCH TIME: 1748453880.470870
[05/28 13:38:00    239s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3092.1M, EPOCH TIME: 1748453880.470935
[05/28 13:38:00    239s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3092.1M, EPOCH TIME: 1748453880.471348
[05/28 13:38:00    239s] [CPU] DPlace-Init (cpu=0:00:03.3, real=0:00:03.0, mem=3092.1MB).
[05/28 13:38:00    239s] OPERPROF: Finished DPlace-Init at level 1, CPU:3.340, REAL:3.345, MEM:3092.1M, EPOCH TIME: 1748453880.472208
[05/28 13:38:00    239s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3092.1M, EPOCH TIME: 1748453880.472269
[05/28 13:38:00    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:00    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:00    239s] Cell TOP LLGs are deleted
[05/28 13:38:00    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:00    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:00    239s] # Resetting pin-track-align track data.
[05/28 13:38:00    239s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.023, MEM:3076.1M, EPOCH TIME: 1748453880.494902
[05/28 13:38:00    239s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:00.1/0:10:07.2 (0.4), mem = 3076.1M
[05/28 13:38:00    239s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 13:38:00    239s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 224, percentage of missing scan cell = 0.00% (0 / 224)
[05/28 13:38:00    239s] no activity file in design. spp won't run.
[05/28 13:38:00    239s] {MMLU 0 0 1403}
[05/28 13:38:00    239s] [oiLAM] Zs 11, 12
[05/28 13:38:00    239s] ### Creating LA Mngr. totSessionCpu=0:04:00 mem=3076.1M
[05/28 13:38:00    239s] ### Creating LA Mngr, finished. totSessionCpu=0:04:00 mem=3076.1M
[05/28 13:38:00    239s] *** Start deleteBufferTree ***
[05/28 13:38:01    239s] Info: Detect buffers to remove automatically.
[05/28 13:38:01    239s] Analyzing netlist ...
[05/28 13:38:01    239s] Updating netlist
[05/28 13:38:01    239s] 
[05/28 13:38:01    239s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:38:01    239s] *summary: 279 instances (buffers/inverters) removed
[05/28 13:38:01    239s] *** Finish deleteBufferTree (0:00:00.3) ***
[05/28 13:38:01    239s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/28 13:38:01    239s] Info: 1 threads available for lower-level modules during optimization.
[05/28 13:38:01    239s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3106.0M, EPOCH TIME: 1748453881.189432
[05/28 13:38:01    239s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[05/28 13:38:01    239s]  Deleted 0 physical inst  (cell - / prefix -).
[05/28 13:38:01    239s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:3106.0M, EPOCH TIME: 1748453881.190219
[05/28 13:38:01    239s] INFO: #ExclusiveGroups=0
[05/28 13:38:01    239s] INFO: There are no Exclusive Groups.
[05/28 13:38:01    239s] No user-set net weight.
[05/28 13:38:01    239s] Net fanout histogram:
[05/28 13:38:01    239s] 2		: 469 (41.0%) nets
[05/28 13:38:01    239s] 3		: 337 (29.5%) nets
[05/28 13:38:01    239s] 4     -	14	: 323 (28.3%) nets
[05/28 13:38:01    239s] 15    -	39	: 12 (1.0%) nets
[05/28 13:38:01    239s] 40    -	79	: 0 (0.0%) nets
[05/28 13:38:01    239s] 80    -	159	: 0 (0.0%) nets
[05/28 13:38:01    239s] 160   -	319	: 2 (0.2%) nets
[05/28 13:38:01    239s] 320   -	639	: 0 (0.0%) nets
[05/28 13:38:01    239s] 640   -	1279	: 0 (0.0%) nets
[05/28 13:38:01    239s] 1280  -	2559	: 0 (0.0%) nets
[05/28 13:38:01    239s] 2560  -	5119	: 0 (0.0%) nets
[05/28 13:38:01    239s] 5120+		: 0 (0.0%) nets
[05/28 13:38:01    239s] no activity file in design. spp won't run.
[05/28 13:38:01    239s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[05/28 13:38:01    239s] Scan chains were not defined.
[05/28 13:38:01    239s] Processing tracks to init pin-track alignment.
[05/28 13:38:01    239s] z: 1, totalTracks: 1
[05/28 13:38:01    239s] z: 3, totalTracks: 1
[05/28 13:38:01    239s] z: 5, totalTracks: 1
[05/28 13:38:01    239s] z: 7, totalTracks: 1
[05/28 13:38:01    239s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/28 13:38:01    239s] #spOpts: rpCkHalo=4 
[05/28 13:38:01    239s] Initializing Route Infrastructure for color support ...
[05/28 13:38:01    239s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:3106.0M, EPOCH TIME: 1748453881.192112
[05/28 13:38:01    239s] ### Add 31 auto generated vias to default rule
[05/28 13:38:01    239s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.000, REAL:0.005, MEM:3106.0M, EPOCH TIME: 1748453881.196872
[05/28 13:38:01    239s] Route Infrastructure Initialized for color support successfully.
[05/28 13:38:01    239s] Cell TOP LLGs are deleted
[05/28 13:38:01    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:01    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:01    239s] # Building TOP llgBox search-tree.
[05/28 13:38:01    239s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:38:01    239s] #std cell=1122 (0 fixed + 1122 movable) #buf cell=0 #inv cell=189 #block=0 (0 floating + 0 preplaced)
[05/28 13:38:01    239s] #ioInst=0 #net=1143 #term=4281 #term/net=3.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=12
[05/28 13:38:01    239s] stdCell: 1122 single + 0 double + 0 multi
[05/28 13:38:01    239s] Total standard cell length = 0.9536 (mm), area = 0.0005 (mm^2)
[05/28 13:38:01    239s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3106.0M, EPOCH TIME: 1748453881.212895
[05/28 13:38:01    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:01    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:01    239s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3106.0M, EPOCH TIME: 1748453881.213362
[05/28 13:38:01    239s] Max number of tech site patterns supported in site array is 256.
[05/28 13:38:01    239s] Core basic site is GF22_DST
[05/28 13:38:01    239s] Processing tracks to init pin-track alignment.
[05/28 13:38:01    239s] z: 1, totalTracks: 1
[05/28 13:38:01    239s] z: 3, totalTracks: 1
[05/28 13:38:01    239s] z: 5, totalTracks: 1
[05/28 13:38:01    239s] z: 7, totalTracks: 1
[05/28 13:38:01    239s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 13:38:01    239s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 13:38:01    239s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:38:01    239s] SiteArray: use 159,744 bytes
[05/28 13:38:01    239s] SiteArray: current memory after site array memory allocation 3106.0M
[05/28 13:38:01    239s] SiteArray: FP blocked sites are writable
[05/28 13:38:01    239s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:38:01    239s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3106.0M, EPOCH TIME: 1748453881.388225
[05/28 13:38:01    239s] Process 186 wires and vias for routing blockage analysis
[05/28 13:38:01    239s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3106.0M, EPOCH TIME: 1748453881.388367
[05/28 13:38:01    239s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:38:01    239s] Atter site array init, number of instance map data is 0.
[05/28 13:38:01    239s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.180, REAL:0.176, MEM:3106.0M, EPOCH TIME: 1748453881.388879
[05/28 13:38:01    239s] 
[05/28 13:38:01    239s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:01    239s] 
[05/28 13:38:01    239s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:01    239s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.177, MEM:3106.0M, EPOCH TIME: 1748453881.389625
[05/28 13:38:01    239s] 
[05/28 13:38:01    239s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:01    239s] 
[05/28 13:38:01    239s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:01    239s] Average module density = 0.465.
[05/28 13:38:01    239s] Density for the design = 0.465.
[05/28 13:38:01    239s]        = stdcell_area 8221 sites (515 um^2) / alloc_area 17690 sites (1108 um^2).
[05/28 13:38:01    239s] Pin Density = 0.2420.
[05/28 13:38:01    239s]             = total # of pins 4281 / total area 17690.
[05/28 13:38:01    239s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3106.0M, EPOCH TIME: 1748453881.390526
[05/28 13:38:01    239s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:3106.0M, EPOCH TIME: 1748453881.390829
[05/28 13:38:01    239s] OPERPROF: Starting pre-place ADS at level 1, MEM:3106.0M, EPOCH TIME: 1748453881.390981
[05/28 13:38:01    239s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3106.0M, EPOCH TIME: 1748453881.391731
[05/28 13:38:01    239s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3106.0M, EPOCH TIME: 1748453881.391818
[05/28 13:38:01    239s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3106.0M, EPOCH TIME: 1748453881.391906
[05/28 13:38:01    239s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3106.0M, EPOCH TIME: 1748453881.391974
[05/28 13:38:01    239s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3106.0M, EPOCH TIME: 1748453881.392032
[05/28 13:38:01    239s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:3106.0M, EPOCH TIME: 1748453881.392160
[05/28 13:38:01    239s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3106.0M, EPOCH TIME: 1748453881.392227
[05/28 13:38:01    239s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3106.0M, EPOCH TIME: 1748453881.392287
[05/28 13:38:01    239s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:3106.0M, EPOCH TIME: 1748453881.392353
[05/28 13:38:01    239s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:3106.0M, EPOCH TIME: 1748453881.392447
[05/28 13:38:01    239s] ADSU 0.465 -> 0.507. site 17690.000 -> 16228.400. GS 4.320
[05/28 13:38:01    239s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.003, MEM:3106.0M, EPOCH TIME: 1748453881.393690
[05/28 13:38:01    239s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3079.0M, EPOCH TIME: 1748453881.397876
[05/28 13:38:01    239s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3079.0M, EPOCH TIME: 1748453881.398039
[05/28 13:38:01    239s] spContextMPad 55 55.
[05/28 13:38:01    239s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.001, MEM:3079.0M, EPOCH TIME: 1748453881.399094
[05/28 13:38:01    239s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.001, MEM:3079.0M, EPOCH TIME: 1748453881.399183
[05/28 13:38:01    239s] Initial padding reaches pin density 0.440 for top
[05/28 13:38:01    239s] InitPadU 0.507 -> 0.831 for top
[05/28 13:38:01    239s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3079.0M, EPOCH TIME: 1748453881.401683
[05/28 13:38:01    239s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3079.0M, EPOCH TIME: 1748453881.401786
[05/28 13:38:01    239s] OPERPROF: Starting Section-Head-Init at level 1, MEM:3079.0M, EPOCH TIME: 1748453881.401976
[05/28 13:38:01    239s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:3079.0M, EPOCH TIME: 1748453881.402254
[05/28 13:38:01    239s] === lastAutoLevel = 7 
[05/28 13:38:01    239s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:3079.0M, EPOCH TIME: 1748453881.403045
[05/28 13:38:01    239s] no activity file in design. spp won't run.
[05/28 13:38:01    239s] [spp] 0
[05/28 13:38:01    239s] [adp] 0:1:1:2
[05/28 13:38:01    239s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.000, MEM:3079.0M, EPOCH TIME: 1748453881.403481
[05/28 13:38:01    239s] Clock gating cells determined by native netlist tracing.
[05/28 13:38:01    239s] no activity file in design. spp won't run.
[05/28 13:38:01    239s] no activity file in design. spp won't run.
[05/28 13:38:01    239s] OPERPROF: Starting NP-MAIN at level 1, MEM:3079.0M, EPOCH TIME: 1748453881.405265
[05/28 13:38:02    239s] OPERPROF:   Starting NP-Place at level 2, MEM:3095.0M, EPOCH TIME: 1748453882.421845
[05/28 13:38:02    239s] Iteration  1: Total net bbox = 5.102e-11 (2.86e-11 2.24e-11)
[05/28 13:38:02    239s]               Est.  stn bbox = 5.418e-11 (3.04e-11 2.37e-11)
[05/28 13:38:02    239s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3095.0M
[05/28 13:38:02    239s] Iteration  2: Total net bbox = 5.102e-11 (2.86e-11 2.24e-11)
[05/28 13:38:02    239s]               Est.  stn bbox = 5.418e-11 (3.04e-11 2.37e-11)
[05/28 13:38:02    239s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3095.0M
[05/28 13:38:02    239s] OPERPROF:     Starting InitSKP at level 3, MEM:3095.0M, EPOCH TIME: 1748453882.432856
[05/28 13:38:02    240s] 
[05/28 13:38:02    240s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:38:02    240s] TLC MultiMap info (StdDelay):
[05/28 13:38:02    240s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:38:02    240s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:38:02    240s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:38:02    240s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:38:02    240s]  Setting StdDelay to: 6.1ps
[05/28 13:38:02    240s] 
[05/28 13:38:02    240s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:38:02    240s] 
[05/28 13:38:02    240s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:38:02    240s] 
[05/28 13:38:02    240s] TimeStamp Deleting Cell Server End ...
[05/28 13:38:02    240s] 
[05/28 13:38:02    240s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:38:02    240s] TLC MultiMap info (StdDelay):
[05/28 13:38:02    240s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:38:02    240s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:38:02    240s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:38:02    240s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:38:02    240s]  Setting StdDelay to: 6.1ps
[05/28 13:38:02    240s] 
[05/28 13:38:02    240s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:38:06    243s] 
[05/28 13:38:06    243s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:38:06    243s] 
[05/28 13:38:06    243s] TimeStamp Deleting Cell Server End ...
[05/28 13:38:06    243s] 
[05/28 13:38:06    243s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:38:06    243s] TLC MultiMap info (StdDelay):
[05/28 13:38:06    243s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:38:06    243s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:38:06    243s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:38:06    243s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:38:06    243s]  Setting StdDelay to: 6.1ps
[05/28 13:38:06    243s] 
[05/28 13:38:06    243s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:38:13    250s] *** Distribution of endpoint levels
[05/28 13:38:13    250s]   [0-9]: 296 / 450 = 65.78%
[05/28 13:38:13    250s]   [10-19]: 87 / 450 = 19.33%
[05/28 13:38:13    250s]   [20-29]: 33 / 450 = 7.33%
[05/28 13:38:13    250s]   [30-39]: 7 / 450 = 1.56%
[05/28 13:38:13    250s]   [40-49]: 5 / 450 = 1.11%
[05/28 13:38:13    250s]   [50-59]: 8 / 450 = 1.78%
[05/28 13:38:13    250s]   [60-69]: 0 / 450 = 0.00%
[05/28 13:38:13    250s]   [70-79]: 0 / 450 = 0.00%
[05/28 13:38:13    250s]   [80-89]: 0 / 450 = 0.00%
[05/28 13:38:13    250s]   [90+]: 14 / 450 = 3.11%
[05/28 13:38:13    250s] Max Level = 219, on sh_sync_inst/avg_interval_reg[0]/D
[05/28 13:38:13    251s] *** Finished SKP initialization (cpu=0:00:11.2, real=0:00:11.0)***
[05/28 13:38:13    251s] OPERPROF:     Finished InitSKP at level 3, CPU:11.160, REAL:11.305, MEM:3552.6M, EPOCH TIME: 1748453893.738103
[05/28 13:38:13    251s] SKP will use view:
[05/28 13:38:13    251s]   view_slow_mission
[05/28 13:38:13    251s] exp_mt_sequential is set from setPlaceMode option to 1
[05/28 13:38:13    251s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/28 13:38:13    251s] place_exp_mt_interval set to default 32
[05/28 13:38:13    251s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/28 13:38:13    251s] Iteration  3: Total net bbox = 6.600e+02 (3.22e+02 3.38e+02)
[05/28 13:38:13    251s]               Est.  stn bbox = 7.343e+02 (3.58e+02 3.77e+02)
[05/28 13:38:13    251s]               cpu = 0:00:11.4 real = 0:00:11.0 mem = 3566.1M
[05/28 13:38:14    252s] Iteration  4: Total net bbox = 2.739e+03 (1.30e+03 1.44e+03)
[05/28 13:38:14    252s]               Est.  stn bbox = 3.374e+03 (1.59e+03 1.79e+03)
[05/28 13:38:14    252s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 3568.6M
[05/28 13:38:14    252s] Iteration  5: Total net bbox = 2.739e+03 (1.30e+03 1.44e+03)
[05/28 13:38:14    252s]               Est.  stn bbox = 3.374e+03 (1.59e+03 1.79e+03)
[05/28 13:38:14    252s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3568.6M
[05/28 13:38:14    252s] OPERPROF:   Finished NP-Place at level 2, CPU:12.180, REAL:12.328, MEM:3568.6M, EPOCH TIME: 1748453894.749868
[05/28 13:38:14    252s] OPERPROF: Finished NP-MAIN at level 1, CPU:12.210, REAL:13.352, MEM:3568.6M, EPOCH TIME: 1748453894.757328
[05/28 13:38:14    252s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3568.6M, EPOCH TIME: 1748453894.758179
[05/28 13:38:14    252s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:38:14    252s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.001, MEM:3568.6M, EPOCH TIME: 1748453894.758982
[05/28 13:38:14    252s] OPERPROF: Starting NP-MAIN at level 1, MEM:3568.6M, EPOCH TIME: 1748453894.759215
[05/28 13:38:14    252s] OPERPROF:   Starting NP-Place at level 2, MEM:3568.6M, EPOCH TIME: 1748453894.771378
[05/28 13:38:15    252s] Iteration  6: Total net bbox = 3.429e+03 (1.65e+03 1.78e+03)
[05/28 13:38:15    252s]               Est.  stn bbox = 4.149e+03 (1.98e+03 2.17e+03)
[05/28 13:38:15    252s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 3543.6M
[05/28 13:38:15    252s] OPERPROF:   Finished NP-Place at level 2, CPU:0.350, REAL:0.334, MEM:3543.6M, EPOCH TIME: 1748453895.104995
[05/28 13:38:15    252s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.370, REAL:0.349, MEM:3543.6M, EPOCH TIME: 1748453895.108685
[05/28 13:38:15    252s] Legalizing MH Cells... 0 / 0 (level 4) on TOP
[05/28 13:38:15    252s] MH packer: No MH instances from GP
[05/28 13:38:15    252s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:38:15    252s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3543.6M, DRC: 0)
[05/28 13:38:15    252s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3543.6M, EPOCH TIME: 1748453895.109221
[05/28 13:38:15    252s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:38:15    252s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3543.6M, EPOCH TIME: 1748453895.109442
[05/28 13:38:15    252s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3543.6M, EPOCH TIME: 1748453895.109555
[05/28 13:38:15    252s] Starting Early Global Route rough congestion estimation: mem = 3543.6M
[05/28 13:38:15    252s] (I)      Initializing eGR engine (rough)
[05/28 13:38:15    252s] Set min layer with default ( 2 )
[05/28 13:38:15    252s] Set max layer with default ( 127 )
[05/28 13:38:15    252s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:15    252s] Min route layer (adjusted) = 2
[05/28 13:38:15    252s] Max route layer (adjusted) = 11
[05/28 13:38:15    252s] (I)      clean place blk overflow:
[05/28 13:38:15    252s] (I)      H : enabled 0.60 0
[05/28 13:38:15    252s] (I)      V : enabled 0.60 0
[05/28 13:38:15    252s] (I)      Initializing eGR engine (rough)
[05/28 13:38:15    252s] Set min layer with default ( 2 )
[05/28 13:38:15    252s] Set max layer with default ( 127 )
[05/28 13:38:15    252s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:15    252s] Min route layer (adjusted) = 2
[05/28 13:38:15    252s] Max route layer (adjusted) = 11
[05/28 13:38:15    252s] (I)      clean place blk overflow:
[05/28 13:38:15    252s] (I)      H : enabled 0.60 0
[05/28 13:38:15    252s] (I)      V : enabled 0.60 0
[05/28 13:38:15    252s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.44 MB )
[05/28 13:38:15    252s] (I)      Running eGR Rough flow
[05/28 13:38:15    252s] (I)      # wire layers (front) : 12
[05/28 13:38:15    252s] (I)      # wire layers (back)  : 0
[05/28 13:38:15    252s] (I)      min wire layer : 1
[05/28 13:38:15    252s] (I)      max wire layer : 11
[05/28 13:38:15    252s] (I)      # cut layers (front) : 11
[05/28 13:38:15    252s] (I)      # cut layers (back)  : 0
[05/28 13:38:15    252s] (I)      min cut layer : 1
[05/28 13:38:15    252s] (I)      max cut layer : 10
[05/28 13:38:15    252s] (I)      ================================== Layers ===================================
[05/28 13:38:15    252s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:15    252s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 13:38:15    252s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:15    252s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 13:38:15    252s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 13:38:15    252s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:15    252s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:15    252s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:15    252s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:15    252s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:15    252s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 13:38:15    252s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:38:15    252s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:38:15    252s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 13:38:15    252s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:15    252s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 13:38:15    252s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 13:38:15    252s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:15    252s] (I)      Started Import and model ( Curr Mem: 3.44 MB )
[05/28 13:38:15    252s] (I)      == Non-default Options ==
[05/28 13:38:15    252s] (I)      Print mode                                         : 2
[05/28 13:38:15    252s] (I)      Stop if highly congested                           : false
[05/28 13:38:15    252s] (I)      Local connection modeling                          : true
[05/28 13:38:15    252s] (I)      Maximum routing layer                              : 11
[05/28 13:38:15    252s] (I)      Top routing layer                                  : 11
[05/28 13:38:15    252s] (I)      Assign partition pins                              : false
[05/28 13:38:15    252s] (I)      Support large GCell                                : true
[05/28 13:38:15    252s] (I)      Number of threads                                  : 1
[05/28 13:38:15    252s] (I)      Number of rows per GCell                           : 4
[05/28 13:38:15    252s] (I)      Max num rows per GCell                             : 32
[05/28 13:38:15    252s] (I)      Route tie net to shape                             : auto
[05/28 13:38:15    252s] (I)      Method to set GCell size                           : row
[05/28 13:38:15    252s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 13:38:15    252s] (I)      Counted 326 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 13:38:15    252s] (I)      ============== Pin Summary ==============
[05/28 13:38:15    252s] (I)      +-------+--------+---------+------------+
[05/28 13:38:15    252s] (I)      | Layer | # pins | % total |      Group |
[05/28 13:38:15    252s] (I)      +-------+--------+---------+------------+
[05/28 13:38:15    252s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/28 13:38:15    252s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/28 13:38:15    252s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/28 13:38:15    252s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 13:38:15    252s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 13:38:15    252s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 13:38:15    252s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 13:38:15    252s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 13:38:15    252s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 13:38:15    252s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 13:38:15    252s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 13:38:15    252s] (I)      +-------+--------+---------+------------+
[05/28 13:38:15    252s] (I)      Use row-based GCell size
[05/28 13:38:15    252s] (I)      Use row-based GCell align
[05/28 13:38:15    252s] (I)      layer 0 area = 6400
[05/28 13:38:15    252s] (I)      layer 1 area = 8800
[05/28 13:38:15    252s] (I)      layer 2 area = 11000
[05/28 13:38:15    252s] (I)      layer 3 area = 11000
[05/28 13:38:15    252s] (I)      layer 4 area = 11000
[05/28 13:38:15    252s] (I)      layer 5 area = 11000
[05/28 13:38:15    252s] (I)      layer 6 area = 11000
[05/28 13:38:15    252s] (I)      layer 7 area = 810000
[05/28 13:38:15    252s] (I)      layer 8 area = 2000000
[05/28 13:38:15    252s] (I)      layer 9 area = 2000000
[05/28 13:38:15    252s] (I)      layer 10 area = 0
[05/28 13:38:15    252s] (I)      GCell unit size   : 540
[05/28 13:38:15    252s] (I)      GCell multiplier  : 4
[05/28 13:38:15    252s] (I)      GCell row height  : 540
[05/28 13:38:15    252s] (I)      Actual row height : 540
[05/28 13:38:15    252s] (I)      GCell align ref   : 4060 4000
[05/28 13:38:15    252s] (I)      Track table information for default rule: 
[05/28 13:38:15    252s] (I)      M1 has single uniform track structure
[05/28 13:38:15    252s] (I)      M2 has single uniform track structure
[05/28 13:38:15    252s] (I)      C1 has single uniform track structure
[05/28 13:38:15    252s] (I)      C2 has single uniform track structure
[05/28 13:38:15    252s] (I)      C3 has single uniform track structure
[05/28 13:38:15    252s] (I)      C4 has single uniform track structure
[05/28 13:38:15    252s] (I)      C5 has single uniform track structure
[05/28 13:38:15    252s] (I)      JA has single uniform track structure
[05/28 13:38:15    252s] (I)      QA has single uniform track structure
[05/28 13:38:15    252s] (I)      QB has single uniform track structure
[05/28 13:38:15    252s] (I)      LB has single uniform track structure
[05/28 13:38:15    252s] (I)      ========================= Default via ==========================
[05/28 13:38:15    252s] (I)      +----+------------------+--------------------------------------+
[05/28 13:38:15    252s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 13:38:15    252s] (I)      +----+------------------+--------------------------------------+
[05/28 13:38:15    252s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 13:38:15    252s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 13:38:15    252s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 13:38:15    252s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 13:38:15    252s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 13:38:15    252s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 13:38:15    252s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 13:38:15    252s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 13:38:15    252s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 13:38:15    252s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 13:38:15    252s] (I)      +----+------------------+--------------------------------------+
[05/28 13:38:15    252s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 13:38:15    252s] (I)      Read 4 PG shapes
[05/28 13:38:15    252s] (I)      Read 0 clock shapes
[05/28 13:38:15    252s] (I)      Read 0 other shapes
[05/28 13:38:15    252s] (I)      #Routing Blockages  : 0
[05/28 13:38:15    252s] (I)      #Instance Blockages : 12517
[05/28 13:38:15    252s] (I)      #PG Blockages       : 4
[05/28 13:38:15    252s] (I)      #Halo Blockages     : 0
[05/28 13:38:15    252s] (I)      #Boundary Blockages : 0
[05/28 13:38:15    252s] (I)      #Clock Blockages    : 0
[05/28 13:38:15    252s] (I)      #Other Blockages    : 0
[05/28 13:38:15    252s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 13:38:15    252s] (I)      Custom ignore net properties:
[05/28 13:38:15    252s] (I)      1 : NotLegal
[05/28 13:38:15    252s] (I)      Default ignore net properties:
[05/28 13:38:15    252s] (I)      1 : Special
[05/28 13:38:15    252s] (I)      2 : Analog
[05/28 13:38:15    252s] (I)      3 : Fixed
[05/28 13:38:15    252s] (I)      4 : Skipped
[05/28 13:38:15    252s] (I)      5 : MixedSignal
[05/28 13:38:15    252s] (I)      Prerouted net properties:
[05/28 13:38:15    252s] (I)      1 : NotLegal
[05/28 13:38:15    252s] (I)      2 : Special
[05/28 13:38:15    252s] (I)      3 : Analog
[05/28 13:38:15    252s] (I)      4 : Fixed
[05/28 13:38:15    252s] (I)      5 : Skipped
[05/28 13:38:15    252s] (I)      6 : MixedSignal
[05/28 13:38:15    252s] (I)      Early global route reroute all routable nets
[05/28 13:38:15    252s] (I)      #prerouted nets         : 0
[05/28 13:38:15    252s] (I)      #prerouted special nets : 0
[05/28 13:38:15    252s] (I)      #prerouted wires        : 0
[05/28 13:38:15    252s] (I)      Read 1137 nets ( ignored 0 )
[05/28 13:38:15    252s] (I)        Front-side 1137 ( ignored 0 )
[05/28 13:38:15    252s] (I)        Back-side  0 ( ignored 0 )
[05/28 13:38:15    252s] (I)        Both-side  0 ( ignored 0 )
[05/28 13:38:15    252s] (I)      Reading macro buffers
[05/28 13:38:15    252s] (I)      Number of macros with buffers: 0
[05/28 13:38:15    252s] (I)      early_global_route_priority property id does not exist.
[05/28 13:38:15    252s] (I)      Read Num Blocks=12653  Num Prerouted Wires=0  Num CS=0
[05/28 13:38:15    252s] (I)      Layer 1 (H) : #blockages 11979 : #preroutes 0
[05/28 13:38:15    252s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/28 13:38:15    252s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:15    252s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:15    252s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:15    252s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:15    252s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:15    252s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:15    252s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:15    252s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:15    252s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 13:38:15    252s] (I)      Track adjustment: Reducing 1476 tracks (15.00%) for Layer2
[05/28 13:38:15    252s] (I)      Track adjustment: Reducing 959 tracks (12.00%) for Layer3
[05/28 13:38:15    252s] (I)      Number of ignored nets                =      0
[05/28 13:38:15    252s] (I)      Number of connected nets              =      0
[05/28 13:38:15    252s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 13:38:15    252s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 13:38:15    252s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 13:38:15    252s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 13:38:15    252s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 13:38:15    252s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 13:38:15    252s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 13:38:15    252s] (I)      There are 1 clock nets ( 0 with NDR ).
[05/28 13:38:15    252s] (I)      Ndr track 0 does not exist
[05/28 13:38:15    252s] (I)      ---------------------Grid Graph Info--------------------
[05/28 13:38:15    252s] (I)      Routing area        : (0, 0) - (41760, 40960)
[05/28 13:38:15    252s] (I)      Core area           : (4060, 4000) - (37700, 36940)
[05/28 13:38:15    252s] (I)      Site width          :   116  (dbu)
[05/28 13:38:15    252s] (I)      Row height          :   540  (dbu)
[05/28 13:38:15    252s] (I)      GCell row height    :   540  (dbu)
[05/28 13:38:15    252s] (I)      GCell width         :  2160  (dbu)
[05/28 13:38:15    252s] (I)      GCell height        :  2160  (dbu)
[05/28 13:38:15    252s] (I)      Grid                :    20    19    11
[05/28 13:38:15    252s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 13:38:15    252s] (I)      Vertical capacity   :     0     0  2160     0  2160     0  2160     0  2160     0  2160
[05/28 13:38:15    252s] (I)      Horizontal capacity :     0  2160     0  2160     0  2160     0  2160     0  2160     0
[05/28 13:38:15    252s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 13:38:15    252s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 13:38:15    252s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 13:38:15    252s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 13:38:15    252s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 13:38:15    252s] (I)      Num tracks per GCell: 27.00 27.00 24.00 24.00 24.00 24.00 24.00  2.40  0.90  0.90  0.60
[05/28 13:38:15    252s] (I)      Total num of tracks :   360   511   463   454   463   454   463    44    17    17    11
[05/28 13:38:15    252s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 13:38:15    252s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 13:38:15    252s] (I)      --------------------------------------------------------
[05/28 13:38:15    252s] 
[05/28 13:38:15    252s] (I)      ============ Routing rule table ============
[05/28 13:38:15    252s] (I)      Rule id: 0  Nets: 1137
[05/28 13:38:15    252s] (I)      ========================================
[05/28 13:38:15    252s] (I)      
[05/28 13:38:15    252s] (I)      ======== NDR :  =========
[05/28 13:38:15    252s] (I)      +--------------+--------+
[05/28 13:38:15    252s] (I)      |           ID |      0 |
[05/28 13:38:15    252s] (I)      |         Name |        |
[05/28 13:38:15    252s] (I)      |      Default |    yes |
[05/28 13:38:15    252s] (I)      |  Clk Special |     no |
[05/28 13:38:15    252s] (I)      | Hard spacing |     no |
[05/28 13:38:15    252s] (I)      |    NDR track | (none) |
[05/28 13:38:15    252s] (I)      |      NDR via | (none) |
[05/28 13:38:15    252s] (I)      |  Extra space |      0 |
[05/28 13:38:15    252s] (I)      |      Shields |      0 |
[05/28 13:38:15    252s] (I)      |   Demand (H) |      1 |
[05/28 13:38:15    252s] (I)      |   Demand (V) |      1 |
[05/28 13:38:15    252s] (I)      |        #Nets |   1137 |
[05/28 13:38:15    252s] (I)      +--------------+--------+
[05/28 13:38:15    252s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:38:15    252s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 13:38:15    252s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:38:15    252s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 13:38:15    252s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:15    252s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:15    252s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:15    252s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:15    252s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:15    252s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 13:38:15    252s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 13:38:15    252s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 13:38:15    252s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 13:38:15    252s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:38:15    252s] (I)      =============== Blocked Tracks ===============
[05/28 13:38:15    252s] (I)      +-------+---------+----------+---------------+
[05/28 13:38:15    252s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 13:38:15    252s] (I)      +-------+---------+----------+---------------+
[05/28 13:38:15    252s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 13:38:15    252s] (I)      |     2 |   10220 |     6608 |        64.66% |
[05/28 13:38:15    252s] (I)      |     3 |    8797 |     3668 |        41.70% |
[05/28 13:38:15    252s] (I)      |     4 |    9080 |        0 |         0.00% |
[05/28 13:38:15    252s] (I)      |     5 |    8797 |        0 |         0.00% |
[05/28 13:38:15    252s] (I)      |     6 |    9080 |        0 |         0.00% |
[05/28 13:38:15    252s] (I)      |     7 |    8797 |        0 |         0.00% |
[05/28 13:38:15    252s] (I)      |     8 |     880 |        0 |         0.00% |
[05/28 13:38:15    252s] (I)      |     9 |     323 |        0 |         0.00% |
[05/28 13:38:15    252s] (I)      |    10 |     340 |        0 |         0.00% |
[05/28 13:38:15    252s] (I)      |    11 |     209 |        0 |         0.00% |
[05/28 13:38:15    252s] (I)      +-------+---------+----------+---------------+
[05/28 13:38:15    252s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.44 MB )
[05/28 13:38:15    252s] (I)      Reset routing kernel
[05/28 13:38:15    252s] (I)      numLocalWires=2931  numGlobalNetBranches=982  numLocalNetBranches=485
[05/28 13:38:15    252s] (I)      totalPins=4263  totalGlobalPin=2462 (57.75%)
[05/28 13:38:15    252s] (I)      total 2D Cap : 46008 = (22889 H, 23119 V)
[05/28 13:38:15    252s] (I)      total 2D Demand : 621 = (621 H, 0 V)
[05/28 13:38:15    252s] (I)      #blocked GCells = 0
[05/28 13:38:15    252s] (I)      #regions = 1
[05/28 13:38:15    252s] (I)      
[05/28 13:38:15    252s] (I)      ============  Phase 1a Route ============
[05/28 13:38:15    252s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 13:38:15    252s] (I)      Usage: 2025 = (1017 H, 1008 V) = (4.44% H, 4.36% V) = (2.197e+03um H, 2.177e+03um V)
[05/28 13:38:15    252s] (I)      
[05/28 13:38:15    252s] (I)      ============  Phase 1b Route ============
[05/28 13:38:15    252s] (I)      Usage: 2025 = (1017 H, 1008 V) = (4.44% H, 4.36% V) = (2.197e+03um H, 2.177e+03um V)
[05/28 13:38:15    252s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/28 13:38:15    252s] 
[05/28 13:38:15    252s] (I)      Updating congestion map
[05/28 13:38:15    252s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 13:38:15    252s] (I)      Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3.44 MB )
[05/28 13:38:15    252s] Finished Early Global Route rough congestion estimation: mem = 3543.6M
[05/28 13:38:15    252s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.050, REAL:0.051, MEM:3543.6M, EPOCH TIME: 1748453895.160466
[05/28 13:38:15    252s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/28 13:38:15    252s] OPERPROF: Starting CDPad at level 1, MEM:3543.6M, EPOCH TIME: 1748453895.160754
[05/28 13:38:15    252s] CDPadU 0.831 -> 0.831. R=0.506, N=1122, GS=2.160
[05/28 13:38:15    252s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.016, MEM:3543.6M, EPOCH TIME: 1748453895.176507
[05/28 13:38:15    252s] OPERPROF: Starting NP-MAIN at level 1, MEM:3543.6M, EPOCH TIME: 1748453895.177088
[05/28 13:38:15    252s] OPERPROF:   Starting NP-Place at level 2, MEM:3543.6M, EPOCH TIME: 1748453895.192318
[05/28 13:38:15    252s] OPERPROF:   Finished NP-Place at level 2, CPU:0.040, REAL:0.029, MEM:3543.6M, EPOCH TIME: 1748453895.221391
[05/28 13:38:15    252s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.050, REAL:0.047, MEM:3543.6M, EPOCH TIME: 1748453895.224094
[05/28 13:38:15    252s] Global placement CDP skipped at cutLevel 7.
[05/28 13:38:15    252s] Iteration  7: Total net bbox = 3.795e+03 (2.01e+03 1.79e+03)
[05/28 13:38:15    252s]               Est.  stn bbox = 4.561e+03 (2.38e+03 2.18e+03)
[05/28 13:38:15    252s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3543.6M
[05/28 13:38:15    252s] Iteration  8: Total net bbox = 3.795e+03 (2.01e+03 1.79e+03)
[05/28 13:38:15    252s]               Est.  stn bbox = 4.561e+03 (2.38e+03 2.18e+03)
[05/28 13:38:15    252s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3543.6M
[05/28 13:38:15    252s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3543.6M, EPOCH TIME: 1748453895.228608
[05/28 13:38:15    252s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:38:15    252s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3543.6M, EPOCH TIME: 1748453895.228790
[05/28 13:38:15    252s] Legalizing MH Cells... 0 / 0 (level 7) on TOP
[05/28 13:38:15    252s] MH packer: No MH instances from GP
[05/28 13:38:15    252s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:38:15    252s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3543.6M, DRC: 0)
[05/28 13:38:15    252s] OPERPROF: Starting NP-MAIN at level 1, MEM:3543.6M, EPOCH TIME: 1748453895.229036
[05/28 13:38:15    252s] OPERPROF:   Starting NP-Place at level 2, MEM:3543.6M, EPOCH TIME: 1748453895.242608
[05/28 13:38:16    253s] GP RA stats: MHOnly 0 nrInst 1122 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/28 13:38:16    253s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3575.6M, EPOCH TIME: 1748453896.539788
[05/28 13:38:16    253s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:3575.6M, EPOCH TIME: 1748453896.540279
[05/28 13:38:16    253s] Iteration  9: Total net bbox = 3.867e+03 (1.82e+03 2.05e+03)
[05/28 13:38:16    253s]               Est.  stn bbox = 4.587e+03 (2.14e+03 2.44e+03)
[05/28 13:38:16    253s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 3575.6M
[05/28 13:38:16    253s] OPERPROF:   Finished NP-Place at level 2, CPU:1.330, REAL:1.301, MEM:3559.6M, EPOCH TIME: 1748453896.543305
[05/28 13:38:16    253s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.350, REAL:1.321, MEM:3543.6M, EPOCH TIME: 1748453896.549680
[05/28 13:38:16    253s] Iteration 10: Total net bbox = 4.148e+03 (2.09e+03 2.05e+03)
[05/28 13:38:16    253s]               Est.  stn bbox = 4.907e+03 (2.45e+03 2.46e+03)
[05/28 13:38:16    253s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 3543.6M
[05/28 13:38:16    253s] [adp] clock
[05/28 13:38:16    253s] [adp] weight, nr nets, wire length
[05/28 13:38:16    253s] [adp]      0        1  74.107000
[05/28 13:38:16    253s] [adp] data
[05/28 13:38:16    253s] [adp] weight, nr nets, wire length
[05/28 13:38:16    253s] [adp]      0     1142  4096.379000
[05/28 13:38:16    253s] [adp] 0.000000|0.000000|0.000000
[05/28 13:38:16    253s] Iteration 11: Total net bbox = 4.148e+03 (2.09e+03 2.05e+03)
[05/28 13:38:16    253s]               Est.  stn bbox = 4.907e+03 (2.45e+03 2.46e+03)
[05/28 13:38:16    253s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3543.6M
[05/28 13:38:16    253s] Clear WL Bound Manager after Global Placement... 
[05/28 13:38:16    253s] Finished Global Placement (cpu=0:00:14.1, real=0:00:15.0, mem=3543.6M)
[05/28 13:38:16    253s] Keep Tdgp Graph and DB for later use
[05/28 13:38:16    253s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[05/28 13:38:16    253s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3543.6M, EPOCH TIME: 1748453896.558082
[05/28 13:38:16    253s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3543.6M, EPOCH TIME: 1748453896.558140
[05/28 13:38:16    253s] Saved padding area to DB
[05/28 13:38:16    253s] Cell TOP LLGs are deleted
[05/28 13:38:16    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:16    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:16    253s] # Resetting pin-track-align track data.
[05/28 13:38:16    253s] Solver runtime cpu: 0:00:02.3 real: 0:00:02.3
[05/28 13:38:16    253s] Core Placement runtime cpu: 0:00:14.0 real: 0:00:15.0
[05/28 13:38:16    253s] Begin: Reorder Scan Chains
[05/28 13:38:16    253s] End: Reorder Scan Chains
[05/28 13:38:16    253s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3543.6M, EPOCH TIME: 1748453896.571124
[05/28 13:38:16    253s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3543.6M, EPOCH TIME: 1748453896.571268
[05/28 13:38:16    253s] Processing tracks to init pin-track alignment.
[05/28 13:38:16    253s] z: 1, totalTracks: 1
[05/28 13:38:16    253s] z: 3, totalTracks: 1
[05/28 13:38:16    253s] z: 5, totalTracks: 1
[05/28 13:38:16    253s] z: 7, totalTracks: 1
[05/28 13:38:16    253s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/28 13:38:16    253s] #spOpts: rpCkHalo=4 
[05/28 13:38:16    253s] Initializing Route Infrastructure for color support ...
[05/28 13:38:16    253s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3543.6M, EPOCH TIME: 1748453896.571785
[05/28 13:38:16    253s] ### Add 31 auto generated vias to default rule
[05/28 13:38:16    253s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.007, MEM:3543.6M, EPOCH TIME: 1748453896.578393
[05/28 13:38:16    253s] Route Infrastructure Initialized for color support successfully.
[05/28 13:38:16    254s] Cell TOP LLGs are deleted
[05/28 13:38:16    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:16    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:16    254s] # Building TOP llgBox search-tree.
[05/28 13:38:16    254s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:38:16    254s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3543.6M, EPOCH TIME: 1748453896.589819
[05/28 13:38:16    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:16    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:16    254s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3543.6M, EPOCH TIME: 1748453896.590656
[05/28 13:38:16    254s] Max number of tech site patterns supported in site array is 256.
[05/28 13:38:16    254s] Core basic site is GF22_DST
[05/28 13:38:16    254s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 13:38:16    254s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 13:38:16    254s] Fast DP-INIT is on for default
[05/28 13:38:16    254s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:38:16    254s] Atter site array init, number of instance map data is 0.
[05/28 13:38:16    254s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.180, REAL:0.178, MEM:3543.6M, EPOCH TIME: 1748453896.768320
[05/28 13:38:16    254s] 
[05/28 13:38:16    254s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:16    254s] 
[05/28 13:38:16    254s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:16    254s] OPERPROF:       Starting CMU at level 4, MEM:3543.6M, EPOCH TIME: 1748453896.769109
[05/28 13:38:16    254s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.009, MEM:3543.6M, EPOCH TIME: 1748453896.777852
[05/28 13:38:16    254s] 
[05/28 13:38:16    254s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:38:16    254s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.190, REAL:0.188, MEM:3543.6M, EPOCH TIME: 1748453896.778110
[05/28 13:38:16    254s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3543.6M, EPOCH TIME: 1748453896.778178
[05/28 13:38:16    254s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.010, REAL:0.000, MEM:3543.6M, EPOCH TIME: 1748453896.778597
[05/28 13:38:16    254s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3543.6MB).
[05/28 13:38:16    254s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.208, MEM:3543.6M, EPOCH TIME: 1748453896.779350
[05/28 13:38:16    254s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.210, REAL:0.208, MEM:3543.6M, EPOCH TIME: 1748453896.779472
[05/28 13:38:16    254s] TDRefine: refinePlace mode is spiral
[05/28 13:38:16    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.74622.1
[05/28 13:38:16    254s] OPERPROF: Starting Refine-Place at level 1, MEM:3543.6M, EPOCH TIME: 1748453896.782841
[05/28 13:38:16    254s] *** Starting refinePlace (0:04:15 mem=3543.6M) ***
[05/28 13:38:16    254s] Total net bbox length = 4.150e+03 (2.094e+03 2.056e+03) (ext = 9.757e+01)
[05/28 13:38:16    254s] 
[05/28 13:38:16    254s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:16    254s] 
[05/28 13:38:16    254s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:16    254s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3543.6M, EPOCH TIME: 1748453896.784284
[05/28 13:38:16    254s] # Found 0 legal fixed insts to color.
[05/28 13:38:16    254s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:3543.6M, EPOCH TIME: 1748453896.784427
[05/28 13:38:16    254s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3543.6M, EPOCH TIME: 1748453896.784871
[05/28 13:38:16    254s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 13:38:16    254s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3543.6M, EPOCH TIME: 1748453896.785086
[05/28 13:38:16    254s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 13:38:16    254s] Set min layer with default ( 2 )
[05/28 13:38:16    254s] Set max layer with default ( 127 )
[05/28 13:38:16    254s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:16    254s] Min route layer (adjusted) = 2
[05/28 13:38:16    254s] Max route layer (adjusted) = 11
[05/28 13:38:16    254s] Set min layer with default ( 2 )
[05/28 13:38:16    254s] Set max layer with default ( 127 )
[05/28 13:38:16    254s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:16    254s] Min route layer (adjusted) = 2
[05/28 13:38:16    254s] Max route layer (adjusted) = 11
[05/28 13:38:16    254s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3543.6M, EPOCH TIME: 1748453896.791983
[05/28 13:38:16    254s] Starting refinePlace ...
[05/28 13:38:16    254s] Set min layer with default ( 2 )
[05/28 13:38:16    254s] Set max layer with default ( 127 )
[05/28 13:38:16    254s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:16    254s] Min route layer (adjusted) = 2
[05/28 13:38:16    254s] Max route layer (adjusted) = 11
[05/28 13:38:16    254s] Set min layer with default ( 2 )
[05/28 13:38:16    254s] Set max layer with default ( 127 )
[05/28 13:38:16    254s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:16    254s] Min route layer (adjusted) = 2
[05/28 13:38:16    254s] Max route layer (adjusted) = 11
[05/28 13:38:16    254s] DDP initSite1 nrRow 61 nrJob 61
[05/28 13:38:16    254s] DDP markSite nrRow 61 nrJob 61
[05/28 13:38:16    254s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/28 13:38:16    254s] ** Cut row section cpu time 0:00:00.0.
[05/28 13:38:16    254s]  ** Cut row section real time 0:00:00.0.
[05/28 13:38:16    254s]    Spread Effort: high, standalone mode, useDDP on.
[05/28 13:38:16    254s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3543.6MB) @(0:04:15 - 0:04:15).
[05/28 13:38:16    254s] Move report: preRPlace moves 1120 insts, mean move: 0.06 um, max move: 1.09 um 
[05/28 13:38:16    254s] 	Max move on inst (U2000): (32.76, 31.68) --> (33.18, 31.00)
[05/28 13:38:16    254s] 	Length: 7 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_OA22_1
[05/28 13:38:16    254s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3543.6M, EPOCH TIME: 1748453896.815525
[05/28 13:38:16    254s] Tweakage: fix icg 0, fix clk 0.
[05/28 13:38:16    254s] Tweakage: density cost 0, scale 0.4.
[05/28 13:38:16    254s] Tweakage: activity cost 0, scale 1.0.
[05/28 13:38:16    254s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3543.6M, EPOCH TIME: 1748453896.818327
[05/28 13:38:16    254s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3543.6M, EPOCH TIME: 1748453896.824873
[05/28 13:38:16    254s] Tweakage swap 0 pairs.
[05/28 13:38:16    254s] Tweakage perm 0 insts, flip 0 insts.
[05/28 13:38:16    254s] Tweakage perm 0 insts, flip 0 insts.
[05/28 13:38:16    254s] Tweakage swap 0 pairs.
[05/28 13:38:16    254s] Tweakage swap 8 pairs.
[05/28 13:38:16    254s] Tweakage perm 0 insts, flip 0 insts.
[05/28 13:38:16    254s] Tweakage perm 0 insts, flip 0 insts.
[05/28 13:38:16    254s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.040, REAL:0.031, MEM:3543.6M, EPOCH TIME: 1748453896.855441
[05/28 13:38:16    254s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.050, REAL:0.038, MEM:3543.6M, EPOCH TIME: 1748453896.855886
[05/28 13:38:16    254s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.050, REAL:0.041, MEM:3543.6M, EPOCH TIME: 1748453896.856348
[05/28 13:38:16    254s] Move report: Congestion aware Tweak moves 16 insts, mean move: 0.76 um, max move: 1.00 um 
[05/28 13:38:16    254s] 	Max move on inst (U1480): (24.01, 8.86) --> (23.55, 8.32)
[05/28 13:38:16    254s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=3543.6mb) @(0:04:15 - 0:04:15).
[05/28 13:38:16    254s] 
[05/28 13:38:16    254s]  === Spiral for Logical I: (movable: 1122) ===
[05/28 13:38:16    254s] 
[05/28 13:38:16    254s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[05/28 13:38:16    254s] 
[05/28 13:38:16    254s]  Info: 0 filler has been deleted!
[05/28 13:38:16    254s] Move report: legalization moves 9 insts, mean move: 0.41 um, max move: 1.62 um spiral
[05/28 13:38:16    254s] 	Max move on inst (intadd_0/U13): (9.74, 7.78) --> (9.74, 6.16)
[05/28 13:38:16    254s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/28 13:38:16    254s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 13:38:16    254s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3514.7MB) @(0:04:15 - 0:04:15).
[05/28 13:38:16    254s] Move report: Detail placement moves 1120 insts, mean move: 0.07 um, max move: 1.89 um 
[05/28 13:38:16    254s] 	Max move on inst (intadd_0/U13): (10.01, 7.79) --> (9.74, 6.16)
[05/28 13:38:16    254s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3514.7MB
[05/28 13:38:16    254s] Statistics of distance of Instance movement in refine placement:
[05/28 13:38:16    254s]   maximum (X+Y) =         1.89 um
[05/28 13:38:16    254s]   inst (intadd_0/U13) with max move: (10.008, 7.786) -> (9.744, 6.16)
[05/28 13:38:16    254s]   mean    (X+Y) =         0.07 um
[05/28 13:38:16    254s] Total instances flipped for legalization: 1
[05/28 13:38:16    254s] Summary Report:
[05/28 13:38:16    254s] Instances move: 1120 (out of 1122 movable)
[05/28 13:38:16    254s] Instances flipped: 1
[05/28 13:38:16    254s] Mean displacement: 0.07 um
[05/28 13:38:16    254s] Max displacement: 1.89 um (Instance: intadd_0/U13) (10.008, 7.786) -> (9.744, 6.16)
[05/28 13:38:16    254s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/28 13:38:16    254s] 	Violation at original loc: Overlapping with other instance
[05/28 13:38:16    254s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/28 13:38:16    254s] Total instances moved : 1120
[05/28 13:38:16    254s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.210, REAL:0.196, MEM:3514.7M, EPOCH TIME: 1748453896.988407
[05/28 13:38:16    254s] Total net bbox length = 4.163e+03 (2.100e+03 2.063e+03) (ext = 9.725e+01)
[05/28 13:38:16    254s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3514.7MB
[05/28 13:38:16    254s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3514.7MB) @(0:04:15 - 0:04:15).
[05/28 13:38:16    254s] *** Finished refinePlace (0:04:15 mem=3514.7M) ***
[05/28 13:38:16    254s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.74622.1
[05/28 13:38:16    254s] OPERPROF: Finished Refine-Place at level 1, CPU:0.220, REAL:0.207, MEM:3514.7M, EPOCH TIME: 1748453896.989658
[05/28 13:38:16    254s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3514.7M, EPOCH TIME: 1748453896.989811
[05/28 13:38:16    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1122).
[05/28 13:38:16    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:16    254s] Cell TOP LLGs are deleted
[05/28 13:38:16    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:16    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:16    254s] # Resetting pin-track-align track data.
[05/28 13:38:17    254s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:3491.7M, EPOCH TIME: 1748453897.001679
[05/28 13:38:17    254s] *** Finished Initial Placement (cpu=0:00:14.7, real=0:00:16.0, mem=3491.7M) ***
[05/28 13:38:17    254s] Processing tracks to init pin-track alignment.
[05/28 13:38:17    254s] z: 1, totalTracks: 1
[05/28 13:38:17    254s] z: 3, totalTracks: 1
[05/28 13:38:17    254s] z: 5, totalTracks: 1
[05/28 13:38:17    254s] z: 7, totalTracks: 1
[05/28 13:38:17    254s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/28 13:38:17    254s] #spOpts: rpCkHalo=4 
[05/28 13:38:17    254s] Cell TOP LLGs are deleted
[05/28 13:38:17    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    254s] # Building TOP llgBox search-tree.
[05/28 13:38:17    254s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:38:17    254s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3491.7M, EPOCH TIME: 1748453897.010226
[05/28 13:38:17    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    254s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3491.7M, EPOCH TIME: 1748453897.010707
[05/28 13:38:17    254s] Max number of tech site patterns supported in site array is 256.
[05/28 13:38:17    254s] Core basic site is GF22_DST
[05/28 13:38:17    254s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:38:17    254s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:38:17    254s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:38:17    254s] SiteArray: use 159,744 bytes
[05/28 13:38:17    254s] SiteArray: current memory after site array memory allocation 3491.7M
[05/28 13:38:17    254s] SiteArray: FP blocked sites are writable
[05/28 13:38:17    254s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:38:17    254s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3491.7M, EPOCH TIME: 1748453897.179321
[05/28 13:38:17    254s] Process 186 wires and vias for routing blockage analysis
[05/28 13:38:17    254s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3491.7M, EPOCH TIME: 1748453897.179467
[05/28 13:38:17    254s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:38:17    254s] Atter site array init, number of instance map data is 0.
[05/28 13:38:17    254s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.170, REAL:0.169, MEM:3491.7M, EPOCH TIME: 1748453897.179993
[05/28 13:38:17    254s] 
[05/28 13:38:17    254s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:17    254s] 
[05/28 13:38:17    254s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:17    254s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.170, MEM:3491.7M, EPOCH TIME: 1748453897.180715
[05/28 13:38:17    254s] default core: bins with density > 0.750 =  0.00 % ( 0 / 49 )
[05/28 13:38:17    254s] Density distribution unevenness ratio = 10.758%
[05/28 13:38:17    254s] Density distribution unevenness ratio (U70) = 0.073%
[05/28 13:38:17    254s] Density distribution unevenness ratio (U80) = 0.000%
[05/28 13:38:17    254s] Density distribution unevenness ratio (U90) = 0.000%
[05/28 13:38:17    254s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3491.7M, EPOCH TIME: 1748453897.181958
[05/28 13:38:17    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    254s] Cell TOP LLGs are deleted
[05/28 13:38:17    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    254s] # Resetting pin-track-align track data.
[05/28 13:38:17    254s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:3491.7M, EPOCH TIME: 1748453897.186905
[05/28 13:38:17    254s] Starting IO pin assignment...
[05/28 13:38:17    254s] The design is not routed. Using placement based method for pin assignment.
[05/28 13:38:17    254s] ### Add 31 auto generated vias to default rule
[05/28 13:38:17    254s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:38:17    254s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:38:17    254s] Completed IO pin assignment.
[05/28 13:38:17    254s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/28 13:38:17    254s] 
[05/28 13:38:17    254s] *** Start incrementalPlace ***
[05/28 13:38:17    254s] User Input Parameters:
[05/28 13:38:17    254s] - Congestion Driven    : On
[05/28 13:38:17    254s] - Timing Driven        : On
[05/28 13:38:17    254s] - Area-Violation Based : On
[05/28 13:38:17    254s] - Start Rollback Level : -5
[05/28 13:38:17    254s] - Legalized            : On
[05/28 13:38:17    254s] - Window Based         : Off
[05/28 13:38:17    254s] - eDen incr mode       : Off
[05/28 13:38:17    254s] - Small incr mode      : Off
[05/28 13:38:17    254s] 
[05/28 13:38:17    254s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3509.7M, EPOCH TIME: 1748453897.221997
[05/28 13:38:17    254s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3509.7M, EPOCH TIME: 1748453897.222101
[05/28 13:38:17    254s] No Views given, use default active views for adaptive view pruning
[05/28 13:38:17    254s] Active views:
[05/28 13:38:17    254s]   view_slow_mission
[05/28 13:38:17    254s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3509.7M, EPOCH TIME: 1748453897.222524
[05/28 13:38:17    254s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.005, MEM:3509.7M, EPOCH TIME: 1748453897.227322
[05/28 13:38:17    254s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3509.7M, EPOCH TIME: 1748453897.227467
[05/28 13:38:17    254s] Starting Early Global Route congestion estimation: mem = 3509.7M
[05/28 13:38:17    254s] (I)      Initializing eGR engine (regular)
[05/28 13:38:17    254s] Set min layer with default ( 2 )
[05/28 13:38:17    254s] Set max layer with default ( 127 )
[05/28 13:38:17    254s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:17    254s] Min route layer (adjusted) = 2
[05/28 13:38:17    254s] Max route layer (adjusted) = 11
[05/28 13:38:17    254s] (I)      clean place blk overflow:
[05/28 13:38:17    254s] (I)      H : enabled 1.00 0
[05/28 13:38:17    254s] (I)      V : enabled 1.00 0
[05/28 13:38:17    254s] (I)      Initializing eGR engine (regular)
[05/28 13:38:17    254s] Set min layer with default ( 2 )
[05/28 13:38:17    254s] Set max layer with default ( 127 )
[05/28 13:38:17    254s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:17    254s] Min route layer (adjusted) = 2
[05/28 13:38:17    254s] Max route layer (adjusted) = 11
[05/28 13:38:17    254s] (I)      clean place blk overflow:
[05/28 13:38:17    254s] (I)      H : enabled 1.00 0
[05/28 13:38:17    254s] (I)      V : enabled 1.00 0
[05/28 13:38:17    254s] (I)      Started Early Global Route kernel ( Curr Mem: 3.39 MB )
[05/28 13:38:17    254s] (I)      Running eGR Regular flow
[05/28 13:38:17    254s] (I)      # wire layers (front) : 12
[05/28 13:38:17    254s] (I)      # wire layers (back)  : 0
[05/28 13:38:17    254s] (I)      min wire layer : 1
[05/28 13:38:17    254s] (I)      max wire layer : 11
[05/28 13:38:17    254s] (I)      # cut layers (front) : 11
[05/28 13:38:17    254s] (I)      # cut layers (back)  : 0
[05/28 13:38:17    254s] (I)      min cut layer : 1
[05/28 13:38:17    254s] (I)      max cut layer : 10
[05/28 13:38:17    254s] (I)      ================================== Layers ===================================
[05/28 13:38:17    254s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:17    254s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 13:38:17    254s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:17    254s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 13:38:17    254s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 13:38:17    254s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:17    254s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:17    254s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:17    254s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:17    254s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:17    254s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 13:38:17    254s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:38:17    254s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:38:17    254s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 13:38:17    254s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:17    254s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 13:38:17    254s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 13:38:17    254s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:17    254s] (I)      Started Import and model ( Curr Mem: 3.39 MB )
[05/28 13:38:17    254s] (I)      == Non-default Options ==
[05/28 13:38:17    254s] (I)      Maximum routing layer                              : 11
[05/28 13:38:17    254s] (I)      Top routing layer                                  : 11
[05/28 13:38:17    254s] (I)      Number of threads                                  : 1
[05/28 13:38:17    254s] (I)      Route tie net to shape                             : auto
[05/28 13:38:17    254s] (I)      Use non-blocking free Dbs wires                    : false
[05/28 13:38:17    254s] (I)      Method to set GCell size                           : row
[05/28 13:38:17    254s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 13:38:17    254s] (I)      Counted 326 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 13:38:17    254s] (I)      ============== Pin Summary ==============
[05/28 13:38:17    254s] (I)      +-------+--------+---------+------------+
[05/28 13:38:17    254s] (I)      | Layer | # pins | % total |      Group |
[05/28 13:38:17    254s] (I)      +-------+--------+---------+------------+
[05/28 13:38:17    254s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/28 13:38:17    254s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/28 13:38:17    254s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/28 13:38:17    254s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 13:38:17    254s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 13:38:17    254s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 13:38:17    254s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 13:38:17    254s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 13:38:17    254s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 13:38:17    254s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 13:38:17    254s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 13:38:17    254s] (I)      +-------+--------+---------+------------+
[05/28 13:38:17    254s] (I)      Use row-based GCell size
[05/28 13:38:17    254s] (I)      Use row-based GCell align
[05/28 13:38:17    254s] (I)      layer 0 area = 6400
[05/28 13:38:17    254s] (I)      layer 1 area = 8800
[05/28 13:38:17    254s] (I)      layer 2 area = 11000
[05/28 13:38:17    254s] (I)      layer 3 area = 11000
[05/28 13:38:17    254s] (I)      layer 4 area = 11000
[05/28 13:38:17    254s] (I)      layer 5 area = 11000
[05/28 13:38:17    254s] (I)      layer 6 area = 11000
[05/28 13:38:17    254s] (I)      layer 7 area = 810000
[05/28 13:38:17    254s] (I)      layer 8 area = 2000000
[05/28 13:38:17    254s] (I)      layer 9 area = 2000000
[05/28 13:38:17    254s] (I)      layer 10 area = 0
[05/28 13:38:17    254s] (I)      GCell unit size   : 540
[05/28 13:38:17    254s] (I)      GCell multiplier  : 1
[05/28 13:38:17    254s] (I)      GCell row height  : 540
[05/28 13:38:17    254s] (I)      Actual row height : 540
[05/28 13:38:17    254s] (I)      GCell align ref   : 4060 4000
[05/28 13:38:17    254s] [NR-eGR] Track table information for default rule: 
[05/28 13:38:17    254s] [NR-eGR] M1 has single uniform track structure
[05/28 13:38:17    254s] [NR-eGR] M2 has single uniform track structure
[05/28 13:38:17    254s] [NR-eGR] C1 has single uniform track structure
[05/28 13:38:17    254s] [NR-eGR] C2 has single uniform track structure
[05/28 13:38:17    254s] [NR-eGR] C3 has single uniform track structure
[05/28 13:38:17    254s] [NR-eGR] C4 has single uniform track structure
[05/28 13:38:17    254s] [NR-eGR] C5 has single uniform track structure
[05/28 13:38:17    254s] [NR-eGR] JA has single uniform track structure
[05/28 13:38:17    254s] [NR-eGR] QA has single uniform track structure
[05/28 13:38:17    254s] [NR-eGR] QB has single uniform track structure
[05/28 13:38:17    254s] [NR-eGR] LB has single uniform track structure
[05/28 13:38:17    254s] (I)      ========================= Default via ==========================
[05/28 13:38:17    254s] (I)      +----+------------------+--------------------------------------+
[05/28 13:38:17    254s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 13:38:17    254s] (I)      +----+------------------+--------------------------------------+
[05/28 13:38:17    254s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 13:38:17    254s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 13:38:17    254s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 13:38:17    254s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 13:38:17    254s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 13:38:17    254s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 13:38:17    254s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 13:38:17    254s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 13:38:17    254s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 13:38:17    254s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 13:38:17    254s] (I)      +----+------------------+--------------------------------------+
[05/28 13:38:17    254s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 13:38:17    254s] [NR-eGR] Read 4 PG shapes
[05/28 13:38:17    254s] [NR-eGR] Read 0 clock shapes
[05/28 13:38:17    254s] [NR-eGR] Read 0 other shapes
[05/28 13:38:17    254s] [NR-eGR] #Routing Blockages  : 0
[05/28 13:38:17    254s] [NR-eGR] #Instance Blockages : 12517
[05/28 13:38:17    254s] [NR-eGR] #PG Blockages       : 4
[05/28 13:38:17    254s] [NR-eGR] #Halo Blockages     : 0
[05/28 13:38:17    254s] [NR-eGR] #Boundary Blockages : 0
[05/28 13:38:17    254s] [NR-eGR] #Clock Blockages    : 0
[05/28 13:38:17    254s] [NR-eGR] #Other Blockages    : 0
[05/28 13:38:17    254s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 13:38:17    254s] (I)      Custom ignore net properties:
[05/28 13:38:17    254s] (I)      1 : NotLegal
[05/28 13:38:17    254s] (I)      Default ignore net properties:
[05/28 13:38:17    254s] (I)      1 : Special
[05/28 13:38:17    254s] (I)      2 : Analog
[05/28 13:38:17    254s] (I)      3 : Fixed
[05/28 13:38:17    254s] (I)      4 : Skipped
[05/28 13:38:17    254s] (I)      5 : MixedSignal
[05/28 13:38:17    254s] (I)      Prerouted net properties:
[05/28 13:38:17    254s] (I)      1 : NotLegal
[05/28 13:38:17    254s] (I)      2 : Special
[05/28 13:38:17    254s] (I)      3 : Analog
[05/28 13:38:17    254s] (I)      4 : Fixed
[05/28 13:38:17    254s] (I)      5 : Skipped
[05/28 13:38:17    254s] (I)      6 : MixedSignal
[05/28 13:38:17    254s] [NR-eGR] Early global route reroute all routable nets
[05/28 13:38:17    254s] [NR-eGR] #prerouted nets         : 0
[05/28 13:38:17    254s] [NR-eGR] #prerouted special nets : 0
[05/28 13:38:17    254s] [NR-eGR] #prerouted wires        : 0
[05/28 13:38:17    254s] [NR-eGR] Read 1143 nets ( ignored 0 )
[05/28 13:38:17    254s] (I)        Front-side 1143 ( ignored 0 )
[05/28 13:38:17    254s] (I)        Back-side  0 ( ignored 0 )
[05/28 13:38:17    254s] (I)        Both-side  0 ( ignored 0 )
[05/28 13:38:17    254s] (I)      Reading macro buffers
[05/28 13:38:17    254s] (I)      Number of macros with buffers: 0
[05/28 13:38:17    254s] (I)      early_global_route_priority property id does not exist.
[05/28 13:38:17    254s] (I)      Setting up GCell size
[05/28 13:38:17    254s] (I)      Base Grid  :    77 x    76
[05/28 13:38:17    254s] (I)      Final Grid :    39 x    38
[05/28 13:38:17    254s] (I)      Read Num Blocks=12653  Num Prerouted Wires=0  Num CS=0
[05/28 13:38:17    254s] (I)      Layer 1 (H) : #blockages 11979 : #preroutes 0
[05/28 13:38:17    254s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/28 13:38:17    254s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:17    254s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:17    254s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:17    254s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:17    254s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:17    254s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:17    254s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:17    254s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:17    254s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 13:38:17    254s] (I)      Track adjustment: Reducing 1987 tracks (15.00%) for Layer2
[05/28 13:38:17    254s] (I)      Track adjustment: Reducing 1823 tracks (12.00%) for Layer3
[05/28 13:38:17    254s] (I)      Number of ignored nets                =      0
[05/28 13:38:17    254s] (I)      Number of connected nets              =      0
[05/28 13:38:17    254s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 13:38:17    254s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 13:38:17    254s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 13:38:17    254s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 13:38:17    254s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 13:38:17    254s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 13:38:17    254s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 13:38:17    254s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 13:38:17    254s] (I)      Ndr track 0 does not exist
[05/28 13:38:17    254s] (I)      ---------------------Grid Graph Info--------------------
[05/28 13:38:17    254s] (I)      Routing area        : (0, 0) - (41760, 40960)
[05/28 13:38:17    254s] (I)      Core area           : (4060, 4000) - (37700, 36940)
[05/28 13:38:17    254s] (I)      Site width          :   116  (dbu)
[05/28 13:38:17    254s] (I)      Row height          :   540  (dbu)
[05/28 13:38:17    254s] (I)      GCell row height    :   540  (dbu)
[05/28 13:38:17    254s] (I)      GCell width         :  1080  (dbu)
[05/28 13:38:17    254s] (I)      GCell height        :  1080  (dbu)
[05/28 13:38:17    254s] (I)      Grid                :    39    38    11
[05/28 13:38:17    254s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 13:38:17    254s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 13:38:17    254s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 13:38:17    254s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 13:38:17    254s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 13:38:17    254s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 13:38:17    254s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 13:38:17    254s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 13:38:17    254s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 13:38:17    254s] (I)      Total num of tracks :   360   511   463   454   463   454   463    44    17    17    11
[05/28 13:38:17    254s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 13:38:17    254s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 13:38:17    254s] (I)      --------------------------------------------------------
[05/28 13:38:17    254s] 
[05/28 13:38:17    254s] [NR-eGR] ============ Routing rule table ============
[05/28 13:38:17    254s] [NR-eGR] Rule id: 0  Nets: 1143
[05/28 13:38:17    254s] [NR-eGR] ========================================
[05/28 13:38:17    254s] [NR-eGR] 
[05/28 13:38:17    254s] (I)      ======== NDR :  =========
[05/28 13:38:17    254s] (I)      +--------------+--------+
[05/28 13:38:17    254s] (I)      |           ID |      0 |
[05/28 13:38:17    254s] (I)      |         Name |        |
[05/28 13:38:17    254s] (I)      |      Default |    yes |
[05/28 13:38:17    254s] (I)      |  Clk Special |     no |
[05/28 13:38:17    254s] (I)      | Hard spacing |     no |
[05/28 13:38:17    254s] (I)      |    NDR track | (none) |
[05/28 13:38:17    254s] (I)      |      NDR via | (none) |
[05/28 13:38:17    254s] (I)      |  Extra space |      0 |
[05/28 13:38:17    254s] (I)      |      Shields |      0 |
[05/28 13:38:17    254s] (I)      |   Demand (H) |      1 |
[05/28 13:38:17    254s] (I)      |   Demand (V) |      1 |
[05/28 13:38:17    254s] (I)      |        #Nets |   1143 |
[05/28 13:38:17    254s] (I)      +--------------+--------+
[05/28 13:38:17    254s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:38:17    254s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 13:38:17    254s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:38:17    254s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 13:38:17    254s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:17    254s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:17    254s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:17    254s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:17    254s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:17    254s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 13:38:17    254s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 13:38:17    254s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 13:38:17    254s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 13:38:17    254s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:38:17    254s] (I)      =============== Blocked Tracks ===============
[05/28 13:38:17    254s] (I)      +-------+---------+----------+---------------+
[05/28 13:38:17    254s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 13:38:17    254s] (I)      +-------+---------+----------+---------------+
[05/28 13:38:17    254s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 13:38:17    254s] (I)      |     2 |   19929 |    14154 |        71.02% |
[05/28 13:38:17    254s] (I)      |     3 |   17594 |     5834 |        33.16% |
[05/28 13:38:17    254s] (I)      |     4 |   17706 |        0 |         0.00% |
[05/28 13:38:17    254s] (I)      |     5 |   17594 |        0 |         0.00% |
[05/28 13:38:17    254s] (I)      |     6 |   17706 |        0 |         0.00% |
[05/28 13:38:17    254s] (I)      |     7 |   17594 |        0 |         0.00% |
[05/28 13:38:17    254s] (I)      |     8 |    1716 |        0 |         0.00% |
[05/28 13:38:17    254s] (I)      |     9 |     646 |        0 |         0.00% |
[05/28 13:38:17    254s] (I)      |    10 |     663 |        0 |         0.00% |
[05/28 13:38:17    254s] (I)      |    11 |     418 |        0 |         0.00% |
[05/28 13:38:17    254s] (I)      +-------+---------+----------+---------------+
[05/28 13:38:17    254s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.40 MB )
[05/28 13:38:17    254s] (I)      Reset routing kernel
[05/28 13:38:17    254s] (I)      Started Global Routing ( Curr Mem: 3.40 MB )
[05/28 13:38:17    254s] (I)      totalPins=4281  totalGlobalPin=3780 (88.30%)
[05/28 13:38:17    254s] (I)      ================= Net Group Info =================
[05/28 13:38:17    254s] (I)      +----+----------------+--------------+-----------+
[05/28 13:38:17    254s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 13:38:17    254s] (I)      +----+----------------+--------------+-----------+
[05/28 13:38:17    254s] (I)      |  1 |           1143 |        M2(2) |    LB(11) |
[05/28 13:38:17    254s] (I)      +----+----------------+--------------+-----------+
[05/28 13:38:17    254s] (I)      total 2D Cap : 91835 = (44225 H, 47610 V)
[05/28 13:38:17    254s] (I)      total 2D Demand : 433 = (433 H, 0 V)
[05/28 13:38:17    254s] (I)      #blocked GCells = 0
[05/28 13:38:17    254s] (I)      #regions = 1
[05/28 13:38:17    254s] [NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[05/28 13:38:17    254s] (I)      
[05/28 13:38:17    254s] (I)      ============  Phase 1a Route ============
[05/28 13:38:17    254s] (I)      Usage: 4598 = (2280 H, 2318 V) = (5.16% H, 4.87% V) = (2.462e+03um H, 2.503e+03um V)
[05/28 13:38:17    254s] (I)      
[05/28 13:38:17    254s] (I)      ============  Phase 1b Route ============
[05/28 13:38:17    254s] (I)      Usage: 4598 = (2280 H, 2318 V) = (5.16% H, 4.87% V) = (2.462e+03um H, 2.503e+03um V)
[05/28 13:38:17    254s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.965840e+03um
[05/28 13:38:17    254s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 13:38:17    254s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 13:38:17    254s] (I)      
[05/28 13:38:17    254s] (I)      ============  Phase 1c Route ============
[05/28 13:38:17    254s] (I)      Usage: 4598 = (2280 H, 2318 V) = (5.16% H, 4.87% V) = (2.462e+03um H, 2.503e+03um V)
[05/28 13:38:17    254s] (I)      
[05/28 13:38:17    254s] (I)      ============  Phase 1d Route ============
[05/28 13:38:17    254s] (I)      Usage: 4598 = (2280 H, 2318 V) = (5.16% H, 4.87% V) = (2.462e+03um H, 2.503e+03um V)
[05/28 13:38:17    254s] (I)      
[05/28 13:38:17    254s] (I)      ============  Phase 1e Route ============
[05/28 13:38:17    254s] (I)      Usage: 4598 = (2280 H, 2318 V) = (5.16% H, 4.87% V) = (2.462e+03um H, 2.503e+03um V)
[05/28 13:38:17    254s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.965840e+03um
[05/28 13:38:17    254s] (I)      
[05/28 13:38:17    254s] (I)      ============  Phase 1l Route ============
[05/28 13:38:17    254s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 13:38:17    254s] (I)      Layer  2:       6481      1152       223         621       18873    ( 3.19%) 
[05/28 13:38:17    254s] (I)      Layer  3:      11150      2135       121        1500       15816    ( 8.66%) 
[05/28 13:38:17    254s] (I)      Layer  4:      17252      1798         0           0       17328    ( 0.00%) 
[05/28 13:38:17    254s] (I)      Layer  5:      17131       854         0           0       17316    ( 0.00%) 
[05/28 13:38:17    254s] (I)      Layer  6:      17252         4         0           0       17328    ( 0.00%) 
[05/28 13:38:17    254s] (I)      Layer  7:      17131         1         0           0       17316    ( 0.00%) 
[05/28 13:38:17    254s] (I)      Layer  8:       1672         0         0          91        1642    ( 5.26%) 
[05/28 13:38:17    254s] (I)      Layer  9:        629         0         0         366         283    (56.41%) 
[05/28 13:38:17    254s] (I)      Layer 10:        646         0         0         359         291    (55.26%) 
[05/28 13:38:17    254s] (I)      Layer 11:        407         0         0         311         122    (71.79%) 
[05/28 13:38:17    254s] (I)      Total:         89751      5944       344        3247      106313    ( 2.96%) 
[05/28 13:38:17    254s] (I)      
[05/28 13:38:17    254s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 13:38:17    254s] [NR-eGR]                        OverCon           OverCon            
[05/28 13:38:17    254s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 13:38:17    254s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/28 13:38:17    254s] [NR-eGR] ---------------------------------------------------------------
[05/28 13:38:17    254s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:17    254s] [NR-eGR]      M2 ( 2)       157(11.22%)         9( 0.64%)   (11.87%) 
[05/28 13:38:17    254s] [NR-eGR]      C1 ( 3)        80( 6.07%)         5( 0.38%)   ( 6.44%) 
[05/28 13:38:17    254s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:17    254s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:17    254s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:17    254s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:17    254s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:17    254s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:17    254s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:17    254s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:17    254s] [NR-eGR] ---------------------------------------------------------------
[05/28 13:38:17    254s] [NR-eGR]        Total       237( 2.05%)        14( 0.12%)   ( 2.17%) 
[05/28 13:38:17    254s] [NR-eGR] 
[05/28 13:38:17    254s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.40 MB )
[05/28 13:38:17    254s] (I)      Updating congestion map
[05/28 13:38:17    254s] (I)      total 2D Cap : 92510 = (44730 H, 47780 V)
[05/28 13:38:17    254s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 13:38:17    254s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.40 MB )
[05/28 13:38:17    254s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3514.7M
[05/28 13:38:17    254s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.066, MEM:3514.7M, EPOCH TIME: 1748453897.293864
[05/28 13:38:17    254s] OPERPROF: Starting HotSpotCal at level 1, MEM:3514.7M, EPOCH TIME: 1748453897.293969
[05/28 13:38:17    254s] [hotspot] +------------+---------------+---------------+
[05/28 13:38:17    254s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 13:38:17    254s] [hotspot] +------------+---------------+---------------+
[05/28 13:38:17    254s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 13:38:17    254s] [hotspot] +------------+---------------+---------------+
[05/28 13:38:17    254s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 13:38:17    254s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 13:38:17    254s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:3530.7M, EPOCH TIME: 1748453897.295751
[05/28 13:38:17    254s] Skipped repairing congestion.
[05/28 13:38:17    254s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3530.7M, EPOCH TIME: 1748453897.295960
[05/28 13:38:17    254s] Starting Early Global Route wiring: mem = 3530.7M
[05/28 13:38:17    254s] (I)      Running track assignment and export wires
[05/28 13:38:17    254s] (I)      Delete wires for 1143 nets 
[05/28 13:38:17    254s] (I)      ============= Track Assignment ============
[05/28 13:38:17    254s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.42 MB )
[05/28 13:38:17    254s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 13:38:17    254s] (I)      Run Multi-thread track assignment
[05/28 13:38:17    254s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.42 MB )
[05/28 13:38:17    254s] (I)      Started Export ( Curr Mem: 3.42 MB )
[05/28 13:38:17    254s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 13:38:17    254s] [NR-eGR] Total eGR-routed clock nets wire length: 343um, number of vias: 558
[05/28 13:38:17    254s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:38:17    254s] [NR-eGR]             Length (um)  Vias 
[05/28 13:38:17    254s] [NR-eGR] ------------------------------
[05/28 13:38:17    254s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 13:38:17    254s] [NR-eGR]  M2  (2H)          1363  5019 
[05/28 13:38:17    254s] [NR-eGR]  C1  (3V)          1912  2190 
[05/28 13:38:17    254s] [NR-eGR]  C2  (4H)          1559   979 
[05/28 13:38:17    254s] [NR-eGR]  C3  (5V)           857    37 
[05/28 13:38:17    254s] [NR-eGR]  C4  (6H)             8     3 
[05/28 13:38:17    254s] [NR-eGR]  C5  (7V)             1     0 
[05/28 13:38:17    254s] [NR-eGR]  JA  (8H)             0     0 
[05/28 13:38:17    254s] [NR-eGR]  QA  (9V)             0     0 
[05/28 13:38:17    254s] [NR-eGR]  QB  (10H)            0     0 
[05/28 13:38:17    254s] [NR-eGR]  LB  (11V)            0     0 
[05/28 13:38:17    254s] [NR-eGR] ------------------------------
[05/28 13:38:17    254s] [NR-eGR]      Total         5701  9683 
[05/28 13:38:17    254s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:38:17    254s] [NR-eGR] Total half perimeter of net bounding box: 4162um
[05/28 13:38:17    254s] [NR-eGR] Total length: 5701um, number of vias: 9683
[05/28 13:38:17    254s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:38:17    254s] (I)      == Layer wire length by net rule ==
[05/28 13:38:17    254s] (I)                  Default 
[05/28 13:38:17    254s] (I)      --------------------
[05/28 13:38:17    254s] (I)       M1  (1V)       0um 
[05/28 13:38:17    254s] (I)       M2  (2H)    1363um 
[05/28 13:38:17    254s] (I)       C1  (3V)    1912um 
[05/28 13:38:17    254s] (I)       C2  (4H)    1559um 
[05/28 13:38:17    254s] (I)       C3  (5V)     857um 
[05/28 13:38:17    254s] (I)       C4  (6H)       8um 
[05/28 13:38:17    254s] (I)       C5  (7V)       1um 
[05/28 13:38:17    254s] (I)       JA  (8H)       0um 
[05/28 13:38:17    254s] (I)       QA  (9V)       0um 
[05/28 13:38:17    254s] (I)       QB  (10H)      0um 
[05/28 13:38:17    254s] (I)       LB  (11V)      0um 
[05/28 13:38:17    254s] (I)      --------------------
[05/28 13:38:17    254s] (I)           Total   5701um 
[05/28 13:38:17    254s] (I)      == Layer via count by net rule ==
[05/28 13:38:17    254s] (I)                  Default 
[05/28 13:38:17    254s] (I)      --------------------
[05/28 13:38:17    254s] (I)       M1  (1V)      1455 
[05/28 13:38:17    254s] (I)       M2  (2H)      5019 
[05/28 13:38:17    254s] (I)       C1  (3V)      2190 
[05/28 13:38:17    254s] (I)       C2  (4H)       979 
[05/28 13:38:17    254s] (I)       C3  (5V)        37 
[05/28 13:38:17    254s] (I)       C4  (6H)         3 
[05/28 13:38:17    254s] (I)       C5  (7V)         0 
[05/28 13:38:17    254s] (I)       JA  (8H)         0 
[05/28 13:38:17    254s] (I)       QA  (9V)         0 
[05/28 13:38:17    254s] (I)       QB  (10H)        0 
[05/28 13:38:17    254s] (I)       LB  (11V)        0 
[05/28 13:38:17    254s] (I)      --------------------
[05/28 13:38:17    254s] (I)           Total     9683 
[05/28 13:38:17    254s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3.42 MB )
[05/28 13:38:17    254s] eee: RC Grid memory freed = 6468 (7 X 7 X 11 X 12b)
[05/28 13:38:17    254s] (I)      Global routing data unavailable, rerun eGR
[05/28 13:38:17    254s] (I)      Initializing eGR engine (regular)
[05/28 13:38:17    254s] Set min layer with default ( 2 )
[05/28 13:38:17    254s] Set max layer with default ( 127 )
[05/28 13:38:17    254s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:17    254s] Min route layer (adjusted) = 2
[05/28 13:38:17    254s] Max route layer (adjusted) = 11
[05/28 13:38:17    254s] (I)      clean place blk overflow:
[05/28 13:38:17    254s] (I)      H : enabled 1.00 0
[05/28 13:38:17    254s] (I)      V : enabled 1.00 0
[05/28 13:38:17    254s] Early Global Route wiring runtime: 0.04 seconds, mem = 3530.7M
[05/28 13:38:17    254s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.042, MEM:3530.7M, EPOCH TIME: 1748453897.338153
[05/28 13:38:17    254s] 0 delay mode for cte disabled.
[05/28 13:38:17    254s] SKP cleared!
[05/28 13:38:17    254s] 
[05/28 13:38:17    254s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[05/28 13:38:17    254s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3514.7M, EPOCH TIME: 1748453897.373434
[05/28 13:38:17    254s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3514.7M, EPOCH TIME: 1748453897.373534
[05/28 13:38:17    254s] Tdgp not enabled or already been cleared! skip clearing
[05/28 13:38:17    254s] **placeDesign ... cpu = 0: 0:16, real = 0: 0:17, mem = 3508.7M **
[05/28 13:38:17    254s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 13:38:17    254s] VSMManager cleared!
[05/28 13:38:17    254s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:15.8/0:00:17.0 (0.9), totSession cpu/real = 0:04:15.9/0:10:24.2 (0.4), mem = 3508.7M
[05/28 13:38:17    254s] 
[05/28 13:38:17    254s] =============================================================================================
[05/28 13:38:17    254s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.10-p003_1
[05/28 13:38:17    254s] =============================================================================================
[05/28 13:38:17    254s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:38:17    254s] ---------------------------------------------------------------------------------------------
[05/28 13:38:17    254s] [ CellServerInit         ]      3   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:38:17    254s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:17    254s] [ RefinePlace            ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 13:38:17    254s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:38:17    254s] [ TimingUpdate           ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[05/28 13:38:17    254s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:17    254s] [ MISC                   ]          0:00:16.3  (  96.0 % )     0:00:16.3 /  0:00:15.1    0.9
[05/28 13:38:17    254s] ---------------------------------------------------------------------------------------------
[05/28 13:38:17    254s]  GlobalPlace #1 TOTAL               0:00:17.0  ( 100.0 % )     0:00:17.0 /  0:00:15.8    0.9
[05/28 13:38:17    254s] ---------------------------------------------------------------------------------------------
[05/28 13:38:17    254s] 
[05/28 13:38:17    254s] Enable CTE adjustment.
[05/28 13:38:17    254s] Enable Layer aware incrSKP.
[05/28 13:38:17    254s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3524.0M, totSessionCpu=0:04:16 **
[05/28 13:38:17    254s] 
[05/28 13:38:17    254s] Active Setup views: view_slow_mission 
[05/28 13:38:17    254s] GigaOpt running with 1 threads.
[05/28 13:38:17    254s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:16.0/0:10:24.2 (0.4), mem = 3506.7M
[05/28 13:38:17    254s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 13:38:17    254s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 13:38:17    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:3506.7M, EPOCH TIME: 1748453897.549996
[05/28 13:38:17    254s] Processing tracks to init pin-track alignment.
[05/28 13:38:17    254s] z: 1, totalTracks: 1
[05/28 13:38:17    254s] z: 3, totalTracks: 1
[05/28 13:38:17    254s] z: 5, totalTracks: 1
[05/28 13:38:17    254s] z: 7, totalTracks: 1
[05/28 13:38:17    254s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 13:38:17    254s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:38:17    254s] Initializing Route Infrastructure for color support ...
[05/28 13:38:17    254s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3506.7M, EPOCH TIME: 1748453897.550328
[05/28 13:38:17    254s] ### Add 31 auto generated vias to default rule
[05/28 13:38:17    254s] ### Add 31 auto generated vias to default rule
[05/28 13:38:17    255s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 13:38:17    255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:38:17    255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:38:17    255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:38:17    255s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:38:17    255s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.070, REAL:0.078, MEM:3506.7M, EPOCH TIME: 1748453897.628641
[05/28 13:38:17    255s] Route Infrastructure Initialized for color support successfully.
[05/28 13:38:17    255s] Cell TOP LLGs are deleted
[05/28 13:38:17    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    255s] # Building TOP llgBox search-tree.
[05/28 13:38:17    255s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:38:17    255s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3506.7M, EPOCH TIME: 1748453897.638886
[05/28 13:38:17    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    255s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3506.7M, EPOCH TIME: 1748453897.639623
[05/28 13:38:17    255s] Max number of tech site patterns supported in site array is 256.
[05/28 13:38:17    255s] Core basic site is GF22_DST
[05/28 13:38:17    255s] Processing tracks to init pin-track alignment.
[05/28 13:38:17    255s] z: 1, totalTracks: 1
[05/28 13:38:17    255s] z: 3, totalTracks: 1
[05/28 13:38:17    255s] z: 5, totalTracks: 1
[05/28 13:38:17    255s] z: 7, totalTracks: 1
[05/28 13:38:17    255s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:38:17    255s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:38:17    255s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:38:17    255s] SiteArray: use 159,744 bytes
[05/28 13:38:17    255s] SiteArray: current memory after site array memory allocation 3506.7M
[05/28 13:38:17    255s] SiteArray: FP blocked sites are writable
[05/28 13:38:17    255s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:38:17    255s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3506.7M, EPOCH TIME: 1748453897.817846
[05/28 13:38:17    255s] Process 24771 wires and vias for routing blockage analysis
[05/28 13:38:17    255s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.006, MEM:3506.7M, EPOCH TIME: 1748453897.823902
[05/28 13:38:17    255s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:38:17    255s] Atter site array init, number of instance map data is 0.
[05/28 13:38:17    255s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.180, REAL:0.185, MEM:3506.7M, EPOCH TIME: 1748453897.824675
[05/28 13:38:17    255s] 
[05/28 13:38:17    255s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:17    255s] 
[05/28 13:38:17    255s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:17    255s] OPERPROF:     Starting CMU at level 3, MEM:3506.7M, EPOCH TIME: 1748453897.825380
[05/28 13:38:17    255s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:3506.7M, EPOCH TIME: 1748453897.825874
[05/28 13:38:17    255s] 
[05/28 13:38:17    255s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:38:17    255s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.187, MEM:3506.7M, EPOCH TIME: 1748453897.826110
[05/28 13:38:17    255s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3506.7M, EPOCH TIME: 1748453897.826174
[05/28 13:38:17    255s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3506.7M, EPOCH TIME: 1748453897.826446
[05/28 13:38:17    255s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3506.7MB).
[05/28 13:38:17    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.277, MEM:3506.7M, EPOCH TIME: 1748453897.827152
[05/28 13:38:17    255s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3506.7M, EPOCH TIME: 1748453897.827594
[05/28 13:38:17    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:17    255s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3490.7M, EPOCH TIME: 1748453897.835653
[05/28 13:38:17    255s] eee: RC Grid memory allocated = 10692 (9 X 9 X 11 X 12b)
[05/28 13:38:17    255s] Updating RC Grid density data for preRoute extraction ...
[05/28 13:38:17    255s] eee: pegSigSF=1.070000
[05/28 13:38:17    255s] Initializing multi-corner resistance tables ...
[05/28 13:38:17    255s] eee: Grid unit RC data computation started
[05/28 13:38:17    255s] eee: Grid unit RC data computation completed
[05/28 13:38:17    255s] eee: l=1 avDens=0.004799 usedTrk=14.297407 availTrk=2979.310345 sigTrk=14.297407
[05/28 13:38:17    255s] eee: l=2 avDens=0.066194 usedTrk=259.149628 availTrk=3915.000000 sigTrk=259.149628
[05/28 13:38:17    255s] eee: l=3 avDens=0.115766 usedTrk=354.242592 availTrk=3060.000000 sigTrk=354.242592
[05/28 13:38:17    255s] eee: l=4 avDens=0.099271 usedTrk=291.856296 availTrk=2940.000000 sigTrk=291.856296
[05/28 13:38:17    255s] eee: l=5 avDens=0.067829 usedTrk=158.719813 availTrk=2340.000000 sigTrk=158.719813
[05/28 13:38:17    255s] eee: l=6 avDens=0.001630 usedTrk=1.466667 availTrk=900.000000 sigTrk=1.466667
[05/28 13:38:17    255s] eee: l=7 avDens=0.004444 usedTrk=0.266667 availTrk=60.000000 sigTrk=0.266667
[05/28 13:38:17    255s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:38:17    255s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:38:17    255s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:38:17    255s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:38:17    255s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:38:17    255s] eee: LAM-FP: thresh=1 ; dimX=522.000000 ; dimY=512.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 13:38:17    255s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.230006 uaWl=1.000000 uaWlH=0.425500 aWlH=0.000000 lMod=0 pMax=0.867300 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 13:38:17    255s] eee: NetCapCache creation started. (Current Mem: 3490.684M) 
[05/28 13:38:17    255s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3490.684M) 
[05/28 13:38:17    255s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(41.760000, 40.960000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (8 X 8)
[05/28 13:38:17    255s] eee: Metal Layers Info:
[05/28 13:38:17    255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:38:17    255s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 13:38:17    255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:38:17    255s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 13:38:17    255s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 13:38:17    255s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 13:38:17    255s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 13:38:17    255s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 13:38:17    255s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 13:38:17    255s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 13:38:17    255s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 13:38:17    255s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 13:38:17    255s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 13:38:17    255s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 13:38:17    255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:38:17    255s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 13:38:17    255s] 
[05/28 13:38:17    255s] Creating Lib Analyzer ...
[05/28 13:38:18    256s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 13:38:18    256s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 13:38:18    256s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:38:18    256s] 
[05/28 13:38:18    256s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:38:20    257s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:19 mem=3496.7M
[05/28 13:38:20    257s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:19 mem=3496.7M
[05/28 13:38:20    257s] Creating Lib Analyzer, finished. 
[05/28 13:38:20    257s] #optDebug: fT-S <1 2 3 1 0>
[05/28 13:38:20    257s] Info: IPO magic value 0x8103BEEF.
[05/28 13:38:20    257s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[05/28 13:38:20    257s]       SynthesisEngine workers will not check out additional licenses.
[05/28 13:38:42    258s] **INFO: Using Advanced Metric Collection system.
[05/28 13:38:43    259s] **optDesign ... cpu = 0:00:04, real = 0:00:26, mem = 3529.5M, totSessionCpu=0:04:20 **
[05/28 13:38:43    259s] #optDebug: { P: 22 W: 0195 FE: standard PE: none LDR: 1}
[05/28 13:38:43    259s] *** optDesign -preCTS ***
[05/28 13:38:43    259s] DRC Margin: user margin 0.0; extra margin 0.2
[05/28 13:38:43    259s] Setup Target Slack: user slack 0; extra slack 0.0
[05/28 13:38:43    259s] Hold Target Slack: user slack 0
[05/28 13:38:44    259s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3496.7M, EPOCH TIME: 1748453924.072032
[05/28 13:38:44    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:44    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:44    259s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.210, REAL:0.208, MEM:3496.7M, EPOCH TIME: 1748453924.280284
[05/28 13:38:44    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:44    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:38:44    259s] Deleting Lib Analyzer.
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s] TimeStamp Deleting Cell Server End ...
[05/28 13:38:44    259s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:38:44    259s] Summary for sequential cells identification: 
[05/28 13:38:44    259s]   Identified SBFF number: 299
[05/28 13:38:44    259s]   Identified MBFF number: 75
[05/28 13:38:44    259s]   Identified SB Latch number: 22
[05/28 13:38:44    259s]   Identified MB Latch number: 0
[05/28 13:38:44    259s]   Not identified SBFF number: 15
[05/28 13:38:44    259s]   Not identified MBFF number: 0
[05/28 13:38:44    259s]   Not identified SB Latch number: 0
[05/28 13:38:44    259s]   Not identified MB Latch number: 0
[05/28 13:38:44    259s]   Number of sequential cells which are not FFs: 45
[05/28 13:38:44    259s]  Visiting view : view_slow_mission
[05/28 13:38:44    259s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:38:44    259s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:38:44    259s]  Visiting view : view_fast_mission
[05/28 13:38:44    259s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:38:44    259s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:38:44    259s] TLC MultiMap info (StdDelay):
[05/28 13:38:44    259s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:38:44    259s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:38:44    259s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:38:44    259s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:38:44    259s]  Setting StdDelay to: 6.1ps
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s] TimeStamp Deleting Cell Server End ...
[05/28 13:38:44    259s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3496.7M, EPOCH TIME: 1748453924.533925
[05/28 13:38:44    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:44    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:44    259s] Cell TOP LLGs are deleted
[05/28 13:38:44    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:44    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:44    259s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:3487.7M, EPOCH TIME: 1748453924.536350
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s] Creating Lib Analyzer ...
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:38:44    259s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:38:44    259s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:38:44    259s] Summary for sequential cells identification: 
[05/28 13:38:44    259s]   Identified SBFF number: 299
[05/28 13:38:44    259s]   Identified MBFF number: 75
[05/28 13:38:44    259s]   Identified SB Latch number: 22
[05/28 13:38:44    259s]   Identified MB Latch number: 0
[05/28 13:38:44    259s]   Not identified SBFF number: 15
[05/28 13:38:44    259s]   Not identified MBFF number: 0
[05/28 13:38:44    259s]   Not identified SB Latch number: 0
[05/28 13:38:44    259s]   Not identified MB Latch number: 0
[05/28 13:38:44    259s]   Number of sequential cells which are not FFs: 45
[05/28 13:38:44    259s]  Visiting view : view_slow_mission
[05/28 13:38:44    259s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:38:44    259s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:38:44    259s]  Visiting view : view_fast_mission
[05/28 13:38:44    259s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:38:44    259s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:38:44    259s] TLC MultiMap info (StdDelay):
[05/28 13:38:44    259s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:38:44    259s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:38:44    259s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:38:44    259s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:38:44    259s]  Setting StdDelay to: 6.1ps
[05/28 13:38:44    259s] 
[05/28 13:38:44    259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:38:45    260s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 13:38:45    260s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/28 13:38:45    260s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:38:45    260s] 
[05/28 13:38:45    260s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:38:46    261s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:23 mem=3493.7M
[05/28 13:38:46    261s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:23 mem=3493.7M
[05/28 13:38:46    261s] Creating Lib Analyzer, finished. 
[05/28 13:38:46    261s] ### Creating TopoMgr, started
[05/28 13:38:46    261s] ### Creating TopoMgr, finished
[05/28 13:38:46    261s] #optDebug: Start CG creation (mem=3493.7M)
[05/28 13:38:46    261s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:46    262s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:46    262s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:46    262s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:47    262s] ToF 88.4500um
[05/28 13:38:47    262s] (cpu=0:00:00.6, mem=3690.6M)
[05/28 13:38:47    262s]  ...processing cgPrt (cpu=0:00:00.6, mem=3690.6M)
[05/28 13:38:47    262s]  ...processing cgEgp (cpu=0:00:00.6, mem=3690.6M)
[05/28 13:38:47    262s]  ...processing cgPbk (cpu=0:00:00.6, mem=3690.6M)
[05/28 13:38:47    262s]  ...processing cgNrb(cpu=0:00:00.6, mem=3690.6M)
[05/28 13:38:47    262s]  ...processing cgObs (cpu=0:00:00.6, mem=3690.6M)
[05/28 13:38:47    262s]  ...processing cgCon (cpu=0:00:00.6, mem=3690.6M)
[05/28 13:38:47    262s]  ...processing cgPdm (cpu=0:00:00.6, mem=3690.6M)
[05/28 13:38:47    262s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=3690.6M)
[05/28 13:38:47    262s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:47    262s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:47    262s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:47    262s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:47    262s] {MMLU 0 0 1143}
[05/28 13:38:47    262s] [oiLAM] Zs 11, 12
[05/28 13:38:47    262s] ### Creating LA Mngr. totSessionCpu=0:04:24 mem=3690.6M
[05/28 13:38:47    262s] ### Creating LA Mngr, finished. totSessionCpu=0:04:24 mem=3690.6M
[05/28 13:38:47    262s] Running pre-eGR process
[05/28 13:38:47    262s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] (I)      Initializing eGR engine (regular)
[05/28 13:38:47    262s] Set min layer with default ( 2 )
[05/28 13:38:47    262s] Set max layer with default ( 127 )
[05/28 13:38:47    262s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:47    262s] Min route layer (adjusted) = 2
[05/28 13:38:47    262s] Max route layer (adjusted) = 11
[05/28 13:38:47    262s] (I)      clean place blk overflow:
[05/28 13:38:47    262s] (I)      H : enabled 1.00 0
[05/28 13:38:47    262s] (I)      V : enabled 1.00 0
[05/28 13:38:47    262s] (I)      Initializing eGR engine (regular)
[05/28 13:38:47    262s] Set min layer with default ( 2 )
[05/28 13:38:47    262s] Set max layer with default ( 127 )
[05/28 13:38:47    262s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:38:47    262s] Min route layer (adjusted) = 2
[05/28 13:38:47    262s] Max route layer (adjusted) = 11
[05/28 13:38:47    262s] (I)      clean place blk overflow:
[05/28 13:38:47    262s] (I)      H : enabled 1.00 0
[05/28 13:38:47    262s] (I)      V : enabled 1.00 0
[05/28 13:38:47    262s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] (I)      Running eGR Regular flow
[05/28 13:38:47    262s] (I)      # wire layers (front) : 12
[05/28 13:38:47    262s] (I)      # wire layers (back)  : 0
[05/28 13:38:47    262s] (I)      min wire layer : 1
[05/28 13:38:47    262s] (I)      max wire layer : 11
[05/28 13:38:47    262s] (I)      # cut layers (front) : 11
[05/28 13:38:47    262s] (I)      # cut layers (back)  : 0
[05/28 13:38:47    262s] (I)      min cut layer : 1
[05/28 13:38:47    262s] (I)      max cut layer : 10
[05/28 13:38:47    262s] (I)      ================================== Layers ===================================
[05/28 13:38:47    262s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:47    262s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 13:38:47    262s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:47    262s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 13:38:47    262s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 13:38:47    262s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:47    262s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:47    262s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:47    262s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:47    262s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:38:47    262s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 13:38:47    262s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:38:47    262s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:38:47    262s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 13:38:47    262s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:47    262s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 13:38:47    262s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 13:38:47    262s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:38:47    262s] (I)      Started Import and model ( Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] (I)      Number of ignored instance 0
[05/28 13:38:47    262s] (I)      Number of inbound cells 0
[05/28 13:38:47    262s] (I)      Number of opened ILM blockages 0
[05/28 13:38:47    262s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/28 13:38:47    262s] (I)      numMoveCells=1122, numMacros=0  numPads=12  numMultiRowHeightInsts=0
[05/28 13:38:47    262s] (I)      cell height: 540, count: 1122
[05/28 13:38:47    262s] (I)      Number of nets = 1143 ( 0 ignored )
[05/28 13:38:47    262s] [NR-eGR] Read rows... (mem=3.5M)
[05/28 13:38:47    262s] [NR-eGR] Done Read rows (cpu=0.000s, mem=3.5M)
[05/28 13:38:47    262s] 
[05/28 13:38:47    262s] (I)      Identified Clock instances: Flop 224, Clock buffer/inverter 0, Gate 0, Logic 0
[05/28 13:38:47    262s] [NR-eGR] Read module constraints... (mem=3.5M)
[05/28 13:38:47    262s] [NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.5M)
[05/28 13:38:47    262s] 
[05/28 13:38:47    262s] (I)      == Non-default Options ==
[05/28 13:38:47    262s] (I)      Maximum routing layer                              : 11
[05/28 13:38:47    262s] (I)      Top routing layer                                  : 11
[05/28 13:38:47    262s] (I)      Buffering-aware routing                            : true
[05/28 13:38:47    262s] (I)      Spread congestion away from blockages              : true
[05/28 13:38:47    262s] (I)      Number of threads                                  : 1
[05/28 13:38:47    262s] (I)      Overflow penalty cost                              : 10
[05/28 13:38:47    262s] (I)      Punch through distance                             : 558.940000
[05/28 13:38:47    262s] (I)      Source-to-sink ratio                               : 0.300000
[05/28 13:38:47    262s] (I)      Route tie net to shape                             : auto
[05/28 13:38:47    262s] (I)      Method to set GCell size                           : row
[05/28 13:38:47    262s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 13:38:47    262s] (I)      Counted 326 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 13:38:47    262s] (I)      ============== Pin Summary ==============
[05/28 13:38:47    262s] (I)      +-------+--------+---------+------------+
[05/28 13:38:47    262s] (I)      | Layer | # pins | % total |      Group |
[05/28 13:38:47    262s] (I)      +-------+--------+---------+------------+
[05/28 13:38:47    262s] (I)      |     1 |   1455 |   34.08 |        Pin |
[05/28 13:38:47    262s] (I)      |     2 |   2580 |   60.44 |        Pin |
[05/28 13:38:47    262s] (I)      |     3 |    234 |    5.48 | Pin access |
[05/28 13:38:47    262s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 13:38:47    262s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 13:38:47    262s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 13:38:47    262s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 13:38:47    262s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 13:38:47    262s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 13:38:47    262s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 13:38:47    262s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 13:38:47    262s] (I)      +-------+--------+---------+------------+
[05/28 13:38:47    262s] (I)      Use row-based GCell size
[05/28 13:38:47    262s] (I)      Use row-based GCell align
[05/28 13:38:47    262s] (I)      layer 0 area = 6400
[05/28 13:38:47    262s] (I)      layer 1 area = 8800
[05/28 13:38:47    262s] (I)      layer 2 area = 11000
[05/28 13:38:47    262s] (I)      layer 3 area = 11000
[05/28 13:38:47    262s] (I)      layer 4 area = 11000
[05/28 13:38:47    262s] (I)      layer 5 area = 11000
[05/28 13:38:47    262s] (I)      layer 6 area = 11000
[05/28 13:38:47    262s] (I)      layer 7 area = 810000
[05/28 13:38:47    262s] (I)      layer 8 area = 2000000
[05/28 13:38:47    262s] (I)      layer 9 area = 2000000
[05/28 13:38:47    262s] (I)      layer 10 area = 0
[05/28 13:38:47    262s] (I)      GCell unit size   : 540
[05/28 13:38:47    262s] (I)      GCell multiplier  : 1
[05/28 13:38:47    262s] (I)      GCell row height  : 540
[05/28 13:38:47    262s] (I)      Actual row height : 540
[05/28 13:38:47    262s] (I)      GCell align ref   : 4060 4000
[05/28 13:38:47    262s] [NR-eGR] Track table information for default rule: 
[05/28 13:38:47    262s] [NR-eGR] M1 has single uniform track structure
[05/28 13:38:47    262s] [NR-eGR] M2 has single uniform track structure
[05/28 13:38:47    262s] [NR-eGR] C1 has single uniform track structure
[05/28 13:38:47    262s] [NR-eGR] C2 has single uniform track structure
[05/28 13:38:47    262s] [NR-eGR] C3 has single uniform track structure
[05/28 13:38:47    262s] [NR-eGR] C4 has single uniform track structure
[05/28 13:38:47    262s] [NR-eGR] C5 has single uniform track structure
[05/28 13:38:47    262s] [NR-eGR] JA has single uniform track structure
[05/28 13:38:47    262s] [NR-eGR] QA has single uniform track structure
[05/28 13:38:47    262s] [NR-eGR] QB has single uniform track structure
[05/28 13:38:47    262s] [NR-eGR] LB has single uniform track structure
[05/28 13:38:47    262s] (I)      ========================= Default via ==========================
[05/28 13:38:47    262s] (I)      +----+------------------+--------------------------------------+
[05/28 13:38:47    262s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 13:38:47    262s] (I)      +----+------------------+--------------------------------------+
[05/28 13:38:47    262s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 13:38:47    262s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 13:38:47    262s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 13:38:47    262s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 13:38:47    262s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 13:38:47    262s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 13:38:47    262s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 13:38:47    262s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 13:38:47    262s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 13:38:47    262s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 13:38:47    262s] (I)      +----+------------------+--------------------------------------+
[05/28 13:38:47    262s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 13:38:47    262s] [NR-eGR] Read 4 PG shapes
[05/28 13:38:47    262s] [NR-eGR] Read 0 clock shapes
[05/28 13:38:47    262s] [NR-eGR] Read 0 other shapes
[05/28 13:38:47    262s] [NR-eGR] #Routing Blockages  : 0
[05/28 13:38:47    262s] [NR-eGR] #Instance Blockages : 12517
[05/28 13:38:47    262s] [NR-eGR] #PG Blockages       : 4
[05/28 13:38:47    262s] [NR-eGR] #Halo Blockages     : 0
[05/28 13:38:47    262s] [NR-eGR] #Boundary Blockages : 0
[05/28 13:38:47    262s] [NR-eGR] #Clock Blockages    : 0
[05/28 13:38:47    262s] [NR-eGR] #Other Blockages    : 0
[05/28 13:38:47    262s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 13:38:47    262s] (I)      Custom ignore net properties:
[05/28 13:38:47    262s] (I)      1 : NotLegal
[05/28 13:38:47    262s] (I)      Default ignore net properties:
[05/28 13:38:47    262s] (I)      1 : Special
[05/28 13:38:47    262s] (I)      2 : Analog
[05/28 13:38:47    262s] (I)      3 : Fixed
[05/28 13:38:47    262s] (I)      4 : Skipped
[05/28 13:38:47    262s] (I)      5 : MixedSignal
[05/28 13:38:47    262s] (I)      Prerouted net properties:
[05/28 13:38:47    262s] (I)      1 : NotLegal
[05/28 13:38:47    262s] (I)      2 : Special
[05/28 13:38:47    262s] (I)      3 : Analog
[05/28 13:38:47    262s] (I)      4 : Fixed
[05/28 13:38:47    262s] (I)      5 : Skipped
[05/28 13:38:47    262s] (I)      6 : MixedSignal
[05/28 13:38:47    262s] [NR-eGR] Early global route reroute all routable nets
[05/28 13:38:47    262s] [NR-eGR] #prerouted nets         : 0
[05/28 13:38:47    262s] [NR-eGR] #prerouted special nets : 0
[05/28 13:38:47    262s] [NR-eGR] #prerouted wires        : 0
[05/28 13:38:47    262s] [NR-eGR] Read 1143 nets ( ignored 0 )
[05/28 13:38:47    262s] (I)        Front-side 1143 ( ignored 0 )
[05/28 13:38:47    262s] (I)        Back-side  0 ( ignored 0 )
[05/28 13:38:47    262s] (I)        Both-side  0 ( ignored 0 )
[05/28 13:38:47    262s] (I)      Reading macro buffers
[05/28 13:38:47    262s] (I)      Number of macros with buffers: 0
[05/28 13:38:47    262s] (I)      early_global_route_priority property id does not exist.
[05/28 13:38:47    262s] (I)      Setting up GCell size
[05/28 13:38:47    262s] (I)      Base Grid  :    77 x    76
[05/28 13:38:47    262s] (I)      Final Grid :    39 x    38
[05/28 13:38:47    262s] (I)      Read Num Blocks=12653  Num Prerouted Wires=0  Num CS=0
[05/28 13:38:47    262s] (I)      Layer 1 (H) : #blockages 11979 : #preroutes 0
[05/28 13:38:47    262s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[05/28 13:38:47    262s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:47    262s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:47    262s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:47    262s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:47    262s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:47    262s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:47    262s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 13:38:47    262s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 13:38:47    262s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 13:38:47    262s] (I)      Track adjustment: Reducing 1987 tracks (15.00%) for Layer2
[05/28 13:38:47    262s] (I)      Track adjustment: Reducing 1823 tracks (12.00%) for Layer3
[05/28 13:38:47    262s] (I)      Number of ignored nets                =      0
[05/28 13:38:47    262s] (I)      Number of connected nets              =      0
[05/28 13:38:47    262s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 13:38:47    262s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 13:38:47    262s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 13:38:47    262s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 13:38:47    262s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 13:38:47    262s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 13:38:47    262s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 13:38:47    262s] (I)      Constructing bin map
[05/28 13:38:47    262s] (I)      Initialize bin information with width=2160 height=2160
[05/28 13:38:47    262s] (I)      Done constructing bin map
[05/28 13:38:47    262s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 13:38:47    262s] (I)      Ndr track 0 does not exist
[05/28 13:38:47    262s] (I)      ---------------------Grid Graph Info--------------------
[05/28 13:38:47    262s] (I)      Routing area        : (0, 0) - (41760, 40960)
[05/28 13:38:47    262s] (I)      Core area           : (4060, 4000) - (37700, 36940)
[05/28 13:38:47    262s] (I)      Site width          :   116  (dbu)
[05/28 13:38:47    262s] (I)      Row height          :   540  (dbu)
[05/28 13:38:47    262s] (I)      GCell row height    :   540  (dbu)
[05/28 13:38:47    262s] (I)      GCell width         :  1080  (dbu)
[05/28 13:38:47    262s] (I)      GCell height        :  1080  (dbu)
[05/28 13:38:47    262s] (I)      Grid                :    39    38    11
[05/28 13:38:47    262s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 13:38:47    262s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 13:38:47    262s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 13:38:47    262s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 13:38:47    262s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 13:38:47    262s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 13:38:47    262s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 13:38:47    262s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 13:38:47    262s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 13:38:47    262s] (I)      Total num of tracks :   360   511   463   454   463   454   463    44    17    17    11
[05/28 13:38:47    262s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 13:38:47    262s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 13:38:47    262s] (I)      --------------------------------------------------------
[05/28 13:38:47    262s] 
[05/28 13:38:47    262s] [NR-eGR] ============ Routing rule table ============
[05/28 13:38:47    262s] [NR-eGR] Rule id: 0  Nets: 1143
[05/28 13:38:47    262s] [NR-eGR] ========================================
[05/28 13:38:47    262s] [NR-eGR] 
[05/28 13:38:47    262s] (I)      ======== NDR :  =========
[05/28 13:38:47    262s] (I)      +--------------+--------+
[05/28 13:38:47    262s] (I)      |           ID |      0 |
[05/28 13:38:47    262s] (I)      |         Name |        |
[05/28 13:38:47    262s] (I)      |      Default |    yes |
[05/28 13:38:47    262s] (I)      |  Clk Special |     no |
[05/28 13:38:47    262s] (I)      | Hard spacing |     no |
[05/28 13:38:47    262s] (I)      |    NDR track | (none) |
[05/28 13:38:47    262s] (I)      |      NDR via | (none) |
[05/28 13:38:47    262s] (I)      |  Extra space |      0 |
[05/28 13:38:47    262s] (I)      |      Shields |      0 |
[05/28 13:38:47    262s] (I)      |   Demand (H) |      1 |
[05/28 13:38:47    262s] (I)      |   Demand (V) |      1 |
[05/28 13:38:47    262s] (I)      |        #Nets |   1143 |
[05/28 13:38:47    262s] (I)      +--------------+--------+
[05/28 13:38:47    262s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:38:47    262s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 13:38:47    262s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:38:47    262s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 13:38:47    262s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:47    262s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:47    262s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:47    262s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:47    262s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:38:47    262s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 13:38:47    262s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 13:38:47    262s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 13:38:47    262s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 13:38:47    262s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:38:47    262s] (I)      =============== Blocked Tracks ===============
[05/28 13:38:47    262s] (I)      +-------+---------+----------+---------------+
[05/28 13:38:47    262s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 13:38:47    262s] (I)      +-------+---------+----------+---------------+
[05/28 13:38:47    262s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 13:38:47    262s] (I)      |     2 |   19929 |    14154 |        71.02% |
[05/28 13:38:47    262s] (I)      |     3 |   17594 |     5834 |        33.16% |
[05/28 13:38:47    262s] (I)      |     4 |   17706 |        0 |         0.00% |
[05/28 13:38:47    262s] (I)      |     5 |   17594 |        0 |         0.00% |
[05/28 13:38:47    262s] (I)      |     6 |   17706 |        0 |         0.00% |
[05/28 13:38:47    262s] (I)      |     7 |   17594 |        0 |         0.00% |
[05/28 13:38:47    262s] (I)      |     8 |    1716 |        0 |         0.00% |
[05/28 13:38:47    262s] (I)      |     9 |     646 |        0 |         0.00% |
[05/28 13:38:47    262s] (I)      |    10 |     663 |        0 |         0.00% |
[05/28 13:38:47    262s] (I)      |    11 |     418 |        0 |         0.00% |
[05/28 13:38:47    262s] (I)      +-------+---------+----------+---------------+
[05/28 13:38:47    262s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] (I)      Reset routing kernel
[05/28 13:38:47    262s] (I)      Started Global Routing ( Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] (I)      totalPins=4281  totalGlobalPin=3780 (88.30%)
[05/28 13:38:47    262s] (I)      ================= Net Group Info =================
[05/28 13:38:47    262s] (I)      +----+----------------+--------------+-----------+
[05/28 13:38:47    262s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 13:38:47    262s] (I)      +----+----------------+--------------+-----------+
[05/28 13:38:47    262s] (I)      |  1 |           1143 |        M2(2) |    LB(11) |
[05/28 13:38:47    262s] (I)      +----+----------------+--------------+-----------+
[05/28 13:38:47    262s] (I)      total 2D Cap : 91835 = (44225 H, 47610 V)
[05/28 13:38:47    262s] (I)      total 2D Demand : 433 = (433 H, 0 V)
[05/28 13:38:47    262s] (I)      #blocked GCells = 0
[05/28 13:38:47    262s] (I)      #regions = 1
[05/28 13:38:47    262s] (I)      #blocked areas for congestion spreading : 0
[05/28 13:38:47    262s] [NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[05/28 13:38:47    262s] (I)      
[05/28 13:38:47    262s] (I)      ============  Phase 1a Route ============
[05/28 13:38:47    262s] (I)      Usage: 4645 = (2342 H, 2303 V) = (5.30% H, 4.84% V) = (2.529e+03um H, 2.487e+03um V)
[05/28 13:38:47    262s] (I)      
[05/28 13:38:47    262s] (I)      ============  Phase 1b Route ============
[05/28 13:38:47    262s] (I)      Usage: 4645 = (2342 H, 2303 V) = (5.30% H, 4.84% V) = (2.529e+03um H, 2.487e+03um V)
[05/28 13:38:47    262s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.016600e+03um
[05/28 13:38:47    262s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 13:38:47    262s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 13:38:47    262s] (I)      
[05/28 13:38:47    262s] (I)      ============  Phase 1c Route ============
[05/28 13:38:47    262s] (I)      Usage: 4645 = (2342 H, 2303 V) = (5.30% H, 4.84% V) = (2.529e+03um H, 2.487e+03um V)
[05/28 13:38:47    262s] (I)      
[05/28 13:38:47    262s] (I)      ============  Phase 1d Route ============
[05/28 13:38:47    262s] (I)      Usage: 4645 = (2342 H, 2303 V) = (5.30% H, 4.84% V) = (2.529e+03um H, 2.487e+03um V)
[05/28 13:38:47    262s] (I)      
[05/28 13:38:47    262s] (I)      ============  Phase 1e Route ============
[05/28 13:38:47    262s] (I)      Usage: 4645 = (2342 H, 2303 V) = (5.30% H, 4.84% V) = (2.529e+03um H, 2.487e+03um V)
[05/28 13:38:47    262s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.016600e+03um
[05/28 13:38:47    262s] (I)      
[05/28 13:38:47    262s] (I)      ============  Phase 1l Route ============
[05/28 13:38:47    262s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 13:38:47    262s] (I)      Layer  2:       6481      1154       222         621       18873    ( 3.19%) 
[05/28 13:38:47    262s] (I)      Layer  3:      11150      2125       119        1500       15816    ( 8.66%) 
[05/28 13:38:47    262s] (I)      Layer  4:      17252      1832         0           0       17328    ( 0.00%) 
[05/28 13:38:47    262s] (I)      Layer  5:      17131       858         0           0       17316    ( 0.00%) 
[05/28 13:38:47    262s] (I)      Layer  6:      17252         0         0           0       17328    ( 0.00%) 
[05/28 13:38:47    262s] (I)      Layer  7:      17131         0         0           0       17316    ( 0.00%) 
[05/28 13:38:47    262s] (I)      Layer  8:       1672         0         0          91        1642    ( 5.26%) 
[05/28 13:38:47    262s] (I)      Layer  9:        629         0         0         366         283    (56.41%) 
[05/28 13:38:47    262s] (I)      Layer 10:        646         0         0         359         291    (55.26%) 
[05/28 13:38:47    262s] (I)      Layer 11:        407         0         0         311         122    (71.79%) 
[05/28 13:38:47    262s] (I)      Total:         89751      5969       341        3247      106313    ( 2.96%) 
[05/28 13:38:47    262s] (I)      
[05/28 13:38:47    262s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 13:38:47    262s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 13:38:47    262s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 13:38:47    262s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/28 13:38:47    262s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 13:38:47    262s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:47    262s] [NR-eGR]      M2 ( 2)       157(11.22%)         8( 0.57%)         1( 0.07%)   (11.87%) 
[05/28 13:38:47    262s] [NR-eGR]      C1 ( 3)        91( 6.90%)         3( 0.23%)         0( 0.00%)   ( 7.13%) 
[05/28 13:38:47    262s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:47    262s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:47    262s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:47    262s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:47    262s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:47    262s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:47    262s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:47    262s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:38:47    262s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 13:38:47    262s] [NR-eGR]        Total       248( 2.15%)        11( 0.10%)         1( 0.01%)   ( 2.25%) 
[05/28 13:38:47    262s] [NR-eGR] 
[05/28 13:38:47    262s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] (I)      Updating congestion map
[05/28 13:38:47    262s] (I)      total 2D Cap : 92510 = (44730 H, 47780 V)
[05/28 13:38:47    262s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 13:38:47    262s] (I)      Running track assignment and export wires
[05/28 13:38:47    262s] (I)      Delete wires for 1143 nets 
[05/28 13:38:47    262s] (I)      ============= Track Assignment ============
[05/28 13:38:47    262s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 13:38:47    262s] (I)      Run Multi-thread track assignment
[05/28 13:38:47    262s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] (I)      Started Export ( Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 13:38:47    262s] [NR-eGR] Total eGR-routed clock nets wire length: 357um, number of vias: 531
[05/28 13:38:47    262s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:38:47    262s] [NR-eGR]             Length (um)  Vias 
[05/28 13:38:47    262s] [NR-eGR] ------------------------------
[05/28 13:38:47    262s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 13:38:47    262s] [NR-eGR]  M2  (2H)          1368  5043 
[05/28 13:38:47    262s] [NR-eGR]  C1  (3V)          1892  2190 
[05/28 13:38:47    262s] [NR-eGR]  C2  (4H)          1618  1004 
[05/28 13:38:47    262s] [NR-eGR]  C3  (5V)           876    20 
[05/28 13:38:47    262s] [NR-eGR]  C4  (6H)             3     0 
[05/28 13:38:47    262s] [NR-eGR]  C5  (7V)             0     0 
[05/28 13:38:47    262s] [NR-eGR]  JA  (8H)             0     0 
[05/28 13:38:47    262s] [NR-eGR]  QA  (9V)             0     0 
[05/28 13:38:47    262s] [NR-eGR]  QB  (10H)            0     0 
[05/28 13:38:47    262s] [NR-eGR]  LB  (11V)            0     0 
[05/28 13:38:47    262s] [NR-eGR] ------------------------------
[05/28 13:38:47    262s] [NR-eGR]      Total         5757  9712 
[05/28 13:38:47    262s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:38:47    262s] [NR-eGR] Total half perimeter of net bounding box: 4162um
[05/28 13:38:47    262s] [NR-eGR] Total length: 5757um, number of vias: 9712
[05/28 13:38:47    262s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:38:47    262s] (I)      == Layer wire length by net rule ==
[05/28 13:38:47    262s] (I)                  Default 
[05/28 13:38:47    262s] (I)      --------------------
[05/28 13:38:47    262s] (I)       M1  (1V)       0um 
[05/28 13:38:47    262s] (I)       M2  (2H)    1368um 
[05/28 13:38:47    262s] (I)       C1  (3V)    1892um 
[05/28 13:38:47    262s] (I)       C2  (4H)    1618um 
[05/28 13:38:47    262s] (I)       C3  (5V)     876um 
[05/28 13:38:47    262s] (I)       C4  (6H)       3um 
[05/28 13:38:47    262s] (I)       C5  (7V)       0um 
[05/28 13:38:47    262s] (I)       JA  (8H)       0um 
[05/28 13:38:47    262s] (I)       QA  (9V)       0um 
[05/28 13:38:47    262s] (I)       QB  (10H)      0um 
[05/28 13:38:47    262s] (I)       LB  (11V)      0um 
[05/28 13:38:47    262s] (I)      --------------------
[05/28 13:38:47    262s] (I)           Total   5757um 
[05/28 13:38:47    262s] (I)      == Layer via count by net rule ==
[05/28 13:38:47    262s] (I)                  Default 
[05/28 13:38:47    262s] (I)      --------------------
[05/28 13:38:47    262s] (I)       M1  (1V)      1455 
[05/28 13:38:47    262s] (I)       M2  (2H)      5043 
[05/28 13:38:47    262s] (I)       C1  (3V)      2190 
[05/28 13:38:47    262s] (I)       C2  (4H)      1004 
[05/28 13:38:47    262s] (I)       C3  (5V)        20 
[05/28 13:38:47    262s] (I)       C4  (6H)         0 
[05/28 13:38:47    262s] (I)       C5  (7V)         0 
[05/28 13:38:47    262s] (I)       JA  (8H)         0 
[05/28 13:38:47    262s] (I)       QA  (9V)         0 
[05/28 13:38:47    262s] (I)       QB  (10H)        0 
[05/28 13:38:47    262s] (I)       LB  (11V)        0 
[05/28 13:38:47    262s] (I)      --------------------
[05/28 13:38:47    262s] (I)           Total     9712 
[05/28 13:38:47    262s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] eee: RC Grid memory freed = 10692 (9 X 9 X 11 X 12b)
[05/28 13:38:47    262s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] [NR-eGR] Finished Early Global Route ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 3.47 MB )
[05/28 13:38:47    262s] (I)      ======================================== Runtime Summary =========================================
[05/28 13:38:47    262s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[05/28 13:38:47    262s] (I)      --------------------------------------------------------------------------------------------------
[05/28 13:38:47    262s] (I)       Early Global Route                             100.00%  32.34 sec  32.47 sec  0.12 sec  0.13 sec 
[05/28 13:38:47    262s] (I)       +-Early Global Route kernel                     93.74%  32.35 sec  32.47 sec  0.12 sec  0.12 sec 
[05/28 13:38:47    262s] (I)       | +-Import and model                            19.19%  32.36 sec  32.38 sec  0.02 sec  0.03 sec 
[05/28 13:38:47    262s] (I)       | | +-Create place DB                            4.78%  32.36 sec  32.37 sec  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | | +-Import place data                        4.60%  32.36 sec  32.37 sec  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Read instances and placement           1.24%  32.36 sec  32.36 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Read nets                              2.25%  32.36 sec  32.37 sec  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Read rows                              0.04%  32.37 sec  32.37 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Read module constraints                0.03%  32.37 sec  32.37 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | +-Create route DB                           10.59%  32.37 sec  32.38 sec  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | | +-Import route data (1T)                  10.18%  32.37 sec  32.38 sec  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Read blockages ( Layer 2-11 )          4.17%  32.37 sec  32.38 sec  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | | | | +-Read routing blockages               0.01%  32.37 sec  32.37 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | | +-Read instance blockages              1.94%  32.37 sec  32.37 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | | +-Read PG blockages                    1.02%  32.37 sec  32.37 sec  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  32.37 sec  32.37 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | | +-Read clock blockages                 0.02%  32.37 sec  32.37 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | | +-Read other blockages                 0.01%  32.37 sec  32.37 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | | +-Read halo blockages                  0.01%  32.37 sec  32.37 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | | +-Read boundary cut boxes              0.00%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Read blackboxes                        0.01%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Read prerouted                         0.33%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Read nets                              0.42%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Set up via pillars                     0.02%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Initialize 3D grid graph               0.10%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Model blockage capacity                1.75%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | | +-Initialize 3D capacity               1.43%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | +-Read aux data                              0.20%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | +-Others data preparation                    0.02%  32.38 sec  32.38 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | +-Create route kernel                        2.65%  32.38 sec  32.38 sec  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | +-Global Routing                              28.13%  32.38 sec  32.42 sec  0.03 sec  0.03 sec 
[05/28 13:38:47    262s] (I)       | | +-Initialization                             0.45%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | +-Net group 1                               23.59%  32.39 sec  32.42 sec  0.03 sec  0.03 sec 
[05/28 13:38:47    262s] (I)       | | | +-Generate topology                        0.94%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | +-Phase 1a                                 1.80%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Pattern routing (1T)                   1.16%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Add via demand to 2D                   0.20%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | +-Phase 1b                                 0.53%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | +-Phase 1c                                 0.02%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | +-Phase 1d                                 0.97%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | +-Phase 1e                                 0.39%  32.39 sec  32.39 sec  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Route legalization                     0.21%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | | | +-Legalize Reach Aware Violations      0.04%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | | +-Phase 1l                                17.25%  32.39 sec  32.42 sec  0.02 sec  0.02 sec 
[05/28 13:38:47    262s] (I)       | | | | +-Layer assignment (1T)                 16.87%  32.39 sec  32.42 sec  0.02 sec  0.02 sec 
[05/28 13:38:47    262s] (I)       | +-Export cong map                              1.22%  32.42 sec  32.42 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | +-Export 2D cong map                         0.17%  32.42 sec  32.42 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | +-Extract Global 3D Wires                      0.47%  32.42 sec  32.42 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | +-Track Assignment (1T)                       17.89%  32.42 sec  32.45 sec  0.02 sec  0.03 sec 
[05/28 13:38:47    262s] (I)       | | +-Initialization                             0.14%  32.42 sec  32.42 sec  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | +-Track Assignment Kernel                   15.92%  32.42 sec  32.44 sec  0.02 sec  0.02 sec 
[05/28 13:38:47    262s] (I)       | | +-Free Memory                                0.01%  32.45 sec  32.45 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | +-Export                                      16.04%  32.45 sec  32.47 sec  0.02 sec  0.02 sec 
[05/28 13:38:47    262s] (I)       | | +-Export DB wires                            8.54%  32.45 sec  32.46 sec  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | | +-Export all nets                          6.74%  32.45 sec  32.45 sec  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | | +-Set wire vias                            1.09%  32.46 sec  32.46 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | +-Report wirelength                          4.88%  32.46 sec  32.46 sec  0.01 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | | +-Update net boxes                           1.82%  32.46 sec  32.47 sec  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)       | | +-Update timing                              0.01%  32.47 sec  32.47 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)       | +-Postprocess design                           0.73%  32.47 sec  32.47 sec  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)      ====================== Summary by functions ======================
[05/28 13:38:47    262s] (I)       Lv  Step                                   %      Real       CPU 
[05/28 13:38:47    262s] (I)      ------------------------------------------------------------------
[05/28 13:38:47    262s] (I)        0  Early Global Route               100.00%  0.12 sec  0.13 sec 
[05/28 13:38:47    262s] (I)        1  Early Global Route kernel         93.74%  0.12 sec  0.12 sec 
[05/28 13:38:47    262s] (I)        2  Global Routing                    28.13%  0.03 sec  0.03 sec 
[05/28 13:38:47    262s] (I)        2  Import and model                  19.19%  0.02 sec  0.03 sec 
[05/28 13:38:47    262s] (I)        2  Track Assignment (1T)             17.89%  0.02 sec  0.03 sec 
[05/28 13:38:47    262s] (I)        2  Export                            16.04%  0.02 sec  0.02 sec 
[05/28 13:38:47    262s] (I)        2  Export cong map                    1.22%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        2  Postprocess design                 0.73%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        2  Extract Global 3D Wires            0.47%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        3  Net group 1                       23.59%  0.03 sec  0.03 sec 
[05/28 13:38:47    262s] (I)        3  Track Assignment Kernel           15.92%  0.02 sec  0.02 sec 
[05/28 13:38:47    262s] (I)        3  Create route DB                   10.59%  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        3  Export DB wires                    8.54%  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        3  Report wirelength                  4.88%  0.01 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        3  Create place DB                    4.78%  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        3  Create route kernel                2.65%  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        3  Update net boxes                   1.82%  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        3  Initialization                     0.59%  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        3  Read aux data                      0.20%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        3  Export 2D cong map                 0.17%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        3  Others data preparation            0.02%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        4  Phase 1l                          17.25%  0.02 sec  0.02 sec 
[05/28 13:38:47    262s] (I)        4  Import route data (1T)            10.18%  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        4  Export all nets                    6.74%  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        4  Import place data                  4.60%  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        4  Phase 1a                           1.80%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        4  Set wire vias                      1.09%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        4  Phase 1d                           0.97%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        4  Generate topology                  0.94%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        4  Phase 1b                           0.53%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        4  Phase 1e                           0.39%  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        4  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Layer assignment (1T)             16.87%  0.02 sec  0.02 sec 
[05/28 13:38:47    262s] (I)        5  Read blockages ( Layer 2-11 )      4.17%  0.01 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        5  Read nets                          2.67%  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        5  Model blockage capacity            1.75%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Read instances and placement       1.24%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Pattern routing (1T)               1.16%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Read prerouted                     0.33%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Route legalization                 0.21%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Add via demand to 2D               0.20%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Initialize 3D grid graph           0.10%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Read rows                          0.04%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Read module constraints            0.03%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        6  Read instance blockages            1.94%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        6  Initialize 3D capacity             1.43%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        6  Read PG blockages                  1.02%  0.00 sec  0.01 sec 
[05/28 13:38:47    262s] (I)        6  Legalize Reach Aware Violations    0.04%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] (I)        7  Allocate memory for PG via list    0.04%  0.00 sec  0.00 sec 
[05/28 13:38:47    262s] Running post-eGR process
[05/28 13:38:47    262s] Extraction called for design 'TOP' of instances=1122 and nets=1145 using extraction engine 'preRoute' .
[05/28 13:38:47    262s] PreRoute RC Extraction called for design TOP.
[05/28 13:38:47    262s] RC Extraction called in multi-corner(2) mode.
[05/28 13:38:47    262s] RCMode: PreRoute
[05/28 13:38:47    262s]       RC Corner Indexes            0       1   
[05/28 13:38:47    262s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 13:38:47    262s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 13:38:47    262s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 13:38:47    262s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 13:38:47    262s] Shrink Factor                : 1.00000
[05/28 13:38:47    262s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 13:38:47    262s] Using Quantus QRC technology file ...
[05/28 13:38:47    263s] eee: RC Grid memory allocated = 10692 (9 X 9 X 11 X 12b)
[05/28 13:38:47    263s] Updating RC Grid density data for preRoute extraction ...
[05/28 13:38:47    263s] eee: pegSigSF=1.070000
[05/28 13:38:47    263s] Initializing multi-corner resistance tables ...
[05/28 13:38:47    263s] eee: Grid unit RC data computation started
[05/28 13:38:47    263s] eee: Grid unit RC data computation completed
[05/28 13:38:47    263s] eee: l=1 avDens=0.004799 usedTrk=14.297407 availTrk=2979.310345 sigTrk=14.297407
[05/28 13:38:47    263s] eee: l=2 avDens=0.066446 usedTrk=260.136111 availTrk=3915.000000 sigTrk=260.136111
[05/28 13:38:47    263s] eee: l=3 avDens=0.114530 usedTrk=350.463146 availTrk=3060.000000 sigTrk=350.463146
[05/28 13:38:47    263s] eee: l=4 avDens=0.107386 usedTrk=302.829074 availTrk=2820.000000 sigTrk=302.829074
[05/28 13:38:47    263s] eee: l=5 avDens=0.069302 usedTrk=162.167593 availTrk=2340.000000 sigTrk=162.167593
[05/28 13:38:47    263s] eee: l=6 avDens=0.000707 usedTrk=0.466667 availTrk=660.000000 sigTrk=0.466667
[05/28 13:38:47    263s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:38:47    263s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:38:47    263s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:38:47    263s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:38:47    263s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:38:47    263s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:38:47    263s] eee: LAM-FP: thresh=1 ; dimX=522.000000 ; dimY=512.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 13:38:47    263s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.224105 uaWl=1.000000 uaWlH=0.433700 aWlH=0.000000 lMod=0 pMax=0.869500 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 13:38:47    263s] eee: NetCapCache creation started. (Current Mem: 3597.582M) 
[05/28 13:38:47    263s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3597.582M) 
[05/28 13:38:47    263s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(41.760000, 40.960000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (8 X 8)
[05/28 13:38:47    263s] eee: Metal Layers Info:
[05/28 13:38:47    263s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:38:47    263s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 13:38:47    263s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:38:47    263s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 13:38:47    263s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 13:38:47    263s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 13:38:47    263s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 13:38:47    263s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 13:38:47    263s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 13:38:47    263s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 13:38:47    263s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 13:38:47    263s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 13:38:47    263s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 13:38:47    263s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 13:38:47    263s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:38:47    263s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 13:38:47    263s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3597.582M)
[05/28 13:38:47    263s] Cell TOP LLGs are deleted
[05/28 13:38:47    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:47    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:47    263s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3597.6M, EPOCH TIME: 1748453927.728483
[05/28 13:38:47    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:47    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:47    263s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3597.6M, EPOCH TIME: 1748453927.729058
[05/28 13:38:47    263s] Max number of tech site patterns supported in site array is 256.
[05/28 13:38:47    263s] Core basic site is GF22_DST
[05/28 13:38:47    263s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:38:47    263s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:38:47    263s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:38:47    263s] SiteArray: use 159,744 bytes
[05/28 13:38:47    263s] SiteArray: current memory after site array memory allocation 3597.6M
[05/28 13:38:47    263s] SiteArray: FP blocked sites are writable
[05/28 13:38:47    263s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3597.6M, EPOCH TIME: 1748453927.905055
[05/28 13:38:47    263s] Process 186 wires and vias for routing blockage analysis
[05/28 13:38:47    263s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3597.6M, EPOCH TIME: 1748453927.905225
[05/28 13:38:47    263s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:38:47    263s] Atter site array init, number of instance map data is 0.
[05/28 13:38:47    263s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.170, REAL:0.177, MEM:3597.6M, EPOCH TIME: 1748453927.905857
[05/28 13:38:47    263s] 
[05/28 13:38:47    263s] 
[05/28 13:38:47    263s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:47    263s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.178, MEM:3597.6M, EPOCH TIME: 1748453927.906708
[05/28 13:38:47    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:47    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:47    263s] Starting delay calculation for Setup views
[05/28 13:38:48    263s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 13:38:48    263s] #################################################################################
[05/28 13:38:48    263s] # Design Stage: PreRoute
[05/28 13:38:48    263s] # Design Name: TOP
[05/28 13:38:48    263s] # Design Mode: 22nm
[05/28 13:38:48    263s] # Analysis Mode: MMMC Non-OCV 
[05/28 13:38:48    263s] # Parasitics Mode: No SPEF/RCDB 
[05/28 13:38:48    263s] # Signoff Settings: SI Off 
[05/28 13:38:48    263s] #################################################################################
[05/28 13:38:48    263s] Calculate delays in BcWc mode...
[05/28 13:38:48    263s] Topological Sorting (REAL = 0:00:00.0, MEM = 3626.7M, InitMEM = 3626.7M)
[05/28 13:38:48    263s] Start delay calculation (fullDC) (1 T). (MEM=3663.38)
[05/28 13:38:48    263s] End AAE Lib Interpolated Model. (MEM=3626.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:38:49    264s] Total number of fetched objects 1143
[05/28 13:38:49    264s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:38:49    264s] End delay calculation. (MEM=3686.27 CPU=0:00:00.3 REAL=0:00:01.0)
[05/28 13:38:49    264s] End delay calculation (fullDC). (MEM=3686.27 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 13:38:49    264s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3660.4M) ***
[05/28 13:38:49    264s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:04:26 mem=3660.4M)
[05/28 13:38:49    264s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.720  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.272   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -220    |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.473%
------------------------------------------------------------------

[05/28 13:38:49    264s] **optDesign ... cpu = 0:00:10, real = 0:00:32, mem = 3680.0M, totSessionCpu=0:04:26 **
[05/28 13:38:49    264s] Begin: Collecting metrics
[05/28 13:38:49    264s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 49.720 |   0 |       46.47 | 0:00:02  |        3617 |    0 |   2 |
 ------------------------------------------------------------------------------------ 
[05/28 13:38:49    264s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3688.7M, current mem=3678.6M)

[05/28 13:38:49    264s] End: Collecting metrics
[05/28 13:38:49    264s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.9/0:00:32.1 (0.3), totSession cpu/real = 0:04:25.9/0:10:56.4 (0.4), mem = 3617.5M
[05/28 13:38:49    264s] 
[05/28 13:38:49    264s] =============================================================================================
[05/28 13:38:49    264s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.10-p003_1
[05/28 13:38:49    264s] =============================================================================================
[05/28 13:38:49    264s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:38:49    264s] ---------------------------------------------------------------------------------------------
[05/28 13:38:49    264s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:38:49    264s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.6 % )     0:00:01.7 /  0:00:01.6    0.9
[05/28 13:38:49    264s] [ MetricReport           ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 13:38:49    264s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 13:38:49    264s] [ CellServerInit         ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:38:49    264s] [ LibAnalyzerInit        ]      2   0:00:04.6  (  14.2 % )     0:00:04.6 /  0:00:04.6    1.0
[05/28 13:38:49    264s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:49    264s] [ MetricInit             ]      1   0:00:01.1  (   3.4 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 13:38:49    264s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:38:49    264s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:38:49    264s] [ ExtractRC              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.7
[05/28 13:38:49    264s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   1.9 % )     0:00:01.5 /  0:00:01.3    0.9
[05/28 13:38:49    264s] [ FullDelayCalc          ]      1   0:00:00.8  (   2.3 % )     0:00:00.8 /  0:00:00.6    0.8
[05/28 13:38:49    264s] [ TimingUpdate           ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:38:49    264s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:38:49    264s] [ MISC                   ]          0:00:23.9  (  74.3 % )     0:00:23.9 /  0:00:01.8    0.1
[05/28 13:38:49    264s] ---------------------------------------------------------------------------------------------
[05/28 13:38:49    264s]  InitOpt #1 TOTAL                   0:00:32.1  ( 100.0 % )     0:00:32.1 /  0:00:09.9    0.3
[05/28 13:38:49    264s] ---------------------------------------------------------------------------------------------
[05/28 13:38:49    264s] 
[05/28 13:38:49    264s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/28 13:38:49    264s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 13:38:49    264s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:26 mem=3617.5M
[05/28 13:38:49    264s] OPERPROF: Starting DPlace-Init at level 1, MEM:3617.5M, EPOCH TIME: 1748453929.670963
[05/28 13:38:49    264s] Processing tracks to init pin-track alignment.
[05/28 13:38:49    264s] z: 1, totalTracks: 1
[05/28 13:38:49    264s] z: 3, totalTracks: 1
[05/28 13:38:49    264s] z: 5, totalTracks: 1
[05/28 13:38:49    264s] z: 7, totalTracks: 1
[05/28 13:38:49    264s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 13:38:49    264s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:38:49    264s] Initializing Route Infrastructure for color support ...
[05/28 13:38:49    264s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3617.5M, EPOCH TIME: 1748453929.671514
[05/28 13:38:49    264s] ### Add 31 auto generated vias to default rule
[05/28 13:38:49    264s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.008, MEM:3617.5M, EPOCH TIME: 1748453929.679422
[05/28 13:38:49    264s] Route Infrastructure Initialized for color support successfully.
[05/28 13:38:49    264s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:38:49    264s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3617.5M, EPOCH TIME: 1748453929.692968
[05/28 13:38:49    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:49    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:49    265s] 
[05/28 13:38:49    265s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:49    265s] 
[05/28 13:38:49    265s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:49    265s] OPERPROF:     Starting CMU at level 3, MEM:3617.5M, EPOCH TIME: 1748453929.868408
[05/28 13:38:49    265s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3617.5M, EPOCH TIME: 1748453929.869030
[05/28 13:38:49    265s] 
[05/28 13:38:49    265s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:38:49    265s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.176, MEM:3617.5M, EPOCH TIME: 1748453929.869274
[05/28 13:38:49    265s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3617.5M, EPOCH TIME: 1748453929.869341
[05/28 13:38:49    265s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3617.5M, EPOCH TIME: 1748453929.869601
[05/28 13:38:49    265s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3617.5MB).
[05/28 13:38:49    265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.199, MEM:3617.5M, EPOCH TIME: 1748453929.870092
[05/28 13:38:49    265s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:26 mem=3617.5M
[05/28 13:38:49    265s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3617.5M, EPOCH TIME: 1748453929.872132
[05/28 13:38:49    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:49    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:49    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:49    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:49    265s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3617.5M, EPOCH TIME: 1748453929.879929
[05/28 13:38:49    265s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 13:38:49    265s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:26 mem=3617.5M
[05/28 13:38:49    265s] OPERPROF: Starting DPlace-Init at level 1, MEM:3617.5M, EPOCH TIME: 1748453929.880597
[05/28 13:38:49    265s] Processing tracks to init pin-track alignment.
[05/28 13:38:49    265s] z: 1, totalTracks: 1
[05/28 13:38:49    265s] z: 3, totalTracks: 1
[05/28 13:38:49    265s] z: 5, totalTracks: 1
[05/28 13:38:49    265s] z: 7, totalTracks: 1
[05/28 13:38:49    265s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 13:38:49    265s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:38:49    265s] Initializing Route Infrastructure for color support ...
[05/28 13:38:49    265s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3617.5M, EPOCH TIME: 1748453929.880936
[05/28 13:38:49    265s] ### Add 31 auto generated vias to default rule
[05/28 13:38:49    265s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3617.5M, EPOCH TIME: 1748453929.884698
[05/28 13:38:49    265s] Route Infrastructure Initialized for color support successfully.
[05/28 13:38:49    265s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:38:49    265s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3617.5M, EPOCH TIME: 1748453929.892122
[05/28 13:38:49    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:49    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:50    265s] OPERPROF:     Starting CMU at level 3, MEM:3617.5M, EPOCH TIME: 1748453930.062168
[05/28 13:38:50    265s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3617.5M, EPOCH TIME: 1748453930.062687
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:38:50    265s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.171, MEM:3617.5M, EPOCH TIME: 1748453930.062932
[05/28 13:38:50    265s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3617.5M, EPOCH TIME: 1748453930.062996
[05/28 13:38:50    265s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3617.5M, EPOCH TIME: 1748453930.063252
[05/28 13:38:50    265s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3617.5MB).
[05/28 13:38:50    265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.183, MEM:3617.5M, EPOCH TIME: 1748453930.063780
[05/28 13:38:50    265s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:26 mem=3617.5M
[05/28 13:38:50    265s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3617.5M, EPOCH TIME: 1748453930.065325
[05/28 13:38:50    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:50    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:50    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:50    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:50    265s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3617.5M, EPOCH TIME: 1748453930.072593
[05/28 13:38:50    265s] *** Starting optimizing excluded clock nets MEM= 3617.5M) ***
[05/28 13:38:50    265s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3617.5M) ***
[05/28 13:38:50    265s] The useful skew maximum allowed delay is: 0.3
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:38:50    265s] Deleting Lib Analyzer.
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] TimeStamp Deleting Cell Server End ...
[05/28 13:38:50    265s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:38:50    265s] Summary for sequential cells identification: 
[05/28 13:38:50    265s]   Identified SBFF number: 299
[05/28 13:38:50    265s]   Identified MBFF number: 75
[05/28 13:38:50    265s]   Identified SB Latch number: 22
[05/28 13:38:50    265s]   Identified MB Latch number: 0
[05/28 13:38:50    265s]   Not identified SBFF number: 15
[05/28 13:38:50    265s]   Not identified MBFF number: 0
[05/28 13:38:50    265s]   Not identified SB Latch number: 0
[05/28 13:38:50    265s]   Not identified MB Latch number: 0
[05/28 13:38:50    265s]   Number of sequential cells which are not FFs: 45
[05/28 13:38:50    265s]  Visiting view : view_slow_mission
[05/28 13:38:50    265s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:38:50    265s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:38:50    265s]  Visiting view : view_fast_mission
[05/28 13:38:50    265s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:38:50    265s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:38:50    265s] TLC MultiMap info (StdDelay):
[05/28 13:38:50    265s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:38:50    265s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:38:50    265s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:38:50    265s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:38:50    265s]  Setting StdDelay to: 6.1ps
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] TimeStamp Deleting Cell Server End ...
[05/28 13:38:50    265s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:26.8/0:10:57.5 (0.4), mem = 3617.5M
[05/28 13:38:50    265s] Info: 1 ideal net excluded from IPO operation.
[05/28 13:38:50    265s] Info: 1 clock net  excluded from IPO operation.
[05/28 13:38:50    265s] ### Creating LA Mngr. totSessionCpu=0:04:27 mem=3617.5M
[05/28 13:38:50    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:27 mem=3617.5M
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:38:50    265s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:38:50    265s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:38:50    265s] Summary for sequential cells identification: 
[05/28 13:38:50    265s]   Identified SBFF number: 299
[05/28 13:38:50    265s]   Identified MBFF number: 75
[05/28 13:38:50    265s]   Identified SB Latch number: 22
[05/28 13:38:50    265s]   Identified MB Latch number: 0
[05/28 13:38:50    265s]   Not identified SBFF number: 15
[05/28 13:38:50    265s]   Not identified MBFF number: 0
[05/28 13:38:50    265s]   Not identified SB Latch number: 0
[05/28 13:38:50    265s]   Not identified MB Latch number: 0
[05/28 13:38:50    265s]   Number of sequential cells which are not FFs: 45
[05/28 13:38:50    265s]  Visiting view : view_slow_mission
[05/28 13:38:50    265s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:38:50    265s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:38:50    265s]  Visiting view : view_fast_mission
[05/28 13:38:50    265s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:38:50    265s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:38:50    265s] TLC MultiMap info (StdDelay):
[05/28 13:38:50    265s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:38:50    265s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:38:50    265s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:38:50    265s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:38:50    265s]  Setting StdDelay to: 6.1ps
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:38:50    265s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.74622.1
[05/28 13:38:50    265s] 
[05/28 13:38:50    265s] Creating Lib Analyzer ...
[05/28 13:38:51    266s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 13:38:51    266s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/28 13:38:51    266s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:38:51    266s] 
[05/28 13:38:51    266s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:38:52    267s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:29 mem=3617.5M
[05/28 13:38:52    268s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:29 mem=3617.5M
[05/28 13:38:52    268s] Creating Lib Analyzer, finished. 
[05/28 13:38:53    268s] 
[05/28 13:38:53    268s] Active Setup views: view_slow_mission 
[05/28 13:38:53    268s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3617.5M, EPOCH TIME: 1748453933.145799
[05/28 13:38:53    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:53    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:53    268s] 
[05/28 13:38:53    268s] 
[05/28 13:38:53    268s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:53    268s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.172, MEM:3617.5M, EPOCH TIME: 1748453933.317391
[05/28 13:38:53    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:53    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:53    268s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/28 13:38:53    268s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/28 13:38:53    268s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 13:38:53    268s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:29 mem=3617.5M
[05/28 13:38:53    268s] OPERPROF: Starting DPlace-Init at level 1, MEM:3617.5M, EPOCH TIME: 1748453933.322514
[05/28 13:38:53    268s] Processing tracks to init pin-track alignment.
[05/28 13:38:53    268s] z: 1, totalTracks: 1
[05/28 13:38:53    268s] z: 3, totalTracks: 1
[05/28 13:38:53    268s] z: 5, totalTracks: 1
[05/28 13:38:53    268s] z: 7, totalTracks: 1
[05/28 13:38:53    268s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 13:38:53    268s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:38:53    268s] Initializing Route Infrastructure for color support ...
[05/28 13:38:53    268s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3617.5M, EPOCH TIME: 1748453933.322899
[05/28 13:38:53    268s] ### Add 31 auto generated vias to default rule
[05/28 13:38:53    268s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:3617.5M, EPOCH TIME: 1748453933.327107
[05/28 13:38:53    268s] Route Infrastructure Initialized for color support successfully.
[05/28 13:38:53    268s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:38:53    268s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3617.5M, EPOCH TIME: 1748453933.334584
[05/28 13:38:53    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:53    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:53    268s] 
[05/28 13:38:53    268s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:53    268s] 
[05/28 13:38:53    268s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:53    268s] OPERPROF:     Starting CMU at level 3, MEM:3617.5M, EPOCH TIME: 1748453933.503107
[05/28 13:38:53    268s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3617.5M, EPOCH TIME: 1748453933.503667
[05/28 13:38:53    268s] 
[05/28 13:38:53    268s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:38:53    268s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.169, MEM:3617.5M, EPOCH TIME: 1748453933.503924
[05/28 13:38:53    268s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3617.5M, EPOCH TIME: 1748453933.503997
[05/28 13:38:53    268s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3617.5M, EPOCH TIME: 1748453933.504274
[05/28 13:38:53    268s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3617.5MB).
[05/28 13:38:53    268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.182, MEM:3617.5M, EPOCH TIME: 1748453933.504778
[05/28 13:38:53    268s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 13:38:53    268s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/28 13:38:53    268s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:30 mem=3617.5M
[05/28 13:38:53    268s] 
[05/28 13:38:53    268s] Footprint cell information for calculating maxBufDist
[05/28 13:38:53    268s] *info: There are 20 candidate Buffer cells
[05/28 13:38:53    268s] *info: There are 20 candidate Inverter cells
[05/28 13:38:53    268s] 
[05/28 13:38:54    269s] #optDebug: Start CG creation (mem=3617.5M)
[05/28 13:38:54    269s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:54    269s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:54    269s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:54    269s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:54    269s] ToF 88.4500um
[05/28 13:38:54    269s] (cpu=0:00:00.6, mem=3711.2M)
[05/28 13:38:54    269s]  ...processing cgPrt (cpu=0:00:00.6, mem=3711.2M)
[05/28 13:38:54    269s]  ...processing cgEgp (cpu=0:00:00.6, mem=3711.2M)
[05/28 13:38:54    269s]  ...processing cgPbk (cpu=0:00:00.6, mem=3711.2M)
[05/28 13:38:54    269s]  ...processing cgNrb(cpu=0:00:00.6, mem=3711.2M)
[05/28 13:38:54    269s]  ...processing cgObs (cpu=0:00:00.6, mem=3711.2M)
[05/28 13:38:54    269s]  ...processing cgCon (cpu=0:00:00.6, mem=3711.2M)
[05/28 13:38:54    269s]  ...processing cgPdm (cpu=0:00:00.6, mem=3711.2M)
[05/28 13:38:54    269s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=3711.2M)
[05/28 13:38:54    269s] ### Creating RouteCongInterface, started
[05/28 13:38:54    269s] 
[05/28 13:38:54    269s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 13:38:54    269s] 
[05/28 13:38:54    269s] #optDebug: {0, 1.000}
[05/28 13:38:54    269s] ### Creating RouteCongInterface, finished
[05/28 13:38:54    269s] {MG  {8 0 1.7 0.286447} }
[05/28 13:38:54    269s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3711.2M, EPOCH TIME: 1748453934.698600
[05/28 13:38:54    269s] Found 0 hard placement blockage before merging.
[05/28 13:38:54    269s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3711.2M, EPOCH TIME: 1748453934.698866
[05/28 13:38:54    269s] 
[05/28 13:38:54    269s] Netlist preparation processing... 
[05/28 13:38:54    269s] Removed 0 instance
[05/28 13:38:54    269s] *info: Marking 0 isolation instances dont touch
[05/28 13:38:54    269s] *info: Marking 0 level shifter instances dont touch
[05/28 13:38:54    269s] Deleting 0 temporary hard placement blockage(s).
[05/28 13:38:54    269s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1122
[05/28 13:38:54    269s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3746.3M, EPOCH TIME: 1748453934.738105
[05/28 13:38:54    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1122).
[05/28 13:38:54    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:54    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:54    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:54    269s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3634.3M, EPOCH TIME: 1748453934.747330
[05/28 13:38:54    269s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.74622.1
[05/28 13:38:54    269s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.1/0:00:04.0 (1.0), totSession cpu/real = 0:04:30.9/0:11:01.5 (0.4), mem = 3634.3M
[05/28 13:38:54    269s] 
[05/28 13:38:54    269s] =============================================================================================
[05/28 13:38:54    269s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.10-p003_1
[05/28 13:38:54    269s] =============================================================================================
[05/28 13:38:54    269s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:38:54    269s] ---------------------------------------------------------------------------------------------
[05/28 13:38:54    269s] [ CellServerInit         ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:38:54    269s] [ LibAnalyzerInit        ]      1   0:00:02.0  (  50.1 % )     0:00:02.0 /  0:00:02.1    1.0
[05/28 13:38:54    269s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:54    269s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:38:54    269s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 13:38:54    269s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:54    269s] [ SteinerInterfaceInit   ]      1   0:00:01.2  (  28.9 % )     0:00:01.2 /  0:00:01.1    1.0
[05/28 13:38:54    269s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:54    269s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:38:54    269s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:54    269s] [ MISC                   ]          0:00:00.6  (  14.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 13:38:54    269s] ---------------------------------------------------------------------------------------------
[05/28 13:38:54    269s]  SimplifyNetlist #1 TOTAL           0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.1    1.0
[05/28 13:38:54    269s] ---------------------------------------------------------------------------------------------
[05/28 13:38:54    269s] 
[05/28 13:38:54    269s] Begin: Collecting metrics
[05/28 13:38:54    270s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 49.720 |   0 |       46.47 | 0:00:02  |        3617 |    0 |   2 |
| simplify_netlist |        |     |             | 0:00:04  |        3634 |      |     |
 ------------------------------------------------------------------------------------- 
[05/28 13:38:54    270s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3682.6M, current mem=3682.3M)

[05/28 13:38:54    270s] End: Collecting metrics
[05/28 13:38:54    270s] Running new flow changes for HFN
[05/28 13:38:54    270s] Begin: GigaOpt high fanout net optimization
[05/28 13:38:54    270s] GigaOpt HFN: use maxLocalDensity 1.2
[05/28 13:38:54    270s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 13:38:54    270s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:31.1/0:11:01.7 (0.4), mem = 3634.3M
[05/28 13:38:54    270s] Info: 1 ideal net excluded from IPO operation.
[05/28 13:38:54    270s] Info: 1 clock net  excluded from IPO operation.
[05/28 13:38:54    270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.74622.2
[05/28 13:38:54    270s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:38:55    270s] 
[05/28 13:38:55    270s] Active Setup views: view_slow_mission 
[05/28 13:38:55    270s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3634.3M, EPOCH TIME: 1748453935.228091
[05/28 13:38:55    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:55    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:55    270s] 
[05/28 13:38:55    270s] 
[05/28 13:38:55    270s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:55    270s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.168, MEM:3634.3M, EPOCH TIME: 1748453935.396029
[05/28 13:38:55    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:55    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:55    270s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/28 13:38:55    270s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/28 13:38:55    270s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/28 13:38:55    270s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:32 mem=3634.3M
[05/28 13:38:55    270s] OPERPROF: Starting DPlace-Init at level 1, MEM:3634.3M, EPOCH TIME: 1748453935.400499
[05/28 13:38:55    270s] Processing tracks to init pin-track alignment.
[05/28 13:38:55    270s] z: 1, totalTracks: 1
[05/28 13:38:55    270s] z: 3, totalTracks: 1
[05/28 13:38:55    270s] z: 5, totalTracks: 1
[05/28 13:38:55    270s] z: 7, totalTracks: 1
[05/28 13:38:55    270s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 13:38:55    270s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:38:55    270s] Initializing Route Infrastructure for color support ...
[05/28 13:38:55    270s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3634.3M, EPOCH TIME: 1748453935.400852
[05/28 13:38:55    270s] ### Add 31 auto generated vias to default rule
[05/28 13:38:55    270s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3634.3M, EPOCH TIME: 1748453935.404699
[05/28 13:38:55    270s] Route Infrastructure Initialized for color support successfully.
[05/28 13:38:55    270s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:38:55    270s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3634.3M, EPOCH TIME: 1748453935.411724
[05/28 13:38:55    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:55    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:55    270s] 
[05/28 13:38:55    270s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:55    270s] 
[05/28 13:38:55    270s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:55    270s] OPERPROF:     Starting CMU at level 3, MEM:3634.3M, EPOCH TIME: 1748453935.578484
[05/28 13:38:55    270s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3634.3M, EPOCH TIME: 1748453935.579007
[05/28 13:38:55    270s] 
[05/28 13:38:55    270s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:38:55    270s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.168, MEM:3634.3M, EPOCH TIME: 1748453935.579272
[05/28 13:38:55    270s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3634.3M, EPOCH TIME: 1748453935.579352
[05/28 13:38:55    270s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3634.3M, EPOCH TIME: 1748453935.579684
[05/28 13:38:55    270s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3634.3MB).
[05/28 13:38:55    270s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:3634.3M, EPOCH TIME: 1748453935.580151
[05/28 13:38:55    270s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 13:38:55    270s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/28 13:38:55    270s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:32 mem=3634.3M
[05/28 13:38:55    270s] ### Creating RouteCongInterface, started
[05/28 13:38:55    270s] 
[05/28 13:38:55    270s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/28 13:38:55    270s] 
[05/28 13:38:55    270s] #optDebug: {0, 1.000}
[05/28 13:38:55    270s] ### Creating RouteCongInterface, finished
[05/28 13:38:55    270s] {MG  {8 0 1.7 0.286447} }
[05/28 13:38:55    270s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:55    270s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:55    270s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:55    271s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:55    271s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:56    271s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:56    271s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:56    271s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:56    271s] AoF 551.2950um
[05/28 13:38:56    271s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 13:38:56    271s] Total-nets :: 1143, Stn-nets :: 0, ratio :: 0 %, Total-len 5756.51, Stn-len 0
[05/28 13:38:56    271s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1122
[05/28 13:38:56    271s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3692.4M, EPOCH TIME: 1748453936.259486
[05/28 13:38:56    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:56    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:56    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:56    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:56    271s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3634.4M, EPOCH TIME: 1748453936.267088
[05/28 13:38:56    271s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.74622.2
[05/28 13:38:56    271s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:04:32.4/0:11:03.0 (0.4), mem = 3634.4M
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] =============================================================================================
[05/28 13:38:56    271s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.10-p003_1
[05/28 13:38:56    271s] =============================================================================================
[05/28 13:38:56    271s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:38:56    271s] ---------------------------------------------------------------------------------------------
[05/28 13:38:56    271s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:56    271s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:38:56    271s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:56    271s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:56    271s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:38:56    271s] [ DetailPlaceInit        ]      1   0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:38:56    271s] [ MISC                   ]          0:00:01.1  (  84.9 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 13:38:56    271s] ---------------------------------------------------------------------------------------------
[05/28 13:38:56    271s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 13:38:56    271s] ---------------------------------------------------------------------------------------------
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/28 13:38:56    271s] End: GigaOpt high fanout net optimization
[05/28 13:38:56    271s] Begin: Collecting metrics
[05/28 13:38:56    271s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 49.720 |   0 |       46.47 | 0:00:02  |        3617 |    0 |   2 |
| simplify_netlist |        |     |             | 0:00:04  |        3634 |      |     |
| drv_fixing       |        |     |             | 0:00:02  |        3634 |      |     |
 ------------------------------------------------------------------------------------- 
[05/28 13:38:56    271s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3682.3M, current mem=3682.2M)

[05/28 13:38:56    271s] End: Collecting metrics
[05/28 13:38:56    271s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:38:56    271s] Deleting Lib Analyzer.
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] TimeStamp Deleting Cell Server End ...
[05/28 13:38:56    271s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:38:56    271s] Summary for sequential cells identification: 
[05/28 13:38:56    271s]   Identified SBFF number: 299
[05/28 13:38:56    271s]   Identified MBFF number: 75
[05/28 13:38:56    271s]   Identified SB Latch number: 22
[05/28 13:38:56    271s]   Identified MB Latch number: 0
[05/28 13:38:56    271s]   Not identified SBFF number: 15
[05/28 13:38:56    271s]   Not identified MBFF number: 0
[05/28 13:38:56    271s]   Not identified SB Latch number: 0
[05/28 13:38:56    271s]   Not identified MB Latch number: 0
[05/28 13:38:56    271s]   Number of sequential cells which are not FFs: 45
[05/28 13:38:56    271s]  Visiting view : view_slow_mission
[05/28 13:38:56    271s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:38:56    271s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:38:56    271s]  Visiting view : view_fast_mission
[05/28 13:38:56    271s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:38:56    271s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:38:56    271s] TLC MultiMap info (StdDelay):
[05/28 13:38:56    271s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:38:56    271s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:38:56    271s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:38:56    271s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:38:56    271s]  Setting StdDelay to: 6.1ps
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] TimeStamp Deleting Cell Server End ...
[05/28 13:38:56    271s] Begin: GigaOpt DRV Optimization
[05/28 13:38:56    271s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 13:38:56    271s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:32.9/0:11:03.5 (0.4), mem = 3634.4M
[05/28 13:38:56    271s] Info: 1 ideal net excluded from IPO operation.
[05/28 13:38:56    271s] Info: 1 clock net  excluded from IPO operation.
[05/28 13:38:56    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.74622.3
[05/28 13:38:56    271s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:38:56    271s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:38:56    271s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:38:56    271s] Summary for sequential cells identification: 
[05/28 13:38:56    271s]   Identified SBFF number: 299
[05/28 13:38:56    271s]   Identified MBFF number: 75
[05/28 13:38:56    271s]   Identified SB Latch number: 22
[05/28 13:38:56    271s]   Identified MB Latch number: 0
[05/28 13:38:56    271s]   Not identified SBFF number: 15
[05/28 13:38:56    271s]   Not identified MBFF number: 0
[05/28 13:38:56    271s]   Not identified SB Latch number: 0
[05/28 13:38:56    271s]   Not identified MB Latch number: 0
[05/28 13:38:56    271s]   Number of sequential cells which are not FFs: 45
[05/28 13:38:56    271s]  Visiting view : view_slow_mission
[05/28 13:38:56    271s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:38:56    271s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:38:56    271s]  Visiting view : view_fast_mission
[05/28 13:38:56    271s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:38:56    271s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:38:56    271s] TLC MultiMap info (StdDelay):
[05/28 13:38:56    271s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:38:56    271s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:38:56    271s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:38:56    271s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:38:56    271s]  Setting StdDelay to: 6.1ps
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:38:56    271s] 
[05/28 13:38:56    271s] Creating Lib Analyzer ...
[05/28 13:38:57    272s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 13:38:57    272s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/28 13:38:57    272s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:38:57    272s] 
[05/28 13:38:57    272s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:38:58    273s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:35 mem=3634.4M
[05/28 13:38:58    273s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:35 mem=3634.4M
[05/28 13:38:58    273s] Creating Lib Analyzer, finished. 
[05/28 13:38:58    274s] 
[05/28 13:38:58    274s] Active Setup views: view_slow_mission 
[05/28 13:38:58    274s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3634.4M, EPOCH TIME: 1748453938.992123
[05/28 13:38:58    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:58    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:59    274s] 
[05/28 13:38:59    274s] 
[05/28 13:38:59    274s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:59    274s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.172, MEM:3634.4M, EPOCH TIME: 1748453939.163962
[05/28 13:38:59    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:59    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:59    274s] [oiPhyDebug] optDemand 514963440.00, spDemand 514963440.00.
[05/28 13:38:59    274s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1122
[05/28 13:38:59    274s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/28 13:38:59    274s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:35 mem=3634.4M
[05/28 13:38:59    274s] OPERPROF: Starting DPlace-Init at level 1, MEM:3634.4M, EPOCH TIME: 1748453939.168521
[05/28 13:38:59    274s] Processing tracks to init pin-track alignment.
[05/28 13:38:59    274s] z: 1, totalTracks: 1
[05/28 13:38:59    274s] z: 3, totalTracks: 1
[05/28 13:38:59    274s] z: 5, totalTracks: 1
[05/28 13:38:59    274s] z: 7, totalTracks: 1
[05/28 13:38:59    274s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 13:38:59    274s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:38:59    274s] Initializing Route Infrastructure for color support ...
[05/28 13:38:59    274s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3634.4M, EPOCH TIME: 1748453939.168889
[05/28 13:38:59    274s] ### Add 31 auto generated vias to default rule
[05/28 13:38:59    274s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:3634.4M, EPOCH TIME: 1748453939.173767
[05/28 13:38:59    274s] Route Infrastructure Initialized for color support successfully.
[05/28 13:38:59    274s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:38:59    274s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3634.4M, EPOCH TIME: 1748453939.180810
[05/28 13:38:59    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:59    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:38:59    274s] 
[05/28 13:38:59    274s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:38:59    274s] 
[05/28 13:38:59    274s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:38:59    274s] OPERPROF:     Starting CMU at level 3, MEM:3634.4M, EPOCH TIME: 1748453939.344554
[05/28 13:38:59    274s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3634.4M, EPOCH TIME: 1748453939.345025
[05/28 13:38:59    274s] 
[05/28 13:38:59    274s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:38:59    274s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.164, MEM:3634.4M, EPOCH TIME: 1748453939.345284
[05/28 13:38:59    274s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3634.4M, EPOCH TIME: 1748453939.345367
[05/28 13:38:59    274s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3634.4M, EPOCH TIME: 1748453939.345716
[05/28 13:38:59    274s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3634.4MB).
[05/28 13:38:59    274s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.178, MEM:3634.4M, EPOCH TIME: 1748453939.346197
[05/28 13:38:59    274s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 13:38:59    274s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1122
[05/28 13:38:59    274s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:35 mem=3634.4M
[05/28 13:38:59    274s] ### Creating RouteCongInterface, started
[05/28 13:38:59    274s] 
[05/28 13:38:59    274s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/28 13:38:59    274s] 
[05/28 13:38:59    274s] #optDebug: {0, 1.000}
[05/28 13:38:59    274s] ### Creating RouteCongInterface, finished
[05/28 13:38:59    274s] {MG  {8 0 1.7 0.286447} }
[05/28 13:38:59    274s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:59    274s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:59    274s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:59    274s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:59    274s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:59    274s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:38:59    274s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:39:00    275s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:39:00    275s] AoF 551.2950um
[05/28 13:39:00    275s] [GPS-DRV] Optimizer inputs ============================= 
[05/28 13:39:00    275s] [GPS-DRV] drvFixingStage: Large Scale
[05/28 13:39:00    275s] [GPS-DRV] costLowerBound: 0.1
[05/28 13:39:00    275s] [GPS-DRV] setupTNSCost  : 0
[05/28 13:39:00    275s] [GPS-DRV] maxIter       : 2
[05/28 13:39:00    275s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[05/28 13:39:00    275s] [GPS-DRV] Optimizer parameters ============================= 
[05/28 13:39:00    275s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/28 13:39:00    275s] [GPS-DRV] maxDensity (design): 0.95
[05/28 13:39:00    275s] [GPS-DRV] maxLocalDensity: 1.2
[05/28 13:39:00    275s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/28 13:39:00    275s] [GPS-DRV] Dflt RT Characteristic Length 338.729um AoF 551.295um x 1
[05/28 13:39:00    275s] [GPS-DRV] isCPECostingOn: false
[05/28 13:39:00    275s] [GPS-DRV] All active and enabled setup views
[05/28 13:39:00    275s] [GPS-DRV]     view_slow_mission
[05/28 13:39:00    275s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/28 13:39:00    275s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/28 13:39:00    275s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/28 13:39:00    275s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[05/28 13:39:00    275s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/28 13:39:00    275s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3692.6M, EPOCH TIME: 1748453940.103538
[05/28 13:39:00    275s] Found 0 hard placement blockage before merging.
[05/28 13:39:00    275s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3692.6M, EPOCH TIME: 1748453940.103736
[05/28 13:39:00    275s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[05/28 13:39:00    275s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/28 13:39:00    275s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:39:00    275s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 13:39:00    275s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:39:00    275s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 13:39:00    275s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:39:00    275s] Info: violation cost 71.201706 (cap = 70.201706, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[05/28 13:39:00    275s] |     0|     0|     0.00|     2|     2|    -0.27|    98|    98|     0|     0|    49.72|     0.00|       0|       0|       0| 46.47%|          |         |
[05/28 13:39:00    275s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 13:39:00    275s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.18|     0.00|       5|       0|       0| 46.59%| 0:00:00.0|  3736.2M|
[05/28 13:39:00    275s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 13:39:00    275s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.18|     0.00|       0|       0|       0| 46.59%| 0:00:00.0|  3736.2M|
[05/28 13:39:00    275s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:39:00    275s] Bottom Preferred Layer:
[05/28 13:39:00    275s]     None
[05/28 13:39:00    275s] Via Pillar Rule:
[05/28 13:39:00    275s]     None
[05/28 13:39:00    275s] Finished writing unified metrics of routing constraints.
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3736.2M) ***
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] Deleting 0 temporary hard placement blockage(s).
[05/28 13:39:00    275s] Total-nets :: 1148, Stn-nets :: 0, ratio :: 0 %, Total-len 5757.05, Stn-len 0
[05/28 13:39:00    275s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1127
[05/28 13:39:00    275s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3736.2M, EPOCH TIME: 1748453940.380165
[05/28 13:39:00    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1127).
[05/28 13:39:00    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:00    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:00    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:00    275s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3655.2M, EPOCH TIME: 1748453940.389065
[05/28 13:39:00    275s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.74622.3
[05/28 13:39:00    275s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:04:36.5/0:11:07.1 (0.4), mem = 3655.2M
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] =============================================================================================
[05/28 13:39:00    275s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.10-p003_1
[05/28 13:39:00    275s] =============================================================================================
[05/28 13:39:00    275s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:39:00    275s] ---------------------------------------------------------------------------------------------
[05/28 13:39:00    275s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:00    275s] [ CellServerInit         ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:39:00    275s] [ LibAnalyzerInit        ]      1   0:00:01.9  (  52.9 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 13:39:00    275s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:00    275s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:39:00    275s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 13:39:00    275s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:00    275s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:00    275s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:39:00    275s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:39:00    275s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:00    275s] [ OptEval                ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    1.0
[05/28 13:39:00    275s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 13:39:00    275s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:39:00    275s] [ IncrDelayCalc          ]      8   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:39:00    275s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:00    275s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:00    275s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:39:00    275s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:39:00    275s] [ MISC                   ]          0:00:01.2  (  32.9 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 13:39:00    275s] ---------------------------------------------------------------------------------------------
[05/28 13:39:00    275s]  DrvOpt #2 TOTAL                    0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 13:39:00    275s] ---------------------------------------------------------------------------------------------
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] End: GigaOpt DRV Optimization
[05/28 13:39:00    275s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/28 13:39:00    275s] **optDesign ... cpu = 0:00:21, real = 0:00:43, mem = 3692.7M, totSessionCpu=0:04:36 **
[05/28 13:39:00    275s] Begin: Collecting metrics
[05/28 13:39:00    275s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.720 |           |        0 |       46.47 | 0:00:02  |        3617 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:04  |        3634 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:02  |        3634 |      |     |
| drv_fixing_2     |     0.000 |   49.185 |         0 |        0 |       46.59 | 0:00:04  |        3655 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[05/28 13:39:00    275s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3697.4M, current mem=3692.7M)

[05/28 13:39:00    275s] End: Collecting metrics
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] Active setup views:
[05/28 13:39:00    275s]  view_slow_mission
[05/28 13:39:00    275s]   Dominating endpoints: 0
[05/28 13:39:00    275s]   Dominating TNS: -0.000
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:39:00    275s] Deleting Lib Analyzer.
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] TimeStamp Deleting Cell Server End ...
[05/28 13:39:00    275s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:39:00    275s] Summary for sequential cells identification: 
[05/28 13:39:00    275s]   Identified SBFF number: 299
[05/28 13:39:00    275s]   Identified MBFF number: 75
[05/28 13:39:00    275s]   Identified SB Latch number: 22
[05/28 13:39:00    275s]   Identified MB Latch number: 0
[05/28 13:39:00    275s]   Not identified SBFF number: 15
[05/28 13:39:00    275s]   Not identified MBFF number: 0
[05/28 13:39:00    275s]   Not identified SB Latch number: 0
[05/28 13:39:00    275s]   Not identified MB Latch number: 0
[05/28 13:39:00    275s]   Number of sequential cells which are not FFs: 45
[05/28 13:39:00    275s]  Visiting view : view_slow_mission
[05/28 13:39:00    275s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:39:00    275s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:39:00    275s]  Visiting view : view_fast_mission
[05/28 13:39:00    275s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:39:00    275s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:39:00    275s] TLC MultiMap info (StdDelay):
[05/28 13:39:00    275s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:39:00    275s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:39:00    275s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:39:00    275s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:39:00    275s]  Setting StdDelay to: 6.1ps
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] TimeStamp Deleting Cell Server End ...
[05/28 13:39:00    275s] Begin: GigaOpt Global Optimization
[05/28 13:39:00    275s] *info: use new DP (enabled)
[05/28 13:39:00    275s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/28 13:39:00    275s] Info: 1 ideal net excluded from IPO operation.
[05/28 13:39:00    275s] Info: 1 clock net  excluded from IPO operation.
[05/28 13:39:00    275s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:36.9/0:11:07.6 (0.4), mem = 3713.4M
[05/28 13:39:00    275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.74622.4
[05/28 13:39:00    275s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:39:00    275s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:39:00    275s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:39:00    275s] Summary for sequential cells identification: 
[05/28 13:39:00    275s]   Identified SBFF number: 299
[05/28 13:39:00    275s]   Identified MBFF number: 75
[05/28 13:39:00    275s]   Identified SB Latch number: 22
[05/28 13:39:00    275s]   Identified MB Latch number: 0
[05/28 13:39:00    275s]   Not identified SBFF number: 15
[05/28 13:39:00    275s]   Not identified MBFF number: 0
[05/28 13:39:00    275s]   Not identified SB Latch number: 0
[05/28 13:39:00    275s]   Not identified MB Latch number: 0
[05/28 13:39:00    275s]   Number of sequential cells which are not FFs: 45
[05/28 13:39:00    275s]  Visiting view : view_slow_mission
[05/28 13:39:00    275s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:39:00    275s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:39:00    275s]  Visiting view : view_fast_mission
[05/28 13:39:00    275s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:39:00    275s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:39:00    275s] TLC MultiMap info (StdDelay):
[05/28 13:39:00    275s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:39:00    275s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:39:00    275s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:39:00    275s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:39:00    275s]  Setting StdDelay to: 6.1ps
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:39:00    275s] 
[05/28 13:39:00    275s] Creating Lib Analyzer ...
[05/28 13:39:01    276s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 13:39:01    276s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/28 13:39:01    276s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:39:01    276s] 
[05/28 13:39:01    276s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:39:02    277s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:39 mem=3713.4M
[05/28 13:39:02    277s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:39 mem=3713.4M
[05/28 13:39:02    277s] Creating Lib Analyzer, finished. 
[05/28 13:39:03    278s] 
[05/28 13:39:03    278s] Active Setup views: view_slow_mission 
[05/28 13:39:03    278s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3713.4M, EPOCH TIME: 1748453943.075238
[05/28 13:39:03    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:03    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:03    278s] 
[05/28 13:39:03    278s] 
[05/28 13:39:03    278s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:03    278s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.177, MEM:3713.4M, EPOCH TIME: 1748453943.251965
[05/28 13:39:03    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:03    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:03    278s] [oiPhyDebug] optDemand 516278880.00, spDemand 516278880.00.
[05/28 13:39:03    278s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1127
[05/28 13:39:03    278s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/28 13:39:03    278s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:39 mem=3713.4M
[05/28 13:39:03    278s] OPERPROF: Starting DPlace-Init at level 1, MEM:3713.4M, EPOCH TIME: 1748453943.256381
[05/28 13:39:03    278s] Processing tracks to init pin-track alignment.
[05/28 13:39:03    278s] z: 1, totalTracks: 1
[05/28 13:39:03    278s] z: 3, totalTracks: 1
[05/28 13:39:03    278s] z: 5, totalTracks: 1
[05/28 13:39:03    278s] z: 7, totalTracks: 1
[05/28 13:39:03    278s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 13:39:03    278s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:39:03    278s] Initializing Route Infrastructure for color support ...
[05/28 13:39:03    278s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3713.4M, EPOCH TIME: 1748453943.256803
[05/28 13:39:03    278s] ### Add 31 auto generated vias to default rule
[05/28 13:39:03    278s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3713.4M, EPOCH TIME: 1748453943.261186
[05/28 13:39:03    278s] Route Infrastructure Initialized for color support successfully.
[05/28 13:39:03    278s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:39:03    278s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3713.4M, EPOCH TIME: 1748453943.268030
[05/28 13:39:03    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:03    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:03    278s] 
[05/28 13:39:03    278s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:39:03    278s] 
[05/28 13:39:03    278s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:03    278s] OPERPROF:     Starting CMU at level 3, MEM:3713.4M, EPOCH TIME: 1748453943.431563
[05/28 13:39:03    278s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3713.4M, EPOCH TIME: 1748453943.432076
[05/28 13:39:03    278s] 
[05/28 13:39:03    278s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:39:03    278s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.160, REAL:0.164, MEM:3713.4M, EPOCH TIME: 1748453943.432320
[05/28 13:39:03    278s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3713.4M, EPOCH TIME: 1748453943.432418
[05/28 13:39:03    278s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3713.4M, EPOCH TIME: 1748453943.432777
[05/28 13:39:03    278s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3713.4MB).
[05/28 13:39:03    278s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.177, MEM:3713.4M, EPOCH TIME: 1748453943.433242
[05/28 13:39:03    278s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 13:39:03    278s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1127
[05/28 13:39:03    278s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:40 mem=3713.4M
[05/28 13:39:03    278s] ### Creating RouteCongInterface, started
[05/28 13:39:03    278s] 
[05/28 13:39:03    278s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 13:39:03    278s] 
[05/28 13:39:03    278s] #optDebug: {0, 1.000}
[05/28 13:39:03    278s] ### Creating RouteCongInterface, finished
[05/28 13:39:03    278s] {MG  {8 0 1.7 0.286447} }
[05/28 13:39:03    278s] *info: 1 clock net excluded
[05/28 13:39:03    278s] *info: 1 ideal net excluded from IPO operation.
[05/28 13:39:03    278s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3713.4M, EPOCH TIME: 1748453943.740919
[05/28 13:39:03    278s] Found 0 hard placement blockage before merging.
[05/28 13:39:03    278s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3713.4M, EPOCH TIME: 1748453943.741077
[05/28 13:39:05    280s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/28 13:39:05    280s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/28 13:39:05    280s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
[05/28 13:39:05    280s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/28 13:39:05    280s] |   0.000|   0.000|   46.59%|   0:00:00.0| 3713.4M|view_slow_mission|       NA| NA                                      |
[05/28 13:39:05    280s] +--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3713.4M) ***
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3713.4M) ***
[05/28 13:39:05    280s] Deleting 0 temporary hard placement blockage(s).
[05/28 13:39:05    280s] Bottom Preferred Layer:
[05/28 13:39:05    280s]     None
[05/28 13:39:05    280s] Via Pillar Rule:
[05/28 13:39:05    280s]     None
[05/28 13:39:05    280s] Finished writing unified metrics of routing constraints.
[05/28 13:39:05    280s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/28 13:39:05    280s] Total-nets :: 1148, Stn-nets :: 0, ratio :: 0 %, Total-len 5757.05, Stn-len 0
[05/28 13:39:05    280s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1127
[05/28 13:39:05    280s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3713.4M, EPOCH TIME: 1748453945.176157
[05/28 13:39:05    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1127).
[05/28 13:39:05    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:05    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:05    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:05    280s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:3652.4M, EPOCH TIME: 1748453945.184633
[05/28 13:39:05    280s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.74622.4
[05/28 13:39:05    280s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:04:41.3/0:11:11.9 (0.4), mem = 3652.4M
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] =============================================================================================
[05/28 13:39:05    280s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.10-p003_1
[05/28 13:39:05    280s] =============================================================================================
[05/28 13:39:05    280s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:39:05    280s] ---------------------------------------------------------------------------------------------
[05/28 13:39:05    280s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 13:39:05    280s] [ CellServerInit         ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.0
[05/28 13:39:05    280s] [ LibAnalyzerInit        ]      1   0:00:01.9  (  44.3 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 13:39:05    280s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:05    280s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:39:05    280s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 13:39:05    280s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:05    280s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:05    280s] [ TransformInit          ]      1   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:39:05    280s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:39:05    280s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:05    280s] [ MISC                   ]          0:00:01.9  (  43.6 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 13:39:05    280s] ---------------------------------------------------------------------------------------------
[05/28 13:39:05    280s]  GlobalOpt #1 TOTAL                 0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[05/28 13:39:05    280s] ---------------------------------------------------------------------------------------------
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] End: GigaOpt Global Optimization
[05/28 13:39:05    280s] Begin: Collecting metrics
[05/28 13:39:05    280s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.720 |           |        0 |       46.47 | 0:00:02  |        3617 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:04  |        3634 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:02  |        3634 |      |     |
| drv_fixing_2     |     0.000 |   49.185 |         0 |        0 |       46.59 | 0:00:04  |        3655 |    0 |   0 |
| global_opt       |           |   49.185 |           |        0 |       46.59 | 0:00:05  |        3652 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/28 13:39:05    280s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3692.7M, current mem=3689.6M)

[05/28 13:39:05    280s] End: Collecting metrics
[05/28 13:39:05    280s] *** Timing Is met
[05/28 13:39:05    280s] *** Check timing (0:00:00.0)
[05/28 13:39:05    280s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:39:05    280s] Deleting Lib Analyzer.
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] TimeStamp Deleting Cell Server End ...
[05/28 13:39:05    280s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:39:05    280s] Summary for sequential cells identification: 
[05/28 13:39:05    280s]   Identified SBFF number: 299
[05/28 13:39:05    280s]   Identified MBFF number: 75
[05/28 13:39:05    280s]   Identified SB Latch number: 22
[05/28 13:39:05    280s]   Identified MB Latch number: 0
[05/28 13:39:05    280s]   Not identified SBFF number: 15
[05/28 13:39:05    280s]   Not identified MBFF number: 0
[05/28 13:39:05    280s]   Not identified SB Latch number: 0
[05/28 13:39:05    280s]   Not identified MB Latch number: 0
[05/28 13:39:05    280s]   Number of sequential cells which are not FFs: 45
[05/28 13:39:05    280s]  Visiting view : view_slow_mission
[05/28 13:39:05    280s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:39:05    280s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:39:05    280s]  Visiting view : view_fast_mission
[05/28 13:39:05    280s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:39:05    280s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:39:05    280s] TLC MultiMap info (StdDelay):
[05/28 13:39:05    280s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:39:05    280s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:39:05    280s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:39:05    280s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:39:05    280s]  Setting StdDelay to: 6.1ps
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] TimeStamp Deleting Cell Server End ...
[05/28 13:39:05    280s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[05/28 13:39:05    280s] Info: 1 ideal net excluded from IPO operation.
[05/28 13:39:05    280s] Info: 1 clock net  excluded from IPO operation.
[05/28 13:39:05    280s] ### Creating LA Mngr. totSessionCpu=0:04:42 mem=3652.4M
[05/28 13:39:05    280s] ### Creating LA Mngr, finished. totSessionCpu=0:04:42 mem=3652.4M
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:39:05    280s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:39:05    280s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:39:05    280s] Summary for sequential cells identification: 
[05/28 13:39:05    280s]   Identified SBFF number: 299
[05/28 13:39:05    280s]   Identified MBFF number: 75
[05/28 13:39:05    280s]   Identified SB Latch number: 22
[05/28 13:39:05    280s]   Identified MB Latch number: 0
[05/28 13:39:05    280s]   Not identified SBFF number: 15
[05/28 13:39:05    280s]   Not identified MBFF number: 0
[05/28 13:39:05    280s]   Not identified SB Latch number: 0
[05/28 13:39:05    280s]   Not identified MB Latch number: 0
[05/28 13:39:05    280s]   Number of sequential cells which are not FFs: 45
[05/28 13:39:05    280s]  Visiting view : view_slow_mission
[05/28 13:39:05    280s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:39:05    280s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:39:05    280s]  Visiting view : view_fast_mission
[05/28 13:39:05    280s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:39:05    280s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:39:05    280s] TLC MultiMap info (StdDelay):
[05/28 13:39:05    280s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:39:05    280s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:39:05    280s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:39:05    280s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:39:05    280s]  Setting StdDelay to: 6.1ps
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:39:05    280s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3710.5M, EPOCH TIME: 1748453945.723767
[05/28 13:39:05    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:05    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s] 
[05/28 13:39:05    280s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:05    280s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.166, MEM:3710.5M, EPOCH TIME: 1748453945.889606
[05/28 13:39:05    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:05    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:05    280s] [oiPhyDebug] optDemand 516278880.00, spDemand 516278880.00.
[05/28 13:39:05    280s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1127
[05/28 13:39:05    280s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 13:39:05    280s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:42 mem=3710.5M
[05/28 13:39:05    280s] OPERPROF: Starting DPlace-Init at level 1, MEM:3710.5M, EPOCH TIME: 1748453945.893724
[05/28 13:39:05    280s] Processing tracks to init pin-track alignment.
[05/28 13:39:05    280s] z: 1, totalTracks: 1
[05/28 13:39:05    280s] z: 3, totalTracks: 1
[05/28 13:39:05    280s] z: 5, totalTracks: 1
[05/28 13:39:05    280s] z: 7, totalTracks: 1
[05/28 13:39:05    280s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 13:39:05    280s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:39:05    280s] Initializing Route Infrastructure for color support ...
[05/28 13:39:05    280s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3710.5M, EPOCH TIME: 1748453945.894036
[05/28 13:39:05    280s] ### Add 31 auto generated vias to default rule
[05/28 13:39:05    280s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:3710.5M, EPOCH TIME: 1748453945.897559
[05/28 13:39:05    280s] Route Infrastructure Initialized for color support successfully.
[05/28 13:39:05    280s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:39:05    280s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3710.5M, EPOCH TIME: 1748453945.904165
[05/28 13:39:05    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:05    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:06    281s] 
[05/28 13:39:06    281s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:39:06    281s] 
[05/28 13:39:06    281s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:06    281s] OPERPROF:     Starting CMU at level 3, MEM:3710.5M, EPOCH TIME: 1748453946.066534
[05/28 13:39:06    281s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3710.5M, EPOCH TIME: 1748453946.066975
[05/28 13:39:06    281s] 
[05/28 13:39:06    281s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:39:06    281s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.163, MEM:3710.5M, EPOCH TIME: 1748453946.067220
[05/28 13:39:06    281s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3710.5M, EPOCH TIME: 1748453946.067285
[05/28 13:39:06    281s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3710.5M, EPOCH TIME: 1748453946.067617
[05/28 13:39:06    281s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3710.5MB).
[05/28 13:39:06    281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.174, MEM:3710.5M, EPOCH TIME: 1748453946.068075
[05/28 13:39:06    281s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 13:39:06    281s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1127
[05/28 13:39:06    281s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:42 mem=3710.5M
[05/28 13:39:06    281s] Begin: Area Reclaim Optimization
[05/28 13:39:06    281s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:42.1/0:11:12.8 (0.4), mem = 3710.5M
[05/28 13:39:06    281s] 
[05/28 13:39:06    281s] Creating Lib Analyzer ...
[05/28 13:39:06    281s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/28 13:39:06    281s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/28 13:39:06    281s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:39:06    281s] 
[05/28 13:39:06    281s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:39:07    282s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:44 mem=3712.5M
[05/28 13:39:08    283s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:44 mem=3712.5M
[05/28 13:39:08    283s] Creating Lib Analyzer, finished. 
[05/28 13:39:08    283s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.74622.5
[05/28 13:39:08    283s] 
[05/28 13:39:08    283s] Active Setup views: view_slow_mission 
[05/28 13:39:08    283s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1127
[05/28 13:39:08    283s] ### Creating RouteCongInterface, started
[05/28 13:39:08    283s] 
[05/28 13:39:08    283s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 13:39:08    283s] 
[05/28 13:39:08    283s] #optDebug: {0, 1.000}
[05/28 13:39:08    283s] ### Creating RouteCongInterface, finished
[05/28 13:39:08    283s] {MG  {8 0 1.7 0.286447} }
[05/28 13:39:08    283s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3712.5M, EPOCH TIME: 1748453948.394618
[05/28 13:39:08    283s] Found 0 hard placement blockage before merging.
[05/28 13:39:08    283s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3712.5M, EPOCH TIME: 1748453948.394799
[05/28 13:39:08    283s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.59
[05/28 13:39:08    283s] +---------+---------+--------+--------+------------+--------+
[05/28 13:39:08    283s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 13:39:08    283s] +---------+---------+--------+--------+------------+--------+
[05/28 13:39:08    283s] |   46.59%|        -|   0.000|   0.000|   0:00:00.0| 3712.5M|
[05/28 13:39:08    283s] |   46.59%|        0|   0.000|   0.000|   0:00:00.0| 3712.5M|
[05/28 13:39:08    283s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 13:39:08    283s] |   46.59%|        0|   0.000|   0.000|   0:00:00.0| 3712.5M|
[05/28 13:39:08    283s] |   46.59%|        0|   0.000|   0.000|   0:00:00.0| 3712.5M|
[05/28 13:39:08    283s] |   46.58%|        2|   0.000|   0.000|   0:00:00.0| 3736.1M|
[05/28 13:39:08    284s] |   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3736.1M|
[05/28 13:39:08    284s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 13:39:08    284s] |   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3736.1M|
[05/28 13:39:08    284s] +---------+---------+--------+--------+------------+--------+
[05/28 13:39:08    284s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 46.58
[05/28 13:39:08    284s] 
[05/28 13:39:08    284s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[05/28 13:39:08    284s] --------------------------------------------------------------
[05/28 13:39:08    284s] |                                   | Total     | Sequential |
[05/28 13:39:08    284s] --------------------------------------------------------------
[05/28 13:39:08    284s] | Num insts resized                 |       2  |       1    |
[05/28 13:39:08    284s] | Num insts undone                  |       0  |       0    |
[05/28 13:39:08    284s] | Num insts Downsized               |       2  |       1    |
[05/28 13:39:08    284s] | Num insts Samesized               |       0  |       0    |
[05/28 13:39:08    284s] | Num insts Upsized                 |       0  |       0    |
[05/28 13:39:08    284s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 13:39:08    284s] --------------------------------------------------------------
[05/28 13:39:08    284s] Bottom Preferred Layer:
[05/28 13:39:08    284s]     None
[05/28 13:39:08    284s] Via Pillar Rule:
[05/28 13:39:08    284s]     None
[05/28 13:39:08    284s] Finished writing unified metrics of routing constraints.
[05/28 13:39:08    284s] 
[05/28 13:39:08    284s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/28 13:39:08    284s] End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:02.0) **
[05/28 13:39:08    284s] Deleting 0 temporary hard placement blockage(s).
[05/28 13:39:08    284s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1127
[05/28 13:39:08    284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.74622.5
[05/28 13:39:08    284s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:04:45.1/0:11:15.7 (0.4), mem = 3736.1M
[05/28 13:39:08    284s] 
[05/28 13:39:08    284s] =============================================================================================
[05/28 13:39:08    284s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.10-p003_1
[05/28 13:39:08    284s] =============================================================================================
[05/28 13:39:08    284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:39:08    284s] ---------------------------------------------------------------------------------------------
[05/28 13:39:08    284s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:08    284s] [ LibAnalyzerInit        ]      1   0:00:02.0  (  70.3 % )     0:00:02.0 /  0:00:02.1    1.0
[05/28 13:39:08    284s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:08    284s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 13:39:08    284s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:08    284s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:08    284s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 13:39:08    284s] [ OptSingleIteration     ]      6   0:00:00.1  (   4.2 % )     0:00:00.5 /  0:00:00.6    1.0
[05/28 13:39:08    284s] [ OptGetWeight           ]    440   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 13:39:08    284s] [ OptEval                ]    440   0:00:00.3  (   9.2 % )     0:00:00.3 /  0:00:00.3    1.2
[05/28 13:39:08    284s] [ OptCommit              ]    440   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 13:39:08    284s] [ PostCommitDelayUpdate  ]    440   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:39:08    284s] [ IncrDelayCalc          ]      7   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:39:08    284s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:39:08    284s] [ MISC                   ]          0:00:00.3  (   9.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:39:08    284s] ---------------------------------------------------------------------------------------------
[05/28 13:39:08    284s]  AreaOpt #1 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 13:39:08    284s] ---------------------------------------------------------------------------------------------
[05/28 13:39:08    284s] 
[05/28 13:39:08    284s] Executing incremental physical updates
[05/28 13:39:08    284s] Executing incremental physical updates
[05/28 13:39:08    284s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1127
[05/28 13:39:08    284s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3736.1M, EPOCH TIME: 1748453948.994063
[05/28 13:39:08    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1127).
[05/28 13:39:08    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:08    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:08    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:09    284s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.012, MEM:3655.1M, EPOCH TIME: 1748453949.005767
[05/28 13:39:09    284s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3655.12M, totSessionCpu=0:04:45).
[05/28 13:39:09    284s] Begin: Collecting metrics
[05/28 13:39:09    284s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   49.720 |           |        0 |       46.47 | 0:00:02  |        3617 |    0 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:04  |        3634 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:02  |        3634 |      |     |
| drv_fixing_2     |     0.000 |   49.185 |         0 |        0 |       46.59 | 0:00:04  |        3655 |    0 |   0 |
| global_opt       |           |   49.185 |           |        0 |       46.59 | 0:00:05  |        3652 |      |     |
| area_reclaiming  |     0.000 |   49.185 |         0 |        0 |       46.58 | 0:00:04  |        3655 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/28 13:39:09    284s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3693.0M, current mem=3693.0M)

[05/28 13:39:09    284s] End: Collecting metrics
[05/28 13:39:09    284s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:45.3/0:11:16.0 (0.4), mem = 3655.1M
[05/28 13:39:09    284s] 
[05/28 13:39:09    284s] *** Start incrementalPlace ***
[05/28 13:39:09    284s] User Input Parameters:
[05/28 13:39:09    284s] - Congestion Driven    : On
[05/28 13:39:09    284s] - Timing Driven        : On
[05/28 13:39:09    284s] - Area-Violation Based : On
[05/28 13:39:09    284s] - Start Rollback Level : -5
[05/28 13:39:09    284s] - Legalized            : On
[05/28 13:39:09    284s] - Window Based         : Off
[05/28 13:39:09    284s] - eDen incr mode       : Off
[05/28 13:39:09    284s] - Small incr mode      : Off
[05/28 13:39:09    284s] 
[05/28 13:39:09    284s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3655.1M, EPOCH TIME: 1748453949.275841
[05/28 13:39:09    284s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3655.1M, EPOCH TIME: 1748453949.275925
[05/28 13:39:09    284s] no activity file in design. spp won't run.
[05/28 13:39:09    284s] Effort level <high> specified for reg2reg path_group
[05/28 13:39:09    284s] No Views given, use default active views for adaptive view pruning
[05/28 13:39:09    284s] Active views:
[05/28 13:39:09    284s]   view_slow_mission
[05/28 13:39:09    284s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3657.1M, EPOCH TIME: 1748453949.637687
[05/28 13:39:09    284s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:3657.1M, EPOCH TIME: 1748453949.641146
[05/28 13:39:09    284s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3657.1M, EPOCH TIME: 1748453949.641257
[05/28 13:39:09    284s] Starting Early Global Route congestion estimation: mem = 3657.1M
[05/28 13:39:09    284s] (I)      Initializing eGR engine (regular)
[05/28 13:39:09    284s] Set min layer with default ( 2 )
[05/28 13:39:09    284s] Set max layer with default ( 127 )
[05/28 13:39:09    284s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:09    284s] Min route layer (adjusted) = 2
[05/28 13:39:09    284s] Max route layer (adjusted) = 11
[05/28 13:39:09    284s] (I)      clean place blk overflow:
[05/28 13:39:09    284s] (I)      H : enabled 1.00 0
[05/28 13:39:09    284s] (I)      V : enabled 1.00 0
[05/28 13:39:09    284s] (I)      Initializing eGR engine (regular)
[05/28 13:39:09    284s] Set min layer with default ( 2 )
[05/28 13:39:09    284s] Set max layer with default ( 127 )
[05/28 13:39:09    284s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:09    284s] Min route layer (adjusted) = 2
[05/28 13:39:09    284s] Max route layer (adjusted) = 11
[05/28 13:39:09    284s] (I)      clean place blk overflow:
[05/28 13:39:09    284s] (I)      H : enabled 1.00 0
[05/28 13:39:09    284s] (I)      V : enabled 1.00 0
[05/28 13:39:09    284s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.53 MB )
[05/28 13:39:09    284s] (I)      Running eGR Regular flow
[05/28 13:39:09    284s] (I)      # wire layers (front) : 12
[05/28 13:39:09    284s] (I)      # wire layers (back)  : 0
[05/28 13:39:09    284s] (I)      min wire layer : 1
[05/28 13:39:09    284s] (I)      max wire layer : 11
[05/28 13:39:09    284s] (I)      # cut layers (front) : 11
[05/28 13:39:09    284s] (I)      # cut layers (back)  : 0
[05/28 13:39:09    284s] (I)      min cut layer : 1
[05/28 13:39:09    284s] (I)      max cut layer : 10
[05/28 13:39:09    284s] (I)      ================================== Layers ===================================
[05/28 13:39:09    284s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:09    284s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 13:39:09    284s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:09    284s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 13:39:09    284s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 13:39:09    284s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:09    284s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:09    284s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:09    284s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:09    284s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:09    284s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 13:39:09    284s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:39:09    284s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:39:09    284s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 13:39:09    284s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:09    284s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 13:39:09    284s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 13:39:09    284s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:09    284s] (I)      Started Import and model ( Curr Mem: 3.53 MB )
[05/28 13:39:09    284s] (I)      == Non-default Options ==
[05/28 13:39:09    284s] (I)      Maximum routing layer                              : 11
[05/28 13:39:09    284s] (I)      Top routing layer                                  : 11
[05/28 13:39:09    284s] (I)      Number of threads                                  : 1
[05/28 13:39:09    284s] (I)      Route tie net to shape                             : auto
[05/28 13:39:09    284s] (I)      Use non-blocking free Dbs wires                    : false
[05/28 13:39:09    284s] (I)      Method to set GCell size                           : row
[05/28 13:39:09    284s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 13:39:09    284s] (I)      Counted 326 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 13:39:09    284s] (I)      ============== Pin Summary ==============
[05/28 13:39:09    284s] (I)      +-------+--------+---------+------------+
[05/28 13:39:09    284s] (I)      | Layer | # pins | % total |      Group |
[05/28 13:39:09    284s] (I)      +-------+--------+---------+------------+
[05/28 13:39:09    284s] (I)      |     1 |   1455 |   34.00 |        Pin |
[05/28 13:39:09    284s] (I)      |     2 |   2590 |   60.53 |        Pin |
[05/28 13:39:09    284s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 13:39:09    284s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 13:39:09    284s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 13:39:09    284s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 13:39:09    284s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 13:39:09    284s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 13:39:09    284s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 13:39:09    284s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 13:39:09    284s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 13:39:09    284s] (I)      +-------+--------+---------+------------+
[05/28 13:39:09    284s] (I)      Use row-based GCell size
[05/28 13:39:09    284s] (I)      Use row-based GCell align
[05/28 13:39:09    284s] (I)      layer 0 area = 6400
[05/28 13:39:09    284s] (I)      layer 1 area = 8800
[05/28 13:39:09    284s] (I)      layer 2 area = 11000
[05/28 13:39:09    284s] (I)      layer 3 area = 11000
[05/28 13:39:09    284s] (I)      layer 4 area = 11000
[05/28 13:39:09    284s] (I)      layer 5 area = 11000
[05/28 13:39:09    284s] (I)      layer 6 area = 11000
[05/28 13:39:09    284s] (I)      layer 7 area = 810000
[05/28 13:39:09    284s] (I)      layer 8 area = 2000000
[05/28 13:39:09    284s] (I)      layer 9 area = 2000000
[05/28 13:39:09    284s] (I)      layer 10 area = 0
[05/28 13:39:09    284s] (I)      GCell unit size   : 540
[05/28 13:39:09    284s] (I)      GCell multiplier  : 1
[05/28 13:39:09    284s] (I)      GCell row height  : 540
[05/28 13:39:09    284s] (I)      Actual row height : 540
[05/28 13:39:09    284s] (I)      GCell align ref   : 4060 4000
[05/28 13:39:09    284s] [NR-eGR] Track table information for default rule: 
[05/28 13:39:09    284s] [NR-eGR] M1 has single uniform track structure
[05/28 13:39:09    284s] [NR-eGR] M2 has single uniform track structure
[05/28 13:39:09    284s] [NR-eGR] C1 has single uniform track structure
[05/28 13:39:09    284s] [NR-eGR] C2 has single uniform track structure
[05/28 13:39:09    284s] [NR-eGR] C3 has single uniform track structure
[05/28 13:39:09    284s] [NR-eGR] C4 has single uniform track structure
[05/28 13:39:09    284s] [NR-eGR] C5 has single uniform track structure
[05/28 13:39:09    284s] [NR-eGR] JA has single uniform track structure
[05/28 13:39:09    284s] [NR-eGR] QA has single uniform track structure
[05/28 13:39:09    284s] [NR-eGR] QB has single uniform track structure
[05/28 13:39:09    284s] [NR-eGR] LB has single uniform track structure
[05/28 13:39:09    284s] (I)      ========================= Default via ==========================
[05/28 13:39:09    284s] (I)      +----+------------------+--------------------------------------+
[05/28 13:39:09    284s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 13:39:09    284s] (I)      +----+------------------+--------------------------------------+
[05/28 13:39:09    284s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 13:39:09    284s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 13:39:09    284s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 13:39:09    284s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 13:39:09    284s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 13:39:09    284s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 13:39:09    284s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 13:39:09    284s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 13:39:09    284s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 13:39:09    284s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 13:39:09    284s] (I)      +----+------------------+--------------------------------------+
[05/28 13:39:09    284s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 13:39:09    284s] [NR-eGR] Read 4 PG shapes
[05/28 13:39:09    284s] [NR-eGR] Read 0 clock shapes
[05/28 13:39:09    284s] [NR-eGR] Read 0 other shapes
[05/28 13:39:09    284s] [NR-eGR] #Routing Blockages  : 0
[05/28 13:39:09    284s] [NR-eGR] #Instance Blockages : 12529
[05/28 13:39:09    284s] [NR-eGR] #PG Blockages       : 4
[05/28 13:39:09    284s] [NR-eGR] #Halo Blockages     : 0
[05/28 13:39:09    284s] [NR-eGR] #Boundary Blockages : 0
[05/28 13:39:09    284s] [NR-eGR] #Clock Blockages    : 0
[05/28 13:39:09    284s] [NR-eGR] #Other Blockages    : 0
[05/28 13:39:09    284s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 13:39:09    284s] (I)      Custom ignore net properties:
[05/28 13:39:09    284s] (I)      1 : NotLegal
[05/28 13:39:09    284s] (I)      Default ignore net properties:
[05/28 13:39:09    284s] (I)      1 : Special
[05/28 13:39:09    284s] (I)      2 : Analog
[05/28 13:39:09    284s] (I)      3 : Fixed
[05/28 13:39:09    284s] (I)      4 : Skipped
[05/28 13:39:09    284s] (I)      5 : MixedSignal
[05/28 13:39:09    284s] (I)      Prerouted net properties:
[05/28 13:39:09    284s] (I)      1 : NotLegal
[05/28 13:39:09    284s] (I)      2 : Special
[05/28 13:39:09    284s] (I)      3 : Analog
[05/28 13:39:09    284s] (I)      4 : Fixed
[05/28 13:39:09    284s] (I)      5 : Skipped
[05/28 13:39:09    284s] (I)      6 : MixedSignal
[05/28 13:39:09    284s] [NR-eGR] Early global route reroute all routable nets
[05/28 13:39:09    284s] [NR-eGR] #prerouted nets         : 0
[05/28 13:39:09    284s] [NR-eGR] #prerouted special nets : 0
[05/28 13:39:09    284s] [NR-eGR] #prerouted wires        : 0
[05/28 13:39:09    284s] [NR-eGR] Read 1148 nets ( ignored 0 )
[05/28 13:39:09    284s] (I)        Front-side 1148 ( ignored 0 )
[05/28 13:39:09    284s] (I)        Back-side  0 ( ignored 0 )
[05/28 13:39:09    284s] (I)        Both-side  0 ( ignored 0 )
[05/28 13:39:09    284s] (I)      Reading macro buffers
[05/28 13:39:09    284s] (I)      Number of macros with buffers: 0
[05/28 13:39:09    284s] (I)      early_global_route_priority property id does not exist.
[05/28 13:39:09    284s] (I)      Setting up GCell size
[05/28 13:39:09    284s] (I)      Base Grid  :    77 x    76
[05/28 13:39:09    284s] (I)      Final Grid :    39 x    38
[05/28 13:39:09    284s] (I)      Read Num Blocks=12665  Num Prerouted Wires=0  Num CS=0
[05/28 13:39:09    284s] (I)      Layer 1 (H) : #blockages 11989 : #preroutes 0
[05/28 13:39:09    284s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/28 13:39:09    284s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 13:39:09    284s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 13:39:09    284s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 13:39:09    284s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 13:39:09    284s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 13:39:09    284s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 13:39:09    284s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 13:39:09    284s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 13:39:09    284s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 13:39:09    284s] (I)      Track adjustment: Reducing 1987 tracks (15.00%) for Layer2
[05/28 13:39:09    284s] (I)      Track adjustment: Reducing 1822 tracks (12.00%) for Layer3
[05/28 13:39:09    284s] (I)      Number of ignored nets                =      0
[05/28 13:39:09    284s] (I)      Number of connected nets              =      0
[05/28 13:39:09    284s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 13:39:09    284s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 13:39:09    284s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 13:39:09    284s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 13:39:09    284s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 13:39:09    284s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 13:39:09    284s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 13:39:09    284s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 13:39:09    284s] (I)      Ndr track 0 does not exist
[05/28 13:39:09    284s] (I)      ---------------------Grid Graph Info--------------------
[05/28 13:39:09    284s] (I)      Routing area        : (0, 0) - (41760, 40960)
[05/28 13:39:09    284s] (I)      Core area           : (4060, 4000) - (37700, 36940)
[05/28 13:39:09    284s] (I)      Site width          :   116  (dbu)
[05/28 13:39:09    284s] (I)      Row height          :   540  (dbu)
[05/28 13:39:09    284s] (I)      GCell row height    :   540  (dbu)
[05/28 13:39:09    284s] (I)      GCell width         :  1080  (dbu)
[05/28 13:39:09    284s] (I)      GCell height        :  1080  (dbu)
[05/28 13:39:09    284s] (I)      Grid                :    39    38    11
[05/28 13:39:09    284s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 13:39:09    284s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 13:39:09    284s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 13:39:09    284s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 13:39:09    284s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 13:39:09    284s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 13:39:09    284s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 13:39:09    284s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 13:39:09    284s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 13:39:09    284s] (I)      Total num of tracks :   360   511   463   454   463   454   463    44    17    17    11
[05/28 13:39:09    284s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 13:39:09    284s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 13:39:09    284s] (I)      --------------------------------------------------------
[05/28 13:39:09    284s] 
[05/28 13:39:09    284s] [NR-eGR] ============ Routing rule table ============
[05/28 13:39:09    284s] [NR-eGR] Rule id: 0  Nets: 1148
[05/28 13:39:09    284s] [NR-eGR] ========================================
[05/28 13:39:09    284s] [NR-eGR] 
[05/28 13:39:09    284s] (I)      ======== NDR :  =========
[05/28 13:39:09    284s] (I)      +--------------+--------+
[05/28 13:39:09    284s] (I)      |           ID |      0 |
[05/28 13:39:09    284s] (I)      |         Name |        |
[05/28 13:39:09    284s] (I)      |      Default |    yes |
[05/28 13:39:09    284s] (I)      |  Clk Special |     no |
[05/28 13:39:09    284s] (I)      | Hard spacing |     no |
[05/28 13:39:09    284s] (I)      |    NDR track | (none) |
[05/28 13:39:09    284s] (I)      |      NDR via | (none) |
[05/28 13:39:09    284s] (I)      |  Extra space |      0 |
[05/28 13:39:09    284s] (I)      |      Shields |      0 |
[05/28 13:39:09    284s] (I)      |   Demand (H) |      1 |
[05/28 13:39:09    284s] (I)      |   Demand (V) |      1 |
[05/28 13:39:09    284s] (I)      |        #Nets |   1148 |
[05/28 13:39:09    284s] (I)      +--------------+--------+
[05/28 13:39:09    284s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:39:09    284s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 13:39:09    284s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:39:09    284s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 13:39:09    284s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:39:09    284s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:39:09    284s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:39:09    284s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:39:09    284s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:39:09    284s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 13:39:09    284s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 13:39:09    284s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 13:39:09    284s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 13:39:09    284s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:39:09    284s] (I)      =============== Blocked Tracks ===============
[05/28 13:39:09    284s] (I)      +-------+---------+----------+---------------+
[05/28 13:39:09    284s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 13:39:09    284s] (I)      +-------+---------+----------+---------------+
[05/28 13:39:09    284s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 13:39:09    284s] (I)      |     2 |   19929 |    14153 |        71.02% |
[05/28 13:39:09    284s] (I)      |     3 |   17594 |     5837 |        33.18% |
[05/28 13:39:09    284s] (I)      |     4 |   17706 |        0 |         0.00% |
[05/28 13:39:09    284s] (I)      |     5 |   17594 |        0 |         0.00% |
[05/28 13:39:09    284s] (I)      |     6 |   17706 |        0 |         0.00% |
[05/28 13:39:09    284s] (I)      |     7 |   17594 |        0 |         0.00% |
[05/28 13:39:09    284s] (I)      |     8 |    1716 |        0 |         0.00% |
[05/28 13:39:09    284s] (I)      |     9 |     646 |        0 |         0.00% |
[05/28 13:39:09    284s] (I)      |    10 |     663 |        0 |         0.00% |
[05/28 13:39:09    284s] (I)      |    11 |     418 |        0 |         0.00% |
[05/28 13:39:09    284s] (I)      +-------+---------+----------+---------------+
[05/28 13:39:09    284s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.53 MB )
[05/28 13:39:09    284s] (I)      Reset routing kernel
[05/28 13:39:09    284s] (I)      Started Global Routing ( Curr Mem: 3.53 MB )
[05/28 13:39:09    284s] (I)      totalPins=4291  totalGlobalPin=3787 (88.25%)
[05/28 13:39:09    284s] (I)      ================= Net Group Info =================
[05/28 13:39:09    284s] (I)      +----+----------------+--------------+-----------+
[05/28 13:39:09    284s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 13:39:09    284s] (I)      +----+----------------+--------------+-----------+
[05/28 13:39:09    284s] (I)      |  1 |           1148 |        M2(2) |    LB(11) |
[05/28 13:39:09    284s] (I)      +----+----------------+--------------+-----------+
[05/28 13:39:09    284s] (I)      total 2D Cap : 91834 = (44225 H, 47609 V)
[05/28 13:39:09    284s] (I)      total 2D Demand : 434 = (434 H, 0 V)
[05/28 13:39:09    284s] (I)      #blocked GCells = 0
[05/28 13:39:09    284s] (I)      #regions = 1
[05/28 13:39:09    284s] [NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[05/28 13:39:09    284s] (I)      
[05/28 13:39:09    284s] (I)      ============  Phase 1a Route ============
[05/28 13:39:09    284s] (I)      Usage: 4603 = (2289 H, 2314 V) = (5.18% H, 4.86% V) = (2.472e+03um H, 2.499e+03um V)
[05/28 13:39:09    284s] (I)      
[05/28 13:39:09    284s] (I)      ============  Phase 1b Route ============
[05/28 13:39:09    284s] (I)      Usage: 4603 = (2289 H, 2314 V) = (5.18% H, 4.86% V) = (2.472e+03um H, 2.499e+03um V)
[05/28 13:39:09    284s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.971240e+03um
[05/28 13:39:09    284s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 13:39:09    284s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 13:39:09    284s] (I)      
[05/28 13:39:09    284s] (I)      ============  Phase 1c Route ============
[05/28 13:39:09    284s] (I)      Usage: 4603 = (2289 H, 2314 V) = (5.18% H, 4.86% V) = (2.472e+03um H, 2.499e+03um V)
[05/28 13:39:09    284s] (I)      
[05/28 13:39:09    284s] (I)      ============  Phase 1d Route ============
[05/28 13:39:09    284s] (I)      Usage: 4603 = (2289 H, 2314 V) = (5.18% H, 4.86% V) = (2.472e+03um H, 2.499e+03um V)
[05/28 13:39:09    284s] (I)      
[05/28 13:39:09    284s] (I)      ============  Phase 1e Route ============
[05/28 13:39:09    284s] (I)      Usage: 4603 = (2289 H, 2314 V) = (5.18% H, 4.86% V) = (2.472e+03um H, 2.499e+03um V)
[05/28 13:39:09    284s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.971240e+03um
[05/28 13:39:09    284s] (I)      
[05/28 13:39:09    284s] (I)      ============  Phase 1l Route ============
[05/28 13:39:09    284s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 13:39:09    284s] (I)      Layer  2:       6482      1144       222         608       18886    ( 3.12%) 
[05/28 13:39:09    284s] (I)      Layer  3:      11148      2131       119        1512       15804    ( 8.73%) 
[05/28 13:39:09    284s] (I)      Layer  4:      17252      1810         0           0       17328    ( 0.00%) 
[05/28 13:39:09    284s] (I)      Layer  5:      17131       853         0           0       17316    ( 0.00%) 
[05/28 13:39:09    284s] (I)      Layer  6:      17252         0         0           0       17328    ( 0.00%) 
[05/28 13:39:09    284s] (I)      Layer  7:      17131         0         0           0       17316    ( 0.00%) 
[05/28 13:39:09    284s] (I)      Layer  8:       1672         0         0          91        1642    ( 5.26%) 
[05/28 13:39:09    284s] (I)      Layer  9:        629         0         0         366         283    (56.41%) 
[05/28 13:39:09    284s] (I)      Layer 10:        646         0         0         359         291    (55.26%) 
[05/28 13:39:09    284s] (I)      Layer 11:        407         0         0         311         122    (71.79%) 
[05/28 13:39:09    284s] (I)      Total:         89750      5938       341        3245      106314    ( 2.96%) 
[05/28 13:39:09    284s] (I)      
[05/28 13:39:09    284s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 13:39:09    284s] [NR-eGR]                        OverCon           OverCon            
[05/28 13:39:09    284s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 13:39:09    284s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/28 13:39:09    284s] [NR-eGR] ---------------------------------------------------------------
[05/28 13:39:09    284s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:09    284s] [NR-eGR]      M2 ( 2)       159(11.36%)         8( 0.57%)   (11.93%) 
[05/28 13:39:09    284s] [NR-eGR]      C1 ( 3)        82( 6.22%)         4( 0.30%)   ( 6.53%) 
[05/28 13:39:09    284s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:09    284s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:09    284s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:09    284s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:09    284s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:09    284s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:09    284s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:09    284s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:09    284s] [NR-eGR] ---------------------------------------------------------------
[05/28 13:39:09    284s] [NR-eGR]        Total       241( 2.09%)        12( 0.10%)   ( 2.19%) 
[05/28 13:39:09    284s] [NR-eGR] 
[05/28 13:39:09    284s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.53 MB )
[05/28 13:39:09    284s] (I)      Updating congestion map
[05/28 13:39:09    284s] (I)      total 2D Cap : 92510 = (44731 H, 47779 V)
[05/28 13:39:09    284s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 13:39:09    284s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.53 MB )
[05/28 13:39:09    284s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3657.1M
[05/28 13:39:09    284s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.067, MEM:3657.1M, EPOCH TIME: 1748453949.708748
[05/28 13:39:09    284s] OPERPROF: Starting HotSpotCal at level 1, MEM:3657.1M, EPOCH TIME: 1748453949.708837
[05/28 13:39:09    284s] [hotspot] +------------+---------------+---------------+
[05/28 13:39:09    284s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 13:39:09    284s] [hotspot] +------------+---------------+---------------+
[05/28 13:39:09    284s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 13:39:09    284s] [hotspot] +------------+---------------+---------------+
[05/28 13:39:09    284s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 13:39:09    284s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 13:39:09    284s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:3657.1M, EPOCH TIME: 1748453949.711361
[05/28 13:39:09    284s] 
[05/28 13:39:09    284s] === incrementalPlace Internal Loop 1 ===
[05/28 13:39:09    284s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 13:39:09    284s] UM:*                                                                   incrNP_iter_start
[05/28 13:39:09    284s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/28 13:39:09    284s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3657.1M, EPOCH TIME: 1748453949.828214
[05/28 13:39:09    284s] Processing tracks to init pin-track alignment.
[05/28 13:39:09    284s] z: 1, totalTracks: 1
[05/28 13:39:09    284s] z: 3, totalTracks: 1
[05/28 13:39:09    284s] z: 5, totalTracks: 1
[05/28 13:39:09    284s] z: 7, totalTracks: 1
[05/28 13:39:09    284s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/28 13:39:09    284s] #spOpts: rpCkHalo=4 
[05/28 13:39:09    284s] Initializing Route Infrastructure for color support ...
[05/28 13:39:09    284s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3657.1M, EPOCH TIME: 1748453949.828676
[05/28 13:39:09    284s] ### Add 31 auto generated vias to default rule
[05/28 13:39:09    284s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:3657.1M, EPOCH TIME: 1748453949.834375
[05/28 13:39:09    284s] Route Infrastructure Initialized for color support successfully.
[05/28 13:39:09    284s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:39:09    284s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3657.1M, EPOCH TIME: 1748453949.849961
[05/28 13:39:09    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:09    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:09    284s] Processing tracks to init pin-track alignment.
[05/28 13:39:09    284s] z: 1, totalTracks: 1
[05/28 13:39:09    284s] z: 3, totalTracks: 1
[05/28 13:39:09    284s] z: 5, totalTracks: 1
[05/28 13:39:09    284s] z: 7, totalTracks: 1
[05/28 13:39:10    284s] 
[05/28 13:39:10    284s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:39:10    284s] 
[05/28 13:39:10    284s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:10    284s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.174, MEM:3657.1M, EPOCH TIME: 1748453950.024430
[05/28 13:39:10    284s] OPERPROF:   Starting post-place ADS at level 2, MEM:3657.1M, EPOCH TIME: 1748453950.024573
[05/28 13:39:10    284s] ADSU 0.466 -> 0.466. site 17690.000 -> 17690.000. GS 4.320
[05/28 13:39:10    284s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.004, MEM:3657.1M, EPOCH TIME: 1748453950.028382
[05/28 13:39:10    284s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3657.1M, EPOCH TIME: 1748453950.028651
[05/28 13:39:10    284s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3657.1M, EPOCH TIME: 1748453950.028793
[05/28 13:39:10    284s] spContextMPad 57 57.
[05/28 13:39:10    284s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.001, MEM:3657.1M, EPOCH TIME: 1748453950.029762
[05/28 13:39:10    284s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.002, MEM:3657.1M, EPOCH TIME: 1748453950.030214
[05/28 13:39:10    284s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3657.1M, EPOCH TIME: 1748453950.030678
[05/28 13:39:10    284s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3657.1M, EPOCH TIME: 1748453950.030831
[05/28 13:39:10    284s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3657.1M, EPOCH TIME: 1748453950.031017
[05/28 13:39:10    284s] no activity file in design. spp won't run.
[05/28 13:39:10    284s] [spp] 0
[05/28 13:39:10    284s] [adp] 0:1:1:2
[05/28 13:39:10    284s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3657.1M, EPOCH TIME: 1748453950.031397
[05/28 13:39:10    284s] SP #FI/SF FL/PI 0/0 1127/0
[05/28 13:39:10    284s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.200, REAL:0.203, MEM:3657.1M, EPOCH TIME: 1748453950.031668
[05/28 13:39:10    284s] PP off. flexM 0
[05/28 13:39:10    284s] OPERPROF: Starting CDPad at level 1, MEM:3657.1M, EPOCH TIME: 1748453950.034961
[05/28 13:39:10    284s] 3DP is on.
[05/28 13:39:10    284s] 3DP OF M2 0.157, M4 0.000. Diff 1, Offset 0
[05/28 13:39:10    284s] pin dist: (1, 0.340), (2, 0.605), (3, 0.055), (4, 0.000), 
[05/28 13:39:10    284s] M4 smooth 1
[05/28 13:39:10    284s] design sh 0.285. rd 0.200
[05/28 13:39:10    284s] design sh 0.201. rd 0.200
[05/28 13:39:10    284s] 3DP (1, 4) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/28 13:39:10    284s] design sh 0.178. rd 0.200
[05/28 13:39:10    284s] CDPadU 0.797 -> 0.641. R=0.466, N=1127, GS=1.080
[05/28 13:39:10    284s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.021, MEM:3657.1M, EPOCH TIME: 1748453950.056260
[05/28 13:39:10    284s] OPERPROF: Starting InitSKP at level 1, MEM:3657.1M, EPOCH TIME: 1748453950.056436
[05/28 13:39:10    284s] no activity file in design. spp won't run.
[05/28 13:39:10    285s] no activity file in design. spp won't run.
[05/28 13:39:10    285s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[05/28 13:39:10    285s] OPERPROF: Finished InitSKP at level 1, CPU:0.280, REAL:0.289, MEM:3657.1M, EPOCH TIME: 1748453950.345394
[05/28 13:39:10    285s] NP #FI/FS/SF FL/PI: 0/0/0 1127/0
[05/28 13:39:10    285s] no activity file in design. spp won't run.
[05/28 13:39:10    285s] 
[05/28 13:39:10    285s] AB Est...
[05/28 13:39:10    285s] OPERPROF: Starting NP-Place at level 1, MEM:3657.1M, EPOCH TIME: 1748453950.357248
[05/28 13:39:10    285s] OPERPROF: Finished NP-Place at level 1, CPU:0.010, REAL:0.017, MEM:3642.8M, EPOCH TIME: 1748453950.374241
[05/28 13:39:10    285s] Iteration  4: Skipped, with CDP Off
[05/28 13:39:10    285s] OPERPROF: Starting NP-Place at level 1, MEM:3642.8M, EPOCH TIME: 1748453950.389922
[05/28 13:39:10    285s] Starting Early Global Route supply map. mem = 3642.8M
[05/28 13:39:10    285s] (I)      Initializing eGR engine (regular)
[05/28 13:39:10    285s] Set min layer with default ( 2 )
[05/28 13:39:10    285s] Set max layer with default ( 127 )
[05/28 13:39:10    285s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:10    285s] Min route layer (adjusted) = 2
[05/28 13:39:10    285s] Max route layer (adjusted) = 11
[05/28 13:39:10    285s] (I)      clean place blk overflow:
[05/28 13:39:10    285s] (I)      H : enabled 1.00 0
[05/28 13:39:10    285s] (I)      V : enabled 1.00 0
[05/28 13:39:10    285s] (I)      Initializing eGR engine (regular)
[05/28 13:39:10    285s] Set min layer with default ( 2 )
[05/28 13:39:10    285s] Set max layer with default ( 127 )
[05/28 13:39:10    285s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:10    285s] Min route layer (adjusted) = 2
[05/28 13:39:10    285s] Max route layer (adjusted) = 11
[05/28 13:39:10    285s] (I)      clean place blk overflow:
[05/28 13:39:10    285s] (I)      H : enabled 1.00 0
[05/28 13:39:10    285s] (I)      V : enabled 1.00 0
[05/28 13:39:10    285s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.52 MB )
[05/28 13:39:10    285s] (I)      Running eGR Regular flow
[05/28 13:39:10    285s] (I)      # wire layers (front) : 12
[05/28 13:39:10    285s] (I)      # wire layers (back)  : 0
[05/28 13:39:10    285s] (I)      min wire layer : 1
[05/28 13:39:10    285s] (I)      max wire layer : 11
[05/28 13:39:10    285s] (I)      # cut layers (front) : 11
[05/28 13:39:10    285s] (I)      # cut layers (back)  : 0
[05/28 13:39:10    285s] (I)      min cut layer : 1
[05/28 13:39:10    285s] (I)      max cut layer : 10
[05/28 13:39:10    285s] (I)      ================================== Layers ===================================
[05/28 13:39:10    285s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:10    285s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 13:39:10    285s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:10    285s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 13:39:10    285s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 13:39:10    285s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:10    285s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:10    285s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:10    285s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:10    285s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:10    285s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 13:39:10    285s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:39:10    285s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:39:10    285s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 13:39:10    285s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:10    285s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 13:39:10    285s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 13:39:10    285s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:10    285s] Finished Early Global Route supply map. mem = 3650.8M
[05/28 13:39:10    285s] SKP will use view:
[05/28 13:39:10    285s]   view_slow_mission
[05/28 13:39:11    285s] Iteration  5: Total net bbox = 2.797e+03 (1.37e+03 1.43e+03)
[05/28 13:39:11    285s]               Est.  stn bbox = 3.492e+03 (1.71e+03 1.78e+03)
[05/28 13:39:11    285s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 3650.3M
[05/28 13:39:11    285s] OPERPROF: Finished NP-Place at level 1, CPU:0.630, REAL:0.620, MEM:3650.3M, EPOCH TIME: 1748453951.009767
[05/28 13:39:11    285s] no activity file in design. spp won't run.
[05/28 13:39:11    285s] NP #FI/FS/SF FL/PI: 0/0/0 1127/0
[05/28 13:39:11    285s] no activity file in design. spp won't run.
[05/28 13:39:11    285s] OPERPROF: Starting NP-Place at level 1, MEM:3634.3M, EPOCH TIME: 1748453951.034847
[05/28 13:39:12    286s] Iteration  6: Total net bbox = 3.147e+03 (1.58e+03 1.57e+03)
[05/28 13:39:12    286s]               Est.  stn bbox = 3.886e+03 (1.94e+03 1.95e+03)
[05/28 13:39:12    286s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 3634.3M
[05/28 13:39:12    286s] OPERPROF: Finished NP-Place at level 1, CPU:1.020, REAL:0.981, MEM:3634.3M, EPOCH TIME: 1748453952.015620
[05/28 13:39:12    286s] Legalizing MH Cells... 0 / 0 (level 4) on TOP
[05/28 13:39:12    286s] MH packer: No MH instances from GP
[05/28 13:39:12    286s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:39:12    286s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3634.3M, DRC: 0)
[05/28 13:39:12    286s] no activity file in design. spp won't run.
[05/28 13:39:12    286s] NP #FI/FS/SF FL/PI: 0/0/0 1127/0
[05/28 13:39:12    286s] no activity file in design. spp won't run.
[05/28 13:39:12    286s] OPERPROF: Starting NP-Place at level 1, MEM:3634.3M, EPOCH TIME: 1748453952.040237
[05/28 13:39:13    288s] Iteration  7: Total net bbox = 3.437e+03 (1.73e+03 1.71e+03)
[05/28 13:39:13    288s]               Est.  stn bbox = 4.191e+03 (2.09e+03 2.10e+03)
[05/28 13:39:13    288s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 3632.3M
[05/28 13:39:13    288s] OPERPROF: Finished NP-Place at level 1, CPU:1.640, REAL:1.643, MEM:3632.3M, EPOCH TIME: 1748453953.683180
[05/28 13:39:13    288s] Legalizing MH Cells... 0 / 0 (level 5) on TOP
[05/28 13:39:13    288s] MH packer: No MH instances from GP
[05/28 13:39:13    288s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:39:13    288s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3632.3M, DRC: 0)
[05/28 13:39:13    288s] no activity file in design. spp won't run.
[05/28 13:39:13    288s] NP #FI/FS/SF FL/PI: 0/0/0 1127/0
[05/28 13:39:13    288s] no activity file in design. spp won't run.
[05/28 13:39:13    288s] OPERPROF: Starting NP-Place at level 1, MEM:3632.3M, EPOCH TIME: 1748453953.706097
[05/28 13:39:15    290s] Iteration  8: Total net bbox = 3.744e+03 (1.88e+03 1.86e+03)
[05/28 13:39:15    290s]               Est.  stn bbox = 4.509e+03 (2.25e+03 2.26e+03)
[05/28 13:39:15    290s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 3632.3M
[05/28 13:39:15    290s] OPERPROF: Finished NP-Place at level 1, CPU:1.750, REAL:1.791, MEM:3632.3M, EPOCH TIME: 1748453955.497534
[05/28 13:39:15    290s] Legalizing MH Cells... 0 / 0 (level 6) on TOP
[05/28 13:39:15    290s] MH packer: No MH instances from GP
[05/28 13:39:15    290s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:39:15    290s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3632.3M, DRC: 0)
[05/28 13:39:15    290s] no activity file in design. spp won't run.
[05/28 13:39:15    290s] NP #FI/FS/SF FL/PI: 0/0/0 1127/0
[05/28 13:39:15    290s] no activity file in design. spp won't run.
[05/28 13:39:15    290s] OPERPROF: Starting NP-Place at level 1, MEM:3632.3M, EPOCH TIME: 1748453955.524860
[05/28 13:39:15    290s] GP RA stats: MHOnly 0 nrInst 1127 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/28 13:39:16    290s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3648.3M, EPOCH TIME: 1748453956.069742
[05/28 13:39:16    290s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3648.3M, EPOCH TIME: 1748453956.070235
[05/28 13:39:16    290s] Iteration  9: Total net bbox = 3.541e+03 (1.72e+03 1.82e+03)
[05/28 13:39:16    290s]               Est.  stn bbox = 4.278e+03 (2.07e+03 2.21e+03)
[05/28 13:39:16    290s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 3648.3M
[05/28 13:39:16    290s] OPERPROF: Finished NP-Place at level 1, CPU:0.540, REAL:0.548, MEM:3648.3M, EPOCH TIME: 1748453956.072927
[05/28 13:39:16    290s] Legalizing MH Cells... 0 / 0 (level 7) on TOP
[05/28 13:39:16    290s] MH packer: No MH instances from GP
[05/28 13:39:16    290s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:39:16    290s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3632.3M, DRC: 0)
[05/28 13:39:16    290s] Move report: Timing Driven Placement moves 1127 insts, mean move: 2.25 um, max move: 7.27 um 
[05/28 13:39:16    290s] 	Max move on inst (U1895): (17.52, 5.08) --> (15.71, 10.55)
[05/28 13:39:16    290s] no activity file in design. spp won't run.
[05/28 13:39:16    291s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3632.3M, EPOCH TIME: 1748453956.085471
[05/28 13:39:16    291s] Saved padding area to DB
[05/28 13:39:16    291s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3632.3M, EPOCH TIME: 1748453956.085907
[05/28 13:39:16    291s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:3632.3M, EPOCH TIME: 1748453956.086335
[05/28 13:39:16    291s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3632.3M, EPOCH TIME: 1748453956.086852
[05/28 13:39:16    291s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:39:16    291s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:3632.3M, EPOCH TIME: 1748453956.087692
[05/28 13:39:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.000, REAL:0.010, MEM:3632.3M, EPOCH TIME: 1748453956.095712
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s] Finished Incremental Placement (cpu=0:00:06.4, real=0:00:07.0, mem=3632.3M)
[05/28 13:39:16    291s] Begin: Reorder Scan Chains
[05/28 13:39:16    291s] End: Reorder Scan Chains
[05/28 13:39:16    291s] CongRepair sets shifter mode to gplace
[05/28 13:39:16    291s] TDRefine: refinePlace mode is spiral
[05/28 13:39:16    291s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3632.3M, EPOCH TIME: 1748453956.097461
[05/28 13:39:16    291s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3632.3M, EPOCH TIME: 1748453956.097576
[05/28 13:39:16    291s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3632.3M, EPOCH TIME: 1748453956.097690
[05/28 13:39:16    291s] Processing tracks to init pin-track alignment.
[05/28 13:39:16    291s] z: 1, totalTracks: 1
[05/28 13:39:16    291s] z: 3, totalTracks: 1
[05/28 13:39:16    291s] z: 5, totalTracks: 1
[05/28 13:39:16    291s] z: 7, totalTracks: 1
[05/28 13:39:16    291s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/28 13:39:16    291s] #spOpts: rpCkHalo=4 
[05/28 13:39:16    291s] Initializing Route Infrastructure for color support ...
[05/28 13:39:16    291s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3632.3M, EPOCH TIME: 1748453956.098147
[05/28 13:39:16    291s] ### Add 31 auto generated vias to default rule
[05/28 13:39:16    291s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.005, MEM:3632.3M, EPOCH TIME: 1748453956.102919
[05/28 13:39:16    291s] Route Infrastructure Initialized for color support successfully.
[05/28 13:39:16    291s] Cell TOP LLGs are deleted
[05/28 13:39:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] # Building TOP llgBox search-tree.
[05/28 13:39:16    291s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:39:16    291s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3632.3M, EPOCH TIME: 1748453956.111952
[05/28 13:39:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3632.3M, EPOCH TIME: 1748453956.112696
[05/28 13:39:16    291s] Max number of tech site patterns supported in site array is 256.
[05/28 13:39:16    291s] Core basic site is GF22_DST
[05/28 13:39:16    291s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:39:16    291s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:39:16    291s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:39:16    291s] SiteArray: use 159,744 bytes
[05/28 13:39:16    291s] SiteArray: current memory after site array memory allocation 3632.3M
[05/28 13:39:16    291s] SiteArray: FP blocked sites are writable
[05/28 13:39:16    291s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:39:16    291s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3632.3M, EPOCH TIME: 1748453956.296764
[05/28 13:39:16    291s] Process 24834 wires and vias for routing blockage analysis
[05/28 13:39:16    291s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.010, REAL:0.006, MEM:3632.3M, EPOCH TIME: 1748453956.302896
[05/28 13:39:16    291s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:39:16    291s] Atter site array init, number of instance map data is 0.
[05/28 13:39:16    291s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.190, REAL:0.191, MEM:3632.3M, EPOCH TIME: 1748453956.303715
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:16    291s] OPERPROF:         Starting CMU at level 5, MEM:3632.3M, EPOCH TIME: 1748453956.304460
[05/28 13:39:16    291s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:3632.3M, EPOCH TIME: 1748453956.305272
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:39:16    291s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.200, REAL:0.194, MEM:3632.3M, EPOCH TIME: 1748453956.305528
[05/28 13:39:16    291s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3632.3M, EPOCH TIME: 1748453956.305610
[05/28 13:39:16    291s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3632.3M, EPOCH TIME: 1748453956.306057
[05/28 13:39:16    291s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3632.3MB).
[05/28 13:39:16    291s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.210, REAL:0.209, MEM:3632.3M, EPOCH TIME: 1748453956.306533
[05/28 13:39:16    291s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.210, REAL:0.209, MEM:3632.3M, EPOCH TIME: 1748453956.306608
[05/28 13:39:16    291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.74622.2
[05/28 13:39:16    291s] OPERPROF:   Starting Refine-Place at level 2, MEM:3632.3M, EPOCH TIME: 1748453956.306775
[05/28 13:39:16    291s] *** Starting refinePlace (0:04:52 mem=3632.3M) ***
[05/28 13:39:16    291s] Total net bbox length = 3.813e+03 (1.977e+03 1.836e+03) (ext = 1.046e+02)
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:16    291s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3632.3M, EPOCH TIME: 1748453956.307843
[05/28 13:39:16    291s] # Found 0 legal fixed insts to color.
[05/28 13:39:16    291s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3632.3M, EPOCH TIME: 1748453956.307976
[05/28 13:39:16    291s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3632.3M, EPOCH TIME: 1748453956.308398
[05/28 13:39:16    291s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 13:39:16    291s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.001, MEM:3632.3M, EPOCH TIME: 1748453956.308940
[05/28 13:39:16    291s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 13:39:16    291s] Set min layer with default ( 2 )
[05/28 13:39:16    291s] Set max layer with default ( 127 )
[05/28 13:39:16    291s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:16    291s] Min route layer (adjusted) = 2
[05/28 13:39:16    291s] Max route layer (adjusted) = 11
[05/28 13:39:16    291s] Set min layer with default ( 2 )
[05/28 13:39:16    291s] Set max layer with default ( 127 )
[05/28 13:39:16    291s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:16    291s] Min route layer (adjusted) = 2
[05/28 13:39:16    291s] Max route layer (adjusted) = 11
[05/28 13:39:16    291s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3632.3M, EPOCH TIME: 1748453956.316712
[05/28 13:39:16    291s] Starting refinePlace ...
[05/28 13:39:16    291s] Set min layer with default ( 2 )
[05/28 13:39:16    291s] Set max layer with default ( 127 )
[05/28 13:39:16    291s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:16    291s] Min route layer (adjusted) = 2
[05/28 13:39:16    291s] Max route layer (adjusted) = 11
[05/28 13:39:16    291s] Set min layer with default ( 2 )
[05/28 13:39:16    291s] Set max layer with default ( 127 )
[05/28 13:39:16    291s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:16    291s] Min route layer (adjusted) = 2
[05/28 13:39:16    291s] Max route layer (adjusted) = 11
[05/28 13:39:16    291s] DDP initSite1 nrRow 61 nrJob 61
[05/28 13:39:16    291s] DDP markSite nrRow 61 nrJob 61
[05/28 13:39:16    291s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/28 13:39:16    291s] ** Cut row section cpu time 0:00:00.0.
[05/28 13:39:16    291s]  ** Cut row section real time 0:00:00.0.
[05/28 13:39:16    291s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 13:39:16    291s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3632.3MB) @(0:04:52 - 0:04:52).
[05/28 13:39:16    291s] Move report: preRPlace moves 1127 insts, mean move: 0.06 um, max move: 0.90 um 
[05/28 13:39:16    291s] 	Max move on inst (U1927): (12.61, 32.43) --> (12.06, 32.08)
[05/28 13:39:16    291s] 	Length: 4 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_AOI21_0P75
[05/28 13:39:16    291s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3632.3M, EPOCH TIME: 1748453956.339501
[05/28 13:39:16    291s] Tweakage: fix icg 0, fix clk 0.
[05/28 13:39:16    291s] Tweakage: density cost 0, scale 0.4.
[05/28 13:39:16    291s] Tweakage: activity cost 0, scale 1.0.
[05/28 13:39:16    291s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3632.3M, EPOCH TIME: 1748453956.342143
[05/28 13:39:16    291s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3632.3M, EPOCH TIME: 1748453956.348574
[05/28 13:39:16    291s] Tweakage perm 0 insts, flip 0 insts.
[05/28 13:39:16    291s] Tweakage perm 0 insts, flip 0 insts.
[05/28 13:39:16    291s] Tweakage perm 0 insts, flip 0 insts.
[05/28 13:39:16    291s] Tweakage perm 0 insts, flip 0 insts.
[05/28 13:39:16    291s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.010, REAL:0.008, MEM:3632.3M, EPOCH TIME: 1748453956.356420
[05/28 13:39:16    291s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.020, REAL:0.015, MEM:3632.3M, EPOCH TIME: 1748453956.356817
[05/28 13:39:16    291s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.020, REAL:0.018, MEM:3632.3M, EPOCH TIME: 1748453956.357400
[05/28 13:39:16    291s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 13:39:16    291s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3632.3mb) @(0:04:52 - 0:04:52).
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s]  === Spiral for Logical I: (movable: 1127) ===
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s]  Info: 0 filler has been deleted!
[05/28 13:39:16    291s] Move report: legalization moves 27 insts, mean move: 0.38 um, max move: 1.47 um spiral
[05/28 13:39:16    291s] 	Max move on inst (U1586): (9.51, 29.38) --> (8.58, 28.84)
[05/28 13:39:16    291s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/28 13:39:16    291s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 13:39:16    291s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3603.3MB) @(0:04:52 - 0:04:52).
[05/28 13:39:16    291s] Move report: Detail placement moves 1127 insts, mean move: 0.07 um, max move: 1.49 um 
[05/28 13:39:16    291s] 	Max move on inst (U1586): (9.49, 29.43) --> (8.58, 28.84)
[05/28 13:39:16    291s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3603.3MB
[05/28 13:39:16    291s] Statistics of distance of Instance movement in refine placement:
[05/28 13:39:16    291s]   maximum (X+Y) =         1.49 um
[05/28 13:39:16    291s]   inst (U1586) with max move: (9.486, 29.43) -> (8.584, 28.84)
[05/28 13:39:16    291s]   mean    (X+Y) =         0.07 um
[05/28 13:39:16    291s] Summary Report:
[05/28 13:39:16    291s] Instances move: 1127 (out of 1127 movable)
[05/28 13:39:16    291s] Instances flipped: 0
[05/28 13:39:16    291s] Mean displacement: 0.07 um
[05/28 13:39:16    291s] Max displacement: 1.49 um (Instance: U1586) (9.486, 29.43) -> (8.584, 28.84)
[05/28 13:39:16    291s] 	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
[05/28 13:39:16    291s] 	Violation at original loc: Overlapping with other instance
[05/28 13:39:16    291s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/28 13:39:16    291s] Total instances moved : 1127
[05/28 13:39:16    291s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.210, REAL:0.190, MEM:3603.3M, EPOCH TIME: 1748453956.506243
[05/28 13:39:16    291s] Total net bbox length = 3.842e+03 (1.990e+03 1.852e+03) (ext = 1.046e+02)
[05/28 13:39:16    291s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3603.3MB
[05/28 13:39:16    291s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3603.3MB) @(0:04:52 - 0:04:52).
[05/28 13:39:16    291s] *** Finished refinePlace (0:04:52 mem=3603.3M) ***
[05/28 13:39:16    291s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.74622.2
[05/28 13:39:16    291s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.220, REAL:0.201, MEM:3603.3M, EPOCH TIME: 1748453956.507436
[05/28 13:39:16    291s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3603.3M, EPOCH TIME: 1748453956.507597
[05/28 13:39:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1127).
[05/28 13:39:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.010, REAL:0.011, MEM:3600.3M, EPOCH TIME: 1748453956.518641
[05/28 13:39:16    291s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.440, REAL:0.421, MEM:3600.3M, EPOCH TIME: 1748453956.518754
[05/28 13:39:16    291s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3600.3M, EPOCH TIME: 1748453956.518969
[05/28 13:39:16    291s] Starting Early Global Route congestion estimation: mem = 3600.3M
[05/28 13:39:16    291s] (I)      Initializing eGR engine (regular)
[05/28 13:39:16    291s] Set min layer with default ( 2 )
[05/28 13:39:16    291s] Set max layer with default ( 127 )
[05/28 13:39:16    291s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:16    291s] Min route layer (adjusted) = 2
[05/28 13:39:16    291s] Max route layer (adjusted) = 11
[05/28 13:39:16    291s] (I)      clean place blk overflow:
[05/28 13:39:16    291s] (I)      H : enabled 1.00 0
[05/28 13:39:16    291s] (I)      V : enabled 1.00 0
[05/28 13:39:16    291s] (I)      Initializing eGR engine (regular)
[05/28 13:39:16    291s] Set min layer with default ( 2 )
[05/28 13:39:16    291s] Set max layer with default ( 127 )
[05/28 13:39:16    291s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:16    291s] Min route layer (adjusted) = 2
[05/28 13:39:16    291s] Max route layer (adjusted) = 11
[05/28 13:39:16    291s] (I)      clean place blk overflow:
[05/28 13:39:16    291s] (I)      H : enabled 1.00 0
[05/28 13:39:16    291s] (I)      V : enabled 1.00 0
[05/28 13:39:16    291s] (I)      Started Early Global Route kernel ( Curr Mem: 3.47 MB )
[05/28 13:39:16    291s] (I)      Running eGR Regular flow
[05/28 13:39:16    291s] (I)      # wire layers (front) : 12
[05/28 13:39:16    291s] (I)      # wire layers (back)  : 0
[05/28 13:39:16    291s] (I)      min wire layer : 1
[05/28 13:39:16    291s] (I)      max wire layer : 11
[05/28 13:39:16    291s] (I)      # cut layers (front) : 11
[05/28 13:39:16    291s] (I)      # cut layers (back)  : 0
[05/28 13:39:16    291s] (I)      min cut layer : 1
[05/28 13:39:16    291s] (I)      max cut layer : 10
[05/28 13:39:16    291s] (I)      ================================== Layers ===================================
[05/28 13:39:16    291s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:16    291s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/28 13:39:16    291s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:16    291s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/28 13:39:16    291s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/28 13:39:16    291s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:16    291s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:16    291s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:16    291s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:16    291s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/28 13:39:16    291s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/28 13:39:16    291s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:39:16    291s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/28 13:39:16    291s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/28 13:39:16    291s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:16    291s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/28 13:39:16    291s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/28 13:39:16    291s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/28 13:39:16    291s] (I)      Started Import and model ( Curr Mem: 3.47 MB )
[05/28 13:39:16    291s] (I)      == Non-default Options ==
[05/28 13:39:16    291s] (I)      Maximum routing layer                              : 11
[05/28 13:39:16    291s] (I)      Top routing layer                                  : 11
[05/28 13:39:16    291s] (I)      Number of threads                                  : 1
[05/28 13:39:16    291s] (I)      Route tie net to shape                             : auto
[05/28 13:39:16    291s] (I)      Use non-blocking free Dbs wires                    : false
[05/28 13:39:16    291s] (I)      Method to set GCell size                           : row
[05/28 13:39:16    291s] (I)      Tie hi/lo max distance                             : 5.400000
[05/28 13:39:16    291s] (I)      Counted 326 PG shapes. eGR will not process PG shapes layer by layer.
[05/28 13:39:16    291s] (I)      ============== Pin Summary ==============
[05/28 13:39:16    291s] (I)      +-------+--------+---------+------------+
[05/28 13:39:16    291s] (I)      | Layer | # pins | % total |      Group |
[05/28 13:39:16    291s] (I)      +-------+--------+---------+------------+
[05/28 13:39:16    291s] (I)      |     1 |   1455 |   34.00 |        Pin |
[05/28 13:39:16    291s] (I)      |     2 |   2590 |   60.53 |        Pin |
[05/28 13:39:16    291s] (I)      |     3 |    234 |    5.47 | Pin access |
[05/28 13:39:16    291s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/28 13:39:16    291s] (I)      |     5 |      0 |    0.00 |      Other |
[05/28 13:39:16    291s] (I)      |     6 |      0 |    0.00 |      Other |
[05/28 13:39:16    291s] (I)      |     7 |      0 |    0.00 |      Other |
[05/28 13:39:16    291s] (I)      |     8 |      0 |    0.00 |      Other |
[05/28 13:39:16    291s] (I)      |     9 |      0 |    0.00 |      Other |
[05/28 13:39:16    291s] (I)      |    10 |      0 |    0.00 |      Other |
[05/28 13:39:16    291s] (I)      |    11 |      0 |    0.00 |      Other |
[05/28 13:39:16    291s] (I)      +-------+--------+---------+------------+
[05/28 13:39:16    291s] (I)      Use row-based GCell size
[05/28 13:39:16    291s] (I)      Use row-based GCell align
[05/28 13:39:16    291s] (I)      layer 0 area = 6400
[05/28 13:39:16    291s] (I)      layer 1 area = 8800
[05/28 13:39:16    291s] (I)      layer 2 area = 11000
[05/28 13:39:16    291s] (I)      layer 3 area = 11000
[05/28 13:39:16    291s] (I)      layer 4 area = 11000
[05/28 13:39:16    291s] (I)      layer 5 area = 11000
[05/28 13:39:16    291s] (I)      layer 6 area = 11000
[05/28 13:39:16    291s] (I)      layer 7 area = 810000
[05/28 13:39:16    291s] (I)      layer 8 area = 2000000
[05/28 13:39:16    291s] (I)      layer 9 area = 2000000
[05/28 13:39:16    291s] (I)      layer 10 area = 0
[05/28 13:39:16    291s] (I)      GCell unit size   : 540
[05/28 13:39:16    291s] (I)      GCell multiplier  : 1
[05/28 13:39:16    291s] (I)      GCell row height  : 540
[05/28 13:39:16    291s] (I)      Actual row height : 540
[05/28 13:39:16    291s] (I)      GCell align ref   : 4060 4000
[05/28 13:39:16    291s] [NR-eGR] Track table information for default rule: 
[05/28 13:39:16    291s] [NR-eGR] M1 has single uniform track structure
[05/28 13:39:16    291s] [NR-eGR] M2 has single uniform track structure
[05/28 13:39:16    291s] [NR-eGR] C1 has single uniform track structure
[05/28 13:39:16    291s] [NR-eGR] C2 has single uniform track structure
[05/28 13:39:16    291s] [NR-eGR] C3 has single uniform track structure
[05/28 13:39:16    291s] [NR-eGR] C4 has single uniform track structure
[05/28 13:39:16    291s] [NR-eGR] C5 has single uniform track structure
[05/28 13:39:16    291s] [NR-eGR] JA has single uniform track structure
[05/28 13:39:16    291s] [NR-eGR] QA has single uniform track structure
[05/28 13:39:16    291s] [NR-eGR] QB has single uniform track structure
[05/28 13:39:16    291s] [NR-eGR] LB has single uniform track structure
[05/28 13:39:16    291s] (I)      ========================= Default via ==========================
[05/28 13:39:16    291s] (I)      +----+------------------+--------------------------------------+
[05/28 13:39:16    291s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/28 13:39:16    291s] (I)      +----+------------------+--------------------------------------+
[05/28 13:39:16    291s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/28 13:39:16    291s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/28 13:39:16    291s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/28 13:39:16    291s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/28 13:39:16    291s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/28 13:39:16    291s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/28 13:39:16    291s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/28 13:39:16    291s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/28 13:39:16    291s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/28 13:39:16    291s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/28 13:39:16    291s] (I)      +----+------------------+--------------------------------------+
[05/28 13:39:16    291s] (I)      Design has 0 placement macros with 0 shapes. 
[05/28 13:39:16    291s] [NR-eGR] Read 4 PG shapes
[05/28 13:39:16    291s] [NR-eGR] Read 0 clock shapes
[05/28 13:39:16    291s] [NR-eGR] Read 0 other shapes
[05/28 13:39:16    291s] [NR-eGR] #Routing Blockages  : 0
[05/28 13:39:16    291s] [NR-eGR] #Instance Blockages : 12529
[05/28 13:39:16    291s] [NR-eGR] #PG Blockages       : 4
[05/28 13:39:16    291s] [NR-eGR] #Halo Blockages     : 0
[05/28 13:39:16    291s] [NR-eGR] #Boundary Blockages : 0
[05/28 13:39:16    291s] [NR-eGR] #Clock Blockages    : 0
[05/28 13:39:16    291s] [NR-eGR] #Other Blockages    : 0
[05/28 13:39:16    291s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/28 13:39:16    291s] (I)      Custom ignore net properties:
[05/28 13:39:16    291s] (I)      1 : NotLegal
[05/28 13:39:16    291s] (I)      Default ignore net properties:
[05/28 13:39:16    291s] (I)      1 : Special
[05/28 13:39:16    291s] (I)      2 : Analog
[05/28 13:39:16    291s] (I)      3 : Fixed
[05/28 13:39:16    291s] (I)      4 : Skipped
[05/28 13:39:16    291s] (I)      5 : MixedSignal
[05/28 13:39:16    291s] (I)      Prerouted net properties:
[05/28 13:39:16    291s] (I)      1 : NotLegal
[05/28 13:39:16    291s] (I)      2 : Special
[05/28 13:39:16    291s] (I)      3 : Analog
[05/28 13:39:16    291s] (I)      4 : Fixed
[05/28 13:39:16    291s] (I)      5 : Skipped
[05/28 13:39:16    291s] (I)      6 : MixedSignal
[05/28 13:39:16    291s] [NR-eGR] Early global route reroute all routable nets
[05/28 13:39:16    291s] [NR-eGR] #prerouted nets         : 0
[05/28 13:39:16    291s] [NR-eGR] #prerouted special nets : 0
[05/28 13:39:16    291s] [NR-eGR] #prerouted wires        : 0
[05/28 13:39:16    291s] [NR-eGR] Read 1148 nets ( ignored 0 )
[05/28 13:39:16    291s] (I)        Front-side 1148 ( ignored 0 )
[05/28 13:39:16    291s] (I)        Back-side  0 ( ignored 0 )
[05/28 13:39:16    291s] (I)        Both-side  0 ( ignored 0 )
[05/28 13:39:16    291s] (I)      Reading macro buffers
[05/28 13:39:16    291s] (I)      Number of macros with buffers: 0
[05/28 13:39:16    291s] (I)      early_global_route_priority property id does not exist.
[05/28 13:39:16    291s] (I)      Setting up GCell size
[05/28 13:39:16    291s] (I)      Base Grid  :    77 x    76
[05/28 13:39:16    291s] (I)      Final Grid :    39 x    38
[05/28 13:39:16    291s] (I)      Read Num Blocks=12665  Num Prerouted Wires=0  Num CS=0
[05/28 13:39:16    291s] (I)      Layer 1 (H) : #blockages 11989 : #preroutes 0
[05/28 13:39:16    291s] (I)      Layer 2 (V) : #blockages 676 : #preroutes 0
[05/28 13:39:16    291s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/28 13:39:16    291s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/28 13:39:16    291s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/28 13:39:16    291s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/28 13:39:16    291s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/28 13:39:16    291s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/28 13:39:16    291s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/28 13:39:16    291s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/28 13:39:16    291s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/28 13:39:16    291s] (I)      Track adjustment: Reducing 1887 tracks (15.00%) for Layer2
[05/28 13:39:16    291s] (I)      Track adjustment: Reducing 1843 tracks (12.00%) for Layer3
[05/28 13:39:16    291s] (I)      Number of ignored nets                =      0
[05/28 13:39:16    291s] (I)      Number of connected nets              =      0
[05/28 13:39:16    291s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/28 13:39:16    291s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/28 13:39:16    291s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/28 13:39:16    291s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/28 13:39:16    291s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/28 13:39:16    291s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/28 13:39:16    291s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/28 13:39:16    291s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 13:39:16    291s] (I)      Ndr track 0 does not exist
[05/28 13:39:16    291s] (I)      ---------------------Grid Graph Info--------------------
[05/28 13:39:16    291s] (I)      Routing area        : (0, 0) - (41760, 40960)
[05/28 13:39:16    291s] (I)      Core area           : (4060, 4000) - (37700, 36940)
[05/28 13:39:16    291s] (I)      Site width          :   116  (dbu)
[05/28 13:39:16    291s] (I)      Row height          :   540  (dbu)
[05/28 13:39:16    291s] (I)      GCell row height    :   540  (dbu)
[05/28 13:39:16    291s] (I)      GCell width         :  1080  (dbu)
[05/28 13:39:16    291s] (I)      GCell height        :  1080  (dbu)
[05/28 13:39:16    291s] (I)      Grid                :    39    38    11
[05/28 13:39:16    291s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/28 13:39:16    291s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/28 13:39:16    291s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/28 13:39:16    291s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/28 13:39:16    291s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/28 13:39:16    291s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 13:39:16    291s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/28 13:39:16    291s] (I)      First track coord   :    58    80   100   130   100   130   100  1300  1660  1600  3658
[05/28 13:39:16    291s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/28 13:39:16    291s] (I)      Total num of tracks :   360   511   463   454   463   454   463    44    17    17    11
[05/28 13:39:16    291s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/28 13:39:16    291s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/28 13:39:16    291s] (I)      --------------------------------------------------------
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s] [NR-eGR] ============ Routing rule table ============
[05/28 13:39:16    291s] [NR-eGR] Rule id: 0  Nets: 1148
[05/28 13:39:16    291s] [NR-eGR] ========================================
[05/28 13:39:16    291s] [NR-eGR] 
[05/28 13:39:16    291s] (I)      ======== NDR :  =========
[05/28 13:39:16    291s] (I)      +--------------+--------+
[05/28 13:39:16    291s] (I)      |           ID |      0 |
[05/28 13:39:16    291s] (I)      |         Name |        |
[05/28 13:39:16    291s] (I)      |      Default |    yes |
[05/28 13:39:16    291s] (I)      |  Clk Special |     no |
[05/28 13:39:16    291s] (I)      | Hard spacing |     no |
[05/28 13:39:16    291s] (I)      |    NDR track | (none) |
[05/28 13:39:16    291s] (I)      |      NDR via | (none) |
[05/28 13:39:16    291s] (I)      |  Extra space |      0 |
[05/28 13:39:16    291s] (I)      |      Shields |      0 |
[05/28 13:39:16    291s] (I)      |   Demand (H) |      1 |
[05/28 13:39:16    291s] (I)      |   Demand (V) |      1 |
[05/28 13:39:16    291s] (I)      |        #Nets |   1148 |
[05/28 13:39:16    291s] (I)      +--------------+--------+
[05/28 13:39:16    291s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:39:16    291s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/28 13:39:16    291s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:39:16    291s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/28 13:39:16    291s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:39:16    291s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:39:16    291s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:39:16    291s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:39:16    291s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/28 13:39:16    291s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/28 13:39:16    291s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 13:39:16    291s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/28 13:39:16    291s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/28 13:39:16    291s] (I)      +-------------------------------------------------------------------------------------+
[05/28 13:39:16    291s] (I)      =============== Blocked Tracks ===============
[05/28 13:39:16    291s] (I)      +-------+---------+----------+---------------+
[05/28 13:39:16    291s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/28 13:39:16    291s] (I)      +-------+---------+----------+---------------+
[05/28 13:39:16    291s] (I)      |     1 |       0 |        0 |         0.00% |
[05/28 13:39:16    291s] (I)      |     2 |   19929 |    12779 |        64.12% |
[05/28 13:39:16    291s] (I)      |     3 |   17594 |     5696 |        32.37% |
[05/28 13:39:16    291s] (I)      |     4 |   17706 |        0 |         0.00% |
[05/28 13:39:16    291s] (I)      |     5 |   17594 |        0 |         0.00% |
[05/28 13:39:16    291s] (I)      |     6 |   17706 |        0 |         0.00% |
[05/28 13:39:16    291s] (I)      |     7 |   17594 |        0 |         0.00% |
[05/28 13:39:16    291s] (I)      |     8 |    1716 |        0 |         0.00% |
[05/28 13:39:16    291s] (I)      |     9 |     646 |        0 |         0.00% |
[05/28 13:39:16    291s] (I)      |    10 |     663 |        0 |         0.00% |
[05/28 13:39:16    291s] (I)      |    11 |     418 |        0 |         0.00% |
[05/28 13:39:16    291s] (I)      +-------+---------+----------+---------------+
[05/28 13:39:16    291s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.48 MB )
[05/28 13:39:16    291s] (I)      Reset routing kernel
[05/28 13:39:16    291s] (I)      Started Global Routing ( Curr Mem: 3.48 MB )
[05/28 13:39:16    291s] (I)      totalPins=4291  totalGlobalPin=3575 (83.31%)
[05/28 13:39:16    291s] (I)      ================= Net Group Info =================
[05/28 13:39:16    291s] (I)      +----+----------------+--------------+-----------+
[05/28 13:39:16    291s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/28 13:39:16    291s] (I)      +----+----------------+--------------+-----------+
[05/28 13:39:16    291s] (I)      |  1 |           1148 |        M2(2) |    LB(11) |
[05/28 13:39:16    291s] (I)      +----+----------------+--------------+-----------+
[05/28 13:39:16    291s] (I)      total 2D Cap : 92787 = (45183 H, 47604 V)
[05/28 13:39:16    291s] (I)      total 2D Demand : 562 = (562 H, 0 V)
[05/28 13:39:16    291s] (I)      #blocked GCells = 0
[05/28 13:39:16    291s] (I)      #regions = 1
[05/28 13:39:16    291s] [NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[05/28 13:39:16    291s] (I)      
[05/28 13:39:16    291s] (I)      ============  Phase 1a Route ============
[05/28 13:39:16    291s] (I)      Usage: 4201 = (2116 H, 2085 V) = (4.68% H, 4.38% V) = (2.285e+03um H, 2.252e+03um V)
[05/28 13:39:16    291s] (I)      
[05/28 13:39:16    291s] (I)      ============  Phase 1b Route ============
[05/28 13:39:16    291s] (I)      Usage: 4201 = (2116 H, 2085 V) = (4.68% H, 4.38% V) = (2.285e+03um H, 2.252e+03um V)
[05/28 13:39:16    291s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.537080e+03um
[05/28 13:39:16    291s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 13:39:16    291s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/28 13:39:16    291s] (I)      
[05/28 13:39:16    291s] (I)      ============  Phase 1c Route ============
[05/28 13:39:16    291s] (I)      Usage: 4201 = (2116 H, 2085 V) = (4.68% H, 4.38% V) = (2.285e+03um H, 2.252e+03um V)
[05/28 13:39:16    291s] (I)      
[05/28 13:39:16    291s] (I)      ============  Phase 1d Route ============
[05/28 13:39:16    291s] (I)      Usage: 4201 = (2116 H, 2085 V) = (4.68% H, 4.38% V) = (2.285e+03um H, 2.252e+03um V)
[05/28 13:39:16    291s] (I)      
[05/28 13:39:16    291s] (I)      ============  Phase 1e Route ============
[05/28 13:39:16    291s] (I)      Usage: 4201 = (2116 H, 2085 V) = (4.68% H, 4.38% V) = (2.285e+03um H, 2.252e+03um V)
[05/28 13:39:16    291s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.537080e+03um
[05/28 13:39:16    291s] (I)      
[05/28 13:39:16    291s] (I)      ============  Phase 1l Route ============
[05/28 13:39:16    291s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/28 13:39:16    291s] (I)      Layer  2:       7344      1148       471         621       18873    ( 3.19%) 
[05/28 13:39:16    291s] (I)      Layer  3:      11151      2047       121        1332       15984    ( 7.69%) 
[05/28 13:39:16    291s] (I)      Layer  4:      17252      1890         0           0       17328    ( 0.00%) 
[05/28 13:39:16    291s] (I)      Layer  5:      17131       858         0           0       17316    ( 0.00%) 
[05/28 13:39:16    291s] (I)      Layer  6:      17252        11         0           0       17328    ( 0.00%) 
[05/28 13:39:16    291s] (I)      Layer  7:      17131         0         0           0       17316    ( 0.00%) 
[05/28 13:39:16    291s] (I)      Layer  8:       1672         0         0          91        1642    ( 5.26%) 
[05/28 13:39:16    291s] (I)      Layer  9:        629         0         0         366         283    (56.41%) 
[05/28 13:39:16    291s] (I)      Layer 10:        646         0         0         359         291    (55.26%) 
[05/28 13:39:16    291s] (I)      Layer 11:        407         0         0         311         122    (71.79%) 
[05/28 13:39:16    291s] (I)      Total:         90615      5954       592        3079      106481    ( 2.81%) 
[05/28 13:39:16    291s] (I)      
[05/28 13:39:16    291s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 13:39:16    291s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 13:39:16    291s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 13:39:16    291s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[05/28 13:39:16    291s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 13:39:16    291s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:16    291s] [NR-eGR]      M2 ( 2)       180(12.87%)        57( 4.07%)         7( 0.50%)   (17.44%) 
[05/28 13:39:16    291s] [NR-eGR]      C1 ( 3)        84( 6.30%)         6( 0.45%)         0( 0.00%)   ( 6.75%) 
[05/28 13:39:16    291s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:16    291s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:16    291s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:16    291s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:16    291s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:16    291s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:16    291s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:16    291s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:39:16    291s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 13:39:16    291s] [NR-eGR]        Total       264( 2.28%)        63( 0.55%)         7( 0.06%)   ( 2.89%) 
[05/28 13:39:16    291s] [NR-eGR] 
[05/28 13:39:16    291s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.48 MB )
[05/28 13:39:16    291s] (I)      Updating congestion map
[05/28 13:39:16    291s] (I)      total 2D Cap : 93370 = (45592 H, 47778 V)
[05/28 13:39:16    291s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 13:39:16    291s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.48 MB )
[05/28 13:39:16    291s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3608.3M
[05/28 13:39:16    291s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.067, MEM:3608.3M, EPOCH TIME: 1748453956.586009
[05/28 13:39:16    291s] OPERPROF: Starting HotSpotCal at level 1, MEM:3608.3M, EPOCH TIME: 1748453956.586094
[05/28 13:39:16    291s] [hotspot] +------------+---------------+---------------+
[05/28 13:39:16    291s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 13:39:16    291s] [hotspot] +------------+---------------+---------------+
[05/28 13:39:16    291s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 13:39:16    291s] [hotspot] +------------+---------------+---------------+
[05/28 13:39:16    291s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 13:39:16    291s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 13:39:16    291s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:3624.3M, EPOCH TIME: 1748453956.587741
[05/28 13:39:16    291s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3624.3M, EPOCH TIME: 1748453956.588116
[05/28 13:39:16    291s] Starting Early Global Route wiring: mem = 3624.3M
[05/28 13:39:16    291s] (I)      Running track assignment and export wires
[05/28 13:39:16    291s] (I)      Delete wires for 1148 nets 
[05/28 13:39:16    291s] (I)      ============= Track Assignment ============
[05/28 13:39:16    291s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.49 MB )
[05/28 13:39:16    291s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/28 13:39:16    291s] (I)      Run Multi-thread track assignment
[05/28 13:39:16    291s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.49 MB )
[05/28 13:39:16    291s] (I)      Started Export ( Curr Mem: 3.49 MB )
[05/28 13:39:16    291s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/28 13:39:16    291s] [NR-eGR] Total eGR-routed clock nets wire length: 344um, number of vias: 477
[05/28 13:39:16    291s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:39:16    291s] [NR-eGR]             Length (um)  Vias 
[05/28 13:39:16    291s] [NR-eGR] ------------------------------
[05/28 13:39:16    291s] [NR-eGR]  M1  (1V)             0  1455 
[05/28 13:39:16    291s] [NR-eGR]  M2  (2H)          1171  4580 
[05/28 13:39:16    291s] [NR-eGR]  C1  (3V)          1642  2360 
[05/28 13:39:16    291s] [NR-eGR]  C2  (4H)          1598   998 
[05/28 13:39:16    291s] [NR-eGR]  C3  (5V)           857    16 
[05/28 13:39:16    291s] [NR-eGR]  C4  (6H)            12     0 
[05/28 13:39:16    291s] [NR-eGR]  C5  (7V)             0     0 
[05/28 13:39:16    291s] [NR-eGR]  JA  (8H)             0     0 
[05/28 13:39:16    291s] [NR-eGR]  QA  (9V)             0     0 
[05/28 13:39:16    291s] [NR-eGR]  QB  (10H)            0     0 
[05/28 13:39:16    291s] [NR-eGR]  LB  (11V)            0     0 
[05/28 13:39:16    291s] [NR-eGR] ------------------------------
[05/28 13:39:16    291s] [NR-eGR]      Total         5279  9409 
[05/28 13:39:16    291s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:39:16    291s] [NR-eGR] Total half perimeter of net bounding box: 3842um
[05/28 13:39:16    291s] [NR-eGR] Total length: 5279um, number of vias: 9409
[05/28 13:39:16    291s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:39:16    291s] (I)      == Layer wire length by net rule ==
[05/28 13:39:16    291s] (I)                  Default 
[05/28 13:39:16    291s] (I)      --------------------
[05/28 13:39:16    291s] (I)       M1  (1V)       0um 
[05/28 13:39:16    291s] (I)       M2  (2H)    1171um 
[05/28 13:39:16    291s] (I)       C1  (3V)    1642um 
[05/28 13:39:16    291s] (I)       C2  (4H)    1598um 
[05/28 13:39:16    291s] (I)       C3  (5V)     857um 
[05/28 13:39:16    291s] (I)       C4  (6H)      12um 
[05/28 13:39:16    291s] (I)       C5  (7V)       0um 
[05/28 13:39:16    291s] (I)       JA  (8H)       0um 
[05/28 13:39:16    291s] (I)       QA  (9V)       0um 
[05/28 13:39:16    291s] (I)       QB  (10H)      0um 
[05/28 13:39:16    291s] (I)       LB  (11V)      0um 
[05/28 13:39:16    291s] (I)      --------------------
[05/28 13:39:16    291s] (I)           Total   5279um 
[05/28 13:39:16    291s] (I)      == Layer via count by net rule ==
[05/28 13:39:16    291s] (I)                  Default 
[05/28 13:39:16    291s] (I)      --------------------
[05/28 13:39:16    291s] (I)       M1  (1V)      1455 
[05/28 13:39:16    291s] (I)       M2  (2H)      4580 
[05/28 13:39:16    291s] (I)       C1  (3V)      2360 
[05/28 13:39:16    291s] (I)       C2  (4H)       998 
[05/28 13:39:16    291s] (I)       C3  (5V)        16 
[05/28 13:39:16    291s] (I)       C4  (6H)         0 
[05/28 13:39:16    291s] (I)       C5  (7V)         0 
[05/28 13:39:16    291s] (I)       JA  (8H)         0 
[05/28 13:39:16    291s] (I)       QA  (9V)         0 
[05/28 13:39:16    291s] (I)       QB  (10H)        0 
[05/28 13:39:16    291s] (I)       LB  (11V)        0 
[05/28 13:39:16    291s] (I)      --------------------
[05/28 13:39:16    291s] (I)           Total     9409 
[05/28 13:39:16    291s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3.49 MB )
[05/28 13:39:16    291s] eee: RC Grid memory freed = 10692 (9 X 9 X 11 X 12b)
[05/28 13:39:16    291s] (I)      Global routing data unavailable, rerun eGR
[05/28 13:39:16    291s] (I)      Initializing eGR engine (regular)
[05/28 13:39:16    291s] Set min layer with default ( 2 )
[05/28 13:39:16    291s] Set max layer with default ( 127 )
[05/28 13:39:16    291s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:39:16    291s] Min route layer (adjusted) = 2
[05/28 13:39:16    291s] Max route layer (adjusted) = 11
[05/28 13:39:16    291s] (I)      clean place blk overflow:
[05/28 13:39:16    291s] (I)      H : enabled 1.00 0
[05/28 13:39:16    291s] (I)      V : enabled 1.00 0
[05/28 13:39:16    291s] Early Global Route wiring runtime: 0.05 seconds, mem = 3624.3M
[05/28 13:39:16    291s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.047, MEM:3624.3M, EPOCH TIME: 1748453956.635289
[05/28 13:39:16    291s] 0 delay mode for cte disabled.
[05/28 13:39:16    291s] SKP cleared!
[05/28 13:39:16    291s] 
[05/28 13:39:16    291s] *** Finished incrementalPlace (cpu=0:00:07.2, real=0:00:07.0)***
[05/28 13:39:16    291s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3624.3M, EPOCH TIME: 1748453956.668696
[05/28 13:39:16    291s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3624.3M, EPOCH TIME: 1748453956.668808
[05/28 13:39:16    291s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3624.3M, EPOCH TIME: 1748453956.676517
[05/28 13:39:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] Cell TOP LLGs are deleted
[05/28 13:39:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:16    291s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3624.3M, EPOCH TIME: 1748453956.677428
[05/28 13:39:16    291s] Start to check current routing status for nets...
[05/28 13:39:16    291s] All nets are already routed correctly.
[05/28 13:39:16    291s] End to check current routing status for nets (mem=3624.3M)
[05/28 13:39:16    291s] Extraction called for design 'TOP' of instances=1127 and nets=1150 using extraction engine 'preRoute' .
[05/28 13:39:16    291s] PreRoute RC Extraction called for design TOP.
[05/28 13:39:16    291s] RC Extraction called in multi-corner(2) mode.
[05/28 13:39:16    291s] RCMode: PreRoute
[05/28 13:39:16    291s]       RC Corner Indexes            0       1   
[05/28 13:39:16    291s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 13:39:16    291s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 13:39:16    291s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 13:39:16    291s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 13:39:16    291s] Shrink Factor                : 1.00000
[05/28 13:39:16    291s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 13:39:16    291s] Using Quantus QRC technology file ...
[05/28 13:39:16    291s] eee: RC Grid memory allocated = 10692 (9 X 9 X 11 X 12b)
[05/28 13:39:16    291s] Updating RC Grid density data for preRoute extraction ...
[05/28 13:39:16    291s] eee: pegSigSF=1.070000
[05/28 13:39:16    291s] Initializing multi-corner resistance tables ...
[05/28 13:39:16    291s] eee: Grid unit RC data computation started
[05/28 13:39:16    291s] eee: Grid unit RC data computation completed
[05/28 13:39:16    291s] eee: l=1 avDens=0.004799 usedTrk=14.297407 availTrk=2979.310345 sigTrk=14.297407
[05/28 13:39:16    291s] eee: l=2 avDens=0.062530 usedTrk=223.699446 availTrk=3577.500000 sigTrk=223.699446
[05/28 13:39:16    291s] eee: l=3 avDens=0.126774 usedTrk=304.257225 availTrk=2400.000000 sigTrk=304.257225
[05/28 13:39:16    291s] eee: l=4 avDens=0.127793 usedTrk=299.036111 availTrk=2340.000000 sigTrk=299.036111
[05/28 13:39:16    291s] eee: l=5 avDens=0.075558 usedTrk=158.671668 availTrk=2100.000000 sigTrk=158.671668
[05/28 13:39:16    291s] eee: l=6 avDens=0.004015 usedTrk=2.168148 availTrk=540.000000 sigTrk=2.168148
[05/28 13:39:16    291s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:39:16    291s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:39:16    291s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:39:16    291s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:39:16    291s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:39:16    291s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:39:16    291s] eee: LAM-FP: thresh=1 ; dimX=522.000000 ; dimY=512.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 13:39:16    291s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.252302 uaWl=1.000000 uaWlH=0.467200 aWlH=0.000000 lMod=0 pMax=0.878200 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 13:39:16    291s] eee: NetCapCache creation started. (Current Mem: 3624.316M) 
[05/28 13:39:16    291s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3624.316M) 
[05/28 13:39:16    291s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(41.760000, 40.960000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (8 X 8)
[05/28 13:39:16    291s] eee: Metal Layers Info:
[05/28 13:39:16    291s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:39:16    291s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 13:39:16    291s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:39:16    291s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 13:39:16    291s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 13:39:16    291s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 13:39:16    291s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 13:39:16    291s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 13:39:16    291s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 13:39:16    291s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 13:39:16    291s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 13:39:16    291s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 13:39:16    291s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 13:39:16    291s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 13:39:16    291s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:39:16    291s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 13:39:16    291s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3624.316M)
[05/28 13:39:16    291s] **optDesign ... cpu = 0:00:37, real = 0:00:59, mem = 3660.8M, totSessionCpu=0:04:53 **
[05/28 13:39:16    291s] Starting delay calculation for Setup views
[05/28 13:39:17    292s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 13:39:17    292s] #################################################################################
[05/28 13:39:17    292s] # Design Stage: PreRoute
[05/28 13:39:17    292s] # Design Name: TOP
[05/28 13:39:17    292s] # Design Mode: 22nm
[05/28 13:39:17    292s] # Analysis Mode: MMMC Non-OCV 
[05/28 13:39:17    292s] # Parasitics Mode: No SPEF/RCDB 
[05/28 13:39:17    292s] # Signoff Settings: SI Off 
[05/28 13:39:17    292s] #################################################################################
[05/28 13:39:17    292s] Calculate delays in BcWc mode...
[05/28 13:39:17    292s] Topological Sorting (REAL = 0:00:00.0, MEM = 3634.9M, InitMEM = 3634.9M)
[05/28 13:39:17    292s] Start delay calculation (fullDC) (1 T). (MEM=3701.55)
[05/28 13:39:17    292s] End AAE Lib Interpolated Model. (MEM=3634.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:39:18    292s] Total number of fetched objects 1148
[05/28 13:39:18    292s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:39:18    292s] End delay calculation. (MEM=3705.21 CPU=0:00:00.3 REAL=0:00:01.0)
[05/28 13:39:18    292s] End delay calculation (fullDC). (MEM=3705.21 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 13:39:18    292s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3663.1M) ***
[05/28 13:39:18    293s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:04:54 mem=3663.1M)
[05/28 13:39:18    293s] Begin: Collecting metrics
[05/28 13:39:18    293s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 13:39:18    293s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 13:39:18      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.1M
[05/28 13:39:18      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3693.1M, current mem=3326.5M)
[05/28 13:39:18      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3693.1M, current mem=3326.8M)
[05/28 13:39:18      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.4 (1.0), mem = 0.1M
[05/28 13:39:18      0s] 
[05/28 13:39:18      0s] =============================================================================================
[05/28 13:39:18      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[05/28 13:39:18      0s]                                                                                 23.10-p003_1
[05/28 13:39:18      0s] =============================================================================================
[05/28 13:39:18      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:39:18      0s] ---------------------------------------------------------------------------------------------
[05/28 13:39:18      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.3    1.0
[05/28 13:39:18      0s] ---------------------------------------------------------------------------------------------
[05/28 13:39:18      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.3    1.0
[05/28 13:39:18      0s] ---------------------------------------------------------------------------------------------
[05/28 13:39:18      0s] 

[05/28 13:39:18    293s]  
_______________________________________________________________________
[05/28 13:39:19    293s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.720 |           |        0 |       46.47 |            |              | 0:00:02  |        3617 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        3634 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        3634 |      |     |
| drv_fixing_2            |     0.000 |   49.185 |         0 |        0 |       46.59 |            |              | 0:00:04  |        3655 |    0 |   0 |
| global_opt              |           |   49.185 |           |        0 |       46.59 |            |              | 0:00:05  |        3652 |      |     |
| area_reclaiming         |     0.000 |   49.185 |         0 |        0 |       46.58 |            |              | 0:00:04  |        3655 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:10  |        3657 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 13:39:19    293s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3709.6M, current mem=3694.2M)

[05/28 13:39:19    293s] End: Collecting metrics
[05/28 13:39:19    293s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:09.9 (0.9), totSession cpu/real = 0:04:54.5/0:11:25.9 (0.4), mem = 3611.1M
[05/28 13:39:19    293s] 
[05/28 13:39:19    293s] =============================================================================================
[05/28 13:39:19    293s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.10-p003_1
[05/28 13:39:19    293s] =============================================================================================
[05/28 13:39:19    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:39:19    293s] ---------------------------------------------------------------------------------------------
[05/28 13:39:19    293s] [ MetricReport           ]      1   0:00:00.9  (   8.8 % )     0:00:00.9 /  0:00:00.4    0.4
[05/28 13:39:19    293s] [ RefinePlace            ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 13:39:19    293s] [ DetailPlaceInit        ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:39:19    293s] [ ExtractRC              ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:39:19    293s] [ UpdateTimingGraph      ]      1   0:00:00.8  (   7.9 % )     0:00:01.5 /  0:00:01.4    0.9
[05/28 13:39:19    293s] [ FullDelayCalc          ]      1   0:00:00.7  (   7.4 % )     0:00:00.7 /  0:00:00.6    0.8
[05/28 13:39:19    293s] [ TimingUpdate           ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:39:19    293s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:19    293s] [ MISC                   ]          0:00:07.0  (  70.2 % )     0:00:07.0 /  0:00:06.8    1.0
[05/28 13:39:19    293s] ---------------------------------------------------------------------------------------------
[05/28 13:39:19    293s]  IncrReplace #1 TOTAL               0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:09.1    0.9
[05/28 13:39:19    293s] ---------------------------------------------------------------------------------------------
[05/28 13:39:19    293s] 
[05/28 13:39:19    293s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/28 13:39:19    293s] *** Timing Is met
[05/28 13:39:19    293s] *** Check timing (0:00:00.0)
[05/28 13:39:19    293s] *** Timing Is met
[05/28 13:39:19    293s] *** Check timing (0:00:00.0)
[05/28 13:39:19    293s] *** Timing Is met
[05/28 13:39:19    293s] *** Check timing (0:00:00.0)
[05/28 13:39:19    293s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/28 13:39:19    293s] Info: 1 ideal net excluded from IPO operation.
[05/28 13:39:19    293s] Info: 1 clock net  excluded from IPO operation.
[05/28 13:39:19    293s] ### Creating LA Mngr. totSessionCpu=0:04:55 mem=3627.1M
[05/28 13:39:19    293s] ### Creating LA Mngr, finished. totSessionCpu=0:04:55 mem=3627.1M
[05/28 13:39:19    293s] Cell TOP LLGs are deleted
[05/28 13:39:19    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:19    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:19    293s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3685.2M, EPOCH TIME: 1748453959.433002
[05/28 13:39:19    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:19    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:19    293s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3685.2M, EPOCH TIME: 1748453959.433618
[05/28 13:39:19    293s] Max number of tech site patterns supported in site array is 256.
[05/28 13:39:19    293s] Core basic site is GF22_DST
[05/28 13:39:19    293s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:39:19    293s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:39:19    293s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:39:19    293s] SiteArray: use 159,744 bytes
[05/28 13:39:19    293s] SiteArray: current memory after site array memory allocation 3685.2M
[05/28 13:39:19    293s] SiteArray: FP blocked sites are writable
[05/28 13:39:19    293s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3685.2M, EPOCH TIME: 1748453959.607197
[05/28 13:39:19    293s] Process 186 wires and vias for routing blockage analysis
[05/28 13:39:19    293s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3685.2M, EPOCH TIME: 1748453959.607379
[05/28 13:39:19    293s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:39:19    293s] Atter site array init, number of instance map data is 0.
[05/28 13:39:19    293s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.170, REAL:0.174, MEM:3685.2M, EPOCH TIME: 1748453959.608101
[05/28 13:39:19    293s] 
[05/28 13:39:19    293s] 
[05/28 13:39:19    293s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:19    293s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.176, MEM:3685.2M, EPOCH TIME: 1748453959.609079
[05/28 13:39:19    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:19    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:19    293s] [oiPhyDebug] optDemand 516153600.00, spDemand 516153600.00.
[05/28 13:39:19    293s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1127
[05/28 13:39:19    293s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 13:39:19    293s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:55 mem=3685.2M
[05/28 13:39:19    293s] OPERPROF: Starting DPlace-Init at level 1, MEM:3685.2M, EPOCH TIME: 1748453959.614261
[05/28 13:39:19    293s] Processing tracks to init pin-track alignment.
[05/28 13:39:19    293s] z: 1, totalTracks: 1
[05/28 13:39:19    293s] z: 3, totalTracks: 1
[05/28 13:39:19    293s] z: 5, totalTracks: 1
[05/28 13:39:19    293s] z: 7, totalTracks: 1
[05/28 13:39:19    293s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 13:39:19    293s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:39:19    293s] Initializing Route Infrastructure for color support ...
[05/28 13:39:19    293s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3685.2M, EPOCH TIME: 1748453959.614612
[05/28 13:39:19    293s] ### Add 31 auto generated vias to default rule
[05/28 13:39:19    293s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:3685.2M, EPOCH TIME: 1748453959.618337
[05/28 13:39:19    293s] Route Infrastructure Initialized for color support successfully.
[05/28 13:39:19    293s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:39:19    293s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3685.2M, EPOCH TIME: 1748453959.625962
[05/28 13:39:19    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:19    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:19    294s] 
[05/28 13:39:19    294s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:39:19    294s] 
[05/28 13:39:19    294s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:19    294s] OPERPROF:     Starting CMU at level 3, MEM:3685.2M, EPOCH TIME: 1748453959.793120
[05/28 13:39:19    294s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3685.2M, EPOCH TIME: 1748453959.793674
[05/28 13:39:19    294s] 
[05/28 13:39:19    294s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:39:19    294s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.168, MEM:3685.2M, EPOCH TIME: 1748453959.793923
[05/28 13:39:19    294s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3685.2M, EPOCH TIME: 1748453959.793990
[05/28 13:39:19    294s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3685.2M, EPOCH TIME: 1748453959.794211
[05/28 13:39:19    294s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3685.2MB).
[05/28 13:39:19    294s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:3685.2M, EPOCH TIME: 1748453959.794705
[05/28 13:39:19    294s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 13:39:19    294s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1127
[05/28 13:39:19    294s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:55 mem=3685.2M
[05/28 13:39:19    294s] Begin: Area Reclaim Optimization
[05/28 13:39:19    294s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:55.1/0:11:26.5 (0.4), mem = 3685.2M
[05/28 13:39:19    294s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.74622.6
[05/28 13:39:20    294s] 
[05/28 13:39:20    294s] Active Setup views: view_slow_mission 
[05/28 13:39:20    294s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1127
[05/28 13:39:20    294s] ### Creating RouteCongInterface, started
[05/28 13:39:20    294s] 
[05/28 13:39:20    294s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/28 13:39:20    294s] 
[05/28 13:39:20    294s] #optDebug: {0, 1.000}
[05/28 13:39:20    294s] ### Creating RouteCongInterface, finished
[05/28 13:39:20    294s] {MG  {8 0 1.7 0.286447} }
[05/28 13:39:20    294s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3685.2M, EPOCH TIME: 1748453960.071434
[05/28 13:39:20    294s] Found 0 hard placement blockage before merging.
[05/28 13:39:20    294s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3685.2M, EPOCH TIME: 1748453960.071642
[05/28 13:39:20    294s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.58
[05/28 13:39:20    294s] +---------+---------+--------+--------+------------+--------+
[05/28 13:39:20    294s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 13:39:20    294s] +---------+---------+--------+--------+------------+--------+
[05/28 13:39:20    294s] |   46.58%|        -|   0.000|   0.000|   0:00:00.0| 3701.2M|
[05/28 13:39:20    294s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 13:39:20    294s] |   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3701.2M|
[05/28 13:39:20    294s] |   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3701.2M|
[05/28 13:39:20    294s] |   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3701.2M|
[05/28 13:39:20    294s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/28 13:39:20    294s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[05/28 13:39:20    294s] |   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3701.2M|
[05/28 13:39:20    294s] +---------+---------+--------+--------+------------+--------+
[05/28 13:39:20    294s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 46.58
[05/28 13:39:20    294s] 
[05/28 13:39:20    294s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/28 13:39:20    294s] --------------------------------------------------------------
[05/28 13:39:20    294s] |                                   | Total     | Sequential |
[05/28 13:39:20    294s] --------------------------------------------------------------
[05/28 13:39:20    294s] | Num insts resized                 |       0  |       0    |
[05/28 13:39:20    294s] | Num insts undone                  |       0  |       0    |
[05/28 13:39:20    294s] | Num insts Downsized               |       0  |       0    |
[05/28 13:39:20    294s] | Num insts Samesized               |       0  |       0    |
[05/28 13:39:20    294s] | Num insts Upsized                 |       0  |       0    |
[05/28 13:39:20    294s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 13:39:20    294s] --------------------------------------------------------------
[05/28 13:39:20    294s] Bottom Preferred Layer:
[05/28 13:39:20    294s]     None
[05/28 13:39:20    294s] Via Pillar Rule:
[05/28 13:39:20    294s]     None
[05/28 13:39:20    294s] Finished writing unified metrics of routing constraints.
[05/28 13:39:20    294s] 
[05/28 13:39:20    294s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/28 13:39:20    294s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[05/28 13:39:20    294s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3701.2M, EPOCH TIME: 1748453960.351990
[05/28 13:39:20    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1127).
[05/28 13:39:20    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:20    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:20    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:20    294s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3701.2M, EPOCH TIME: 1748453960.360874
[05/28 13:39:20    294s] *** Finished re-routing un-routed nets (3701.2M) ***
[05/28 13:39:20    294s] OPERPROF: Starting DPlace-Init at level 1, MEM:3701.2M, EPOCH TIME: 1748453960.367774
[05/28 13:39:20    294s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3701.2M, EPOCH TIME: 1748453960.368089
[05/28 13:39:20    294s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.005, MEM:3701.2M, EPOCH TIME: 1748453960.372626
[05/28 13:39:20    294s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3701.2M, EPOCH TIME: 1748453960.380447
[05/28 13:39:20    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:20    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:20    294s] 
[05/28 13:39:20    294s] 
[05/28 13:39:20    294s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:20    294s] OPERPROF:     Starting CMU at level 3, MEM:3701.2M, EPOCH TIME: 1748453960.554193
[05/28 13:39:20    294s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3701.2M, EPOCH TIME: 1748453960.554716
[05/28 13:39:20    294s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.175, MEM:3701.2M, EPOCH TIME: 1748453960.554962
[05/28 13:39:20    294s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3701.2M, EPOCH TIME: 1748453960.555030
[05/28 13:39:20    294s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3701.2M, EPOCH TIME: 1748453960.555235
[05/28 13:39:20    294s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3701.2M, EPOCH TIME: 1748453960.555592
[05/28 13:39:20    294s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.010, REAL:0.000, MEM:3701.2M, EPOCH TIME: 1748453960.555719
[05/28 13:39:20    294s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.188, MEM:3701.2M, EPOCH TIME: 1748453960.555886
[05/28 13:39:20    294s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 13:39:20    294s] 
[05/28 13:39:20    294s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3701.2M) ***
[05/28 13:39:20    294s] Deleting 0 temporary hard placement blockage(s).
[05/28 13:39:20    294s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 1127
[05/28 13:39:20    294s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.74622.6
[05/28 13:39:20    294s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:55.9/0:11:27.3 (0.4), mem = 3701.2M
[05/28 13:39:20    294s] 
[05/28 13:39:20    294s] =============================================================================================
[05/28 13:39:20    294s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.10-p003_1
[05/28 13:39:20    294s] =============================================================================================
[05/28 13:39:20    294s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:39:20    294s] ---------------------------------------------------------------------------------------------
[05/28 13:39:20    294s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:20    294s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:20    294s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/28 13:39:20    294s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:20    294s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:20    294s] [ OptimizationStep       ]      1   0:00:00.0  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:39:20    294s] [ OptSingleIteration     ]      4   0:00:00.1  (   9.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:39:20    294s] [ OptGetWeight           ]    220   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    2.9
[05/28 13:39:20    294s] [ OptEval                ]    220   0:00:00.1  (  15.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:39:20    294s] [ OptCommit              ]    220   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:20    294s] [ PostCommitDelayUpdate  ]    220   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 13:39:20    294s] [ RefinePlace            ]      1   0:00:00.2  (  28.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:39:20    294s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:20    294s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:20    294s] [ MISC                   ]          0:00:00.3  (  34.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:39:20    294s] ---------------------------------------------------------------------------------------------
[05/28 13:39:20    294s]  AreaOpt #2 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 13:39:20    294s] ---------------------------------------------------------------------------------------------
[05/28 13:39:20    294s] 
[05/28 13:39:20    294s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1127
[05/28 13:39:20    294s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3693.2M, EPOCH TIME: 1748453960.567429
[05/28 13:39:20    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:20    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:20    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:20    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:20    294s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:3635.2M, EPOCH TIME: 1748453960.574983
[05/28 13:39:20    294s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3635.25M, totSessionCpu=0:04:56).
[05/28 13:39:20    294s] Begin: Collecting metrics
[05/28 13:39:20    295s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.720 |           |        0 |       46.47 |            |              | 0:00:02  |        3617 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        3634 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        3634 |      |     |
| drv_fixing_2            |     0.000 |   49.185 |         0 |        0 |       46.59 |            |              | 0:00:04  |        3655 |    0 |   0 |
| global_opt              |           |   49.185 |           |        0 |       46.59 |            |              | 0:00:05  |        3652 |      |     |
| area_reclaiming         |     0.000 |   49.185 |         0 |        0 |       46.58 |            |              | 0:00:04  |        3655 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:10  |        3657 |      |     |
| area_reclaiming_2       |    49.720 |   49.183 |         0 |        0 |       46.58 |            |              | 0:00:01  |        3635 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 13:39:20    295s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3694.2M, current mem=3692.6M)

[05/28 13:39:20    295s] End: Collecting metrics
[05/28 13:39:20    295s] **INFO: Flow update: Design timing is met.
[05/28 13:39:20    295s] Begin: GigaOpt postEco DRV Optimization
[05/28 13:39:20    295s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[05/28 13:39:20    295s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:56.2/0:11:27.6 (0.4), mem = 3635.2M
[05/28 13:39:20    295s] Info: 1 ideal net excluded from IPO operation.
[05/28 13:39:20    295s] Info: 1 clock net  excluded from IPO operation.
[05/28 13:39:20    295s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.74622.7
[05/28 13:39:21    295s] 
[05/28 13:39:21    295s] Active Setup views: view_slow_mission 
[05/28 13:39:21    295s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3635.2M, EPOCH TIME: 1748453961.133113
[05/28 13:39:21    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:21    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:21    295s] 
[05/28 13:39:21    295s] 
[05/28 13:39:21    295s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:21    295s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.171, MEM:3635.2M, EPOCH TIME: 1748453961.303989
[05/28 13:39:21    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:21    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:21    295s] [oiPhyDebug] optDemand 516153600.00, spDemand 516153600.00.
[05/28 13:39:21    295s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1127
[05/28 13:39:21    295s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 13:39:21    295s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:57 mem=3635.2M
[05/28 13:39:21    295s] OPERPROF: Starting DPlace-Init at level 1, MEM:3635.2M, EPOCH TIME: 1748453961.308674
[05/28 13:39:21    295s] Processing tracks to init pin-track alignment.
[05/28 13:39:21    295s] z: 1, totalTracks: 1
[05/28 13:39:21    295s] z: 3, totalTracks: 1
[05/28 13:39:21    295s] z: 5, totalTracks: 1
[05/28 13:39:21    295s] z: 7, totalTracks: 1
[05/28 13:39:21    295s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/28 13:39:21    295s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:39:21    295s] Initializing Route Infrastructure for color support ...
[05/28 13:39:21    295s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3635.2M, EPOCH TIME: 1748453961.308993
[05/28 13:39:21    295s] ### Add 31 auto generated vias to default rule
[05/28 13:39:21    295s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:3635.2M, EPOCH TIME: 1748453961.312639
[05/28 13:39:21    295s] Route Infrastructure Initialized for color support successfully.
[05/28 13:39:21    295s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:39:21    295s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3635.2M, EPOCH TIME: 1748453961.319958
[05/28 13:39:21    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:21    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:21    295s] 
[05/28 13:39:21    295s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:39:21    295s] 
[05/28 13:39:21    295s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:21    295s] OPERPROF:     Starting CMU at level 3, MEM:3635.2M, EPOCH TIME: 1748453961.487959
[05/28 13:39:21    295s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3635.2M, EPOCH TIME: 1748453961.488456
[05/28 13:39:21    295s] 
[05/28 13:39:21    295s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:39:21    295s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.160, REAL:0.169, MEM:3635.2M, EPOCH TIME: 1748453961.488729
[05/28 13:39:21    295s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3635.2M, EPOCH TIME: 1748453961.488803
[05/28 13:39:21    295s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3635.2M, EPOCH TIME: 1748453961.489062
[05/28 13:39:21    295s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3635.2MB).
[05/28 13:39:21    295s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.181, MEM:3635.2M, EPOCH TIME: 1748453961.489537
[05/28 13:39:21    295s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/28 13:39:21    295s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1127
[05/28 13:39:21    295s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:57 mem=3635.2M
[05/28 13:39:21    295s] ### Creating RouteCongInterface, started
[05/28 13:39:21    295s] 
[05/28 13:39:21    295s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/28 13:39:21    295s] 
[05/28 13:39:21    295s] #optDebug: {0, 1.000}
[05/28 13:39:21    295s] ### Creating RouteCongInterface, finished
[05/28 13:39:21    295s] {MG  {8 0 1.7 0.286447} }
[05/28 13:39:21    295s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:39:21    296s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:39:21    296s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:39:21    296s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:39:21    296s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:39:21    296s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:39:21    296s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:39:22    296s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:39:22    296s] AoF 551.2950um
[05/28 13:39:22    296s] [GPS-DRV] Optimizer inputs ============================= 
[05/28 13:39:22    296s] [GPS-DRV] drvFixingStage: Small Scale
[05/28 13:39:22    296s] [GPS-DRV] costLowerBound: 0.1
[05/28 13:39:22    296s] [GPS-DRV] setupTNSCost  : 1
[05/28 13:39:22    296s] [GPS-DRV] maxIter       : 3
[05/28 13:39:22    296s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/28 13:39:22    296s] [GPS-DRV] Optimizer parameters ============================= 
[05/28 13:39:22    296s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/28 13:39:22    296s] [GPS-DRV] maxDensity (design): 0.95
[05/28 13:39:22    296s] [GPS-DRV] maxLocalDensity: 0.98
[05/28 13:39:22    296s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/28 13:39:22    296s] [GPS-DRV] Dflt RT Characteristic Length 338.729um AoF 551.295um x 1
[05/28 13:39:22    296s] [GPS-DRV] isCPECostingOn: false
[05/28 13:39:22    296s] [GPS-DRV] All active and enabled setup views
[05/28 13:39:22    296s] [GPS-DRV]     view_slow_mission
[05/28 13:39:22    296s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/28 13:39:22    296s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/28 13:39:22    296s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/28 13:39:22    296s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[05/28 13:39:22    296s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/28 13:39:22    296s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3693.4M, EPOCH TIME: 1748453962.126704
[05/28 13:39:22    296s] Found 0 hard placement blockage before merging.
[05/28 13:39:22    296s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3693.4M, EPOCH TIME: 1748453962.126869
[05/28 13:39:22    296s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[05/28 13:39:22    296s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/28 13:39:22    296s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:39:22    296s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 13:39:22    296s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:39:22    296s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 13:39:22    296s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:39:22    296s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 13:39:22    296s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.18|     0.00|       0|       0|       0| 46.58%|          |         |
[05/28 13:39:22    296s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 13:39:22    296s] |     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.18|     0.00|       0|       0|       0| 46.58%| 0:00:00.0|  3693.4M|
[05/28 13:39:22    296s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:39:22    296s] Bottom Preferred Layer:
[05/28 13:39:22    296s]     None
[05/28 13:39:22    296s] Via Pillar Rule:
[05/28 13:39:22    296s]     None
[05/28 13:39:22    296s] Finished writing unified metrics of routing constraints.
[05/28 13:39:22    296s] 
[05/28 13:39:22    296s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3693.4M) ***
[05/28 13:39:22    296s] 
[05/28 13:39:22    296s] Deleting 0 temporary hard placement blockage(s).
[05/28 13:39:22    296s] Total-nets :: 1148, Stn-nets :: 0, ratio :: 0 %, Total-len 5279.43, Stn-len 0
[05/28 13:39:22    296s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1127
[05/28 13:39:22    296s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3693.4M, EPOCH TIME: 1748453962.163842
[05/28 13:39:22    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1127).
[05/28 13:39:22    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:22    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:22    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:22    296s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3635.4M, EPOCH TIME: 1748453962.172168
[05/28 13:39:22    296s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.74622.7
[05/28 13:39:22    296s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.1), totSession cpu/real = 0:04:57.5/0:11:28.9 (0.4), mem = 3635.4M
[05/28 13:39:22    296s] 
[05/28 13:39:22    296s] =============================================================================================
[05/28 13:39:22    296s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.10-p003_1
[05/28 13:39:22    296s] =============================================================================================
[05/28 13:39:22    296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:39:22    296s] ---------------------------------------------------------------------------------------------
[05/28 13:39:22    296s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:22    296s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:22    296s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:39:22    296s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 13:39:22    296s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:22    296s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:22    296s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[05/28 13:39:22    296s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:22    296s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:22    296s] [ DetailPlaceInit        ]      1   0:00:00.2  (  14.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:39:22    296s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:39:22    296s] [ MISC                   ]          0:00:01.0  (  82.0 % )     0:00:01.0 /  0:00:01.1    1.1
[05/28 13:39:22    296s] ---------------------------------------------------------------------------------------------
[05/28 13:39:22    296s]  DrvOpt #3 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.1
[05/28 13:39:22    296s] ---------------------------------------------------------------------------------------------
[05/28 13:39:22    296s] 
[05/28 13:39:22    296s] Begin: Collecting metrics
[05/28 13:39:22    296s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.720 |           |        0 |       46.47 |            |              | 0:00:02  |        3617 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        3634 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        3634 |      |     |
| drv_fixing_2            |     0.000 |   49.185 |         0 |        0 |       46.59 |            |              | 0:00:04  |        3655 |    0 |   0 |
| global_opt              |           |   49.185 |           |        0 |       46.59 |            |              | 0:00:05  |        3652 |      |     |
| area_reclaiming         |     0.000 |   49.185 |         0 |        0 |       46.58 |            |              | 0:00:04  |        3655 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:10  |        3657 |      |     |
| area_reclaiming_2       |    49.720 |   49.183 |         0 |        0 |       46.58 |            |              | 0:00:01  |        3635 |      |     |
| drv_eco_fixing          |    49.720 |   49.183 |         0 |        0 |       46.58 |            |              | 0:00:02  |        3635 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 13:39:22    296s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3692.7M, current mem=3691.3M)

[05/28 13:39:22    296s] End: Collecting metrics
[05/28 13:39:22    296s] End: GigaOpt postEco DRV Optimization
[05/28 13:39:22    296s] **INFO: Flow update: Design timing is met.
[05/28 13:39:22    296s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[05/28 13:39:22    296s] **INFO: Flow update: Design timing is met.
[05/28 13:39:22    296s] **INFO: Flow update: Design timing is met.
[05/28 13:39:22    296s] Register exp ratio and priority group on 0 nets on 1148 nets : 
[05/28 13:39:22    296s] 
[05/28 13:39:22    296s] Active setup views:
[05/28 13:39:22    296s]  view_slow_mission
[05/28 13:39:22    296s]   Dominating endpoints: 0
[05/28 13:39:22    296s]   Dominating TNS: -0.000
[05/28 13:39:22    296s] 
[05/28 13:39:22    297s] Extraction called for design 'TOP' of instances=1127 and nets=1150 using extraction engine 'preRoute' .
[05/28 13:39:22    297s] PreRoute RC Extraction called for design TOP.
[05/28 13:39:22    297s] RC Extraction called in multi-corner(2) mode.
[05/28 13:39:22    297s] RCMode: PreRoute
[05/28 13:39:22    297s]       RC Corner Indexes            0       1   
[05/28 13:39:22    297s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 13:39:22    297s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 13:39:22    297s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 13:39:22    297s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 13:39:22    297s] Shrink Factor                : 1.00000
[05/28 13:39:22    297s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 13:39:22    297s] Using Quantus QRC technology file ...
[05/28 13:39:22    297s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[05/28 13:39:22    297s] Grid density data update skipped
[05/28 13:39:22    297s] eee: pegSigSF=1.070000
[05/28 13:39:22    297s] Initializing multi-corner resistance tables ...
[05/28 13:39:22    297s] eee: Grid unit RC data computation started
[05/28 13:39:22    297s] eee: Grid unit RC data computation completed
[05/28 13:39:22    297s] eee: l=1 avDens=0.004799 usedTrk=14.297407 availTrk=2979.310345 sigTrk=14.297407
[05/28 13:39:22    297s] eee: l=2 avDens=0.062530 usedTrk=223.699446 availTrk=3577.500000 sigTrk=223.699446
[05/28 13:39:22    297s] eee: l=3 avDens=0.126774 usedTrk=304.257225 availTrk=2400.000000 sigTrk=304.257225
[05/28 13:39:22    297s] eee: l=4 avDens=0.127793 usedTrk=299.036111 availTrk=2340.000000 sigTrk=299.036111
[05/28 13:39:22    297s] eee: l=5 avDens=0.075558 usedTrk=158.671668 availTrk=2100.000000 sigTrk=158.671668
[05/28 13:39:22    297s] eee: l=6 avDens=0.004015 usedTrk=2.168148 availTrk=540.000000 sigTrk=2.168148
[05/28 13:39:22    297s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:39:22    297s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:39:22    297s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:39:22    297s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:39:22    297s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 13:39:22    297s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:39:22    297s] eee: LAM-FP: thresh=1 ; dimX=522.000000 ; dimY=512.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 13:39:22    297s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.252302 uaWl=0.000000 uaWlH=0.467200 aWlH=0.000000 lMod=0 pMax=0.878200 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 13:39:22    297s] eee: NetCapCache creation started. (Current Mem: 3620.043M) 
[05/28 13:39:22    297s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3620.043M) 
[05/28 13:39:22    297s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(41.760000, 40.960000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (8 X 8)
[05/28 13:39:22    297s] eee: Metal Layers Info:
[05/28 13:39:22    297s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:39:22    297s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 13:39:22    297s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:39:22    297s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 13:39:22    297s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 13:39:22    297s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 13:39:22    297s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 13:39:22    297s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 13:39:22    297s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 13:39:22    297s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 13:39:22    297s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 13:39:22    297s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 13:39:22    297s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 13:39:22    297s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 13:39:22    297s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 13:39:22    297s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 13:39:22    297s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3620.043M)
[05/28 13:39:22    297s] Skewing Data Summary (End_of_FINAL)
[05/28 13:39:22    297s] 
[05/28 13:39:22    297s] Skew summary for view view_slow_mission:
[05/28 13:39:22    297s] * Accumulated skew : count = 0
[05/28 13:39:22    297s] *     Internal use : count = 0
[05/28 13:39:22    297s] 
[05/28 13:39:22    297s] Starting delay calculation for Setup views
[05/28 13:39:23    297s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/28 13:39:23    297s] #################################################################################
[05/28 13:39:23    297s] # Design Stage: PreRoute
[05/28 13:39:23    297s] # Design Name: TOP
[05/28 13:39:23    297s] # Design Mode: 22nm
[05/28 13:39:23    297s] # Analysis Mode: MMMC Non-OCV 
[05/28 13:39:23    297s] # Parasitics Mode: No SPEF/RCDB 
[05/28 13:39:23    297s] # Signoff Settings: SI Off 
[05/28 13:39:23    297s] #################################################################################
[05/28 13:39:23    297s] Calculate delays in BcWc mode...
[05/28 13:39:23    297s] Topological Sorting (REAL = 0:00:00.0, MEM = 3640.6M, InitMEM = 3640.6M)
[05/28 13:39:23    297s] Start delay calculation (fullDC) (1 T). (MEM=3696.71)
[05/28 13:39:23    297s] End AAE Lib Interpolated Model. (MEM=3640.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:39:23    298s] Total number of fetched objects 1148
[05/28 13:39:23    298s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:39:23    298s] End delay calculation. (MEM=3701.99 CPU=0:00:00.3 REAL=0:00:00.0)
[05/28 13:39:23    298s] End delay calculation (fullDC). (MEM=3701.99 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 13:39:23    298s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3666.3M) ***
[05/28 13:39:24    298s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:04:59 mem=3666.3M)
[05/28 13:39:24    298s] OPTC: user 20.0
[05/28 13:39:24    298s] Reported timing to dir ./timingReports
[05/28 13:39:24    298s] **optDesign ... cpu = 0:00:43, real = 0:01:07, mem = 3690.8M, totSessionCpu=0:04:59 **
[05/28 13:39:24    298s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3605.3M, EPOCH TIME: 1748453964.178966
[05/28 13:39:24    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:24    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:24    298s] 
[05/28 13:39:24    298s] 
[05/28 13:39:24    298s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:39:24    298s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.160, REAL:0.167, MEM:3605.3M, EPOCH TIME: 1748453964.346389
[05/28 13:39:24    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:24    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:39:27    298s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.183  | 49.720  | 49.183  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -71     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.580%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/28 13:39:27    298s] Begin: Collecting metrics
[05/28 13:39:27    298s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 13:39:27    298s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 13:39:27      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.5M
[05/28 13:39:27      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3691.3M, current mem=3322.7M)
[05/28 13:39:27      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3328.1M, current mem=3323.4M)
[05/28 13:39:27      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), mem = 0.5M
[05/28 13:39:27      0s] 
[05/28 13:39:27      0s] =============================================================================================
[05/28 13:39:27      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.10-p003_1
[05/28 13:39:27      0s] =============================================================================================
[05/28 13:39:27      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:39:27      0s] ---------------------------------------------------------------------------------------------
[05/28 13:39:27      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 13:39:27      0s] ---------------------------------------------------------------------------------------------
[05/28 13:39:27      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 13:39:27      0s] ---------------------------------------------------------------------------------------------
[05/28 13:39:27      0s] 

[05/28 13:39:27    298s]  
_______________________________________________________________________
[05/28 13:39:28    299s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 13:39:28    299s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[05/28 13:39:28    299s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[05/28 13:39:28    299s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[05/28 13:39:28    299s] | initial_summary         |           |   49.720 |           |        0 |       46.47 |            |              | 0:00:02  |        3617 |    0 |   2 |
[05/28 13:39:28    299s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        3634 |      |     |
[05/28 13:39:28    299s] | drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        3634 |      |     |
[05/28 13:39:28    299s] | drv_fixing_2            |     0.000 |   49.185 |         0 |        0 |       46.59 |            |              | 0:00:04  |        3655 |    0 |   0 |
[05/28 13:39:28    299s] | global_opt              |           |   49.185 |           |        0 |       46.59 |            |              | 0:00:05  |        3652 |      |     |
[05/28 13:39:28    299s] | area_reclaiming         |     0.000 |   49.185 |         0 |        0 |       46.58 |            |              | 0:00:04  |        3655 |      |     |
[05/28 13:39:28    299s] | incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:10  |        3657 |      |     |
[05/28 13:39:28    299s] | area_reclaiming_2       |    49.720 |   49.183 |         0 |        0 |       46.58 |            |              | 0:00:01  |        3635 |      |     |
[05/28 13:39:28    299s] | drv_eco_fixing          |    49.720 |   49.183 |         0 |        0 |       46.58 |            |              | 0:00:02  |        3635 |    0 |   0 |
[05/28 13:39:28    299s] | final_summary           |    49.720 |   49.183 |           |        0 |       46.58 |            |              | 0:00:03  |        3621 |    0 |   0 |
[05/28 13:39:28    299s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/28 13:39:28    299s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3692.4M, current mem=3692.4M)

[05/28 13:39:28    299s] End: Collecting metrics
[05/28 13:39:28    299s] **optDesign ... cpu = 0:00:44, real = 0:01:11, mem = 3692.4M, totSessionCpu=0:05:00 **
[05/28 13:39:28    299s] 
[05/28 13:39:28    299s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:39:28    299s] Deleting Lib Analyzer.
[05/28 13:39:28    299s] 
[05/28 13:39:28    299s] TimeStamp Deleting Cell Server End ...
[05/28 13:39:28    299s] *** Finished optDesign ***
[05/28 13:39:28    299s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 13:39:28    299s] UM:*                                                                   final
[05/28 13:39:28    299s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 13:39:28    299s] UM:*                                                                   opt_design_prects
[05/28 13:39:28    299s] 
[05/28 13:39:28    299s] Creating Lib Analyzer ...
[05/28 13:39:28    299s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:39:28    299s] 
[05/28 13:39:28    299s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:39:28    299s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:39:28    299s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:39:28    299s] Summary for sequential cells identification: 
[05/28 13:39:28    299s]   Identified SBFF number: 299
[05/28 13:39:28    299s]   Identified MBFF number: 75
[05/28 13:39:28    299s]   Identified SB Latch number: 22
[05/28 13:39:28    299s]   Identified MB Latch number: 0
[05/28 13:39:28    299s]   Not identified SBFF number: 15
[05/28 13:39:28    299s]   Not identified MBFF number: 0
[05/28 13:39:28    299s]   Not identified SB Latch number: 0
[05/28 13:39:28    299s]   Not identified MB Latch number: 0
[05/28 13:39:28    299s]   Number of sequential cells which are not FFs: 45
[05/28 13:39:28    299s]  Visiting view : view_slow_mission
[05/28 13:39:28    299s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:39:28    299s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:39:28    299s]  Visiting view : view_fast_mission
[05/28 13:39:28    299s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:39:28    299s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:39:28    299s] TLC MultiMap info (StdDelay):
[05/28 13:39:28    299s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:39:28    299s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:39:28    299s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:39:28    299s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:39:28    299s]  Setting StdDelay to: 6.1ps
[05/28 13:39:28    299s] 
[05/28 13:39:28    299s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:39:29    300s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 13:39:29    300s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 13:39:29    300s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:39:29    300s] 
[05/28 13:39:29    300s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:39:31    302s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:03 mem=3621.5M
[05/28 13:39:31    302s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:04 mem=3621.5M
[05/28 13:39:31    302s] Creating Lib Analyzer, finished. 
[05/28 13:40:03    302s] Info: final physical memory for 2 CRR processes is 1778.25MB.
[05/28 13:40:07    302s] Info: Summary of CRR changes:
[05/28 13:40:07    302s]       - Timing transform commits:       0
[05/28 13:40:07    302s] 
[05/28 13:40:07    302s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:55.1 real=  0:02:20)
[05/28 13:40:07    302s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.5 real=0:00:04.4)
[05/28 13:40:07    302s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[05/28 13:40:07    302s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.6 real=0:00:04.5)
[05/28 13:40:07    302s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:07.4 real=0:00:07.5)
[05/28 13:40:07    302s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:01.5)
[05/28 13:40:07    302s] Deleting Lib Analyzer.
[05/28 13:40:07    302s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 13:40:07    302s] clean pInstBBox. size 0
[05/28 13:40:07    302s] Cell TOP LLGs are deleted
[05/28 13:40:07    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:40:07    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:40:07    302s] 
[05/28 13:40:07    302s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:40:07    302s] 
[05/28 13:40:07    302s] TimeStamp Deleting Cell Server End ...
[05/28 13:40:07    302s] Disable CTE adjustment.
[05/28 13:40:07    302s] Disable Layer aware incrSKP.
[05/28 13:40:07    302s] Info: pop threads available for lower-level modules during optimization.
[05/28 13:40:07    302s] #optDebug: fT-D <X 1 0 0 0>
[05/28 13:40:07    302s] VSMManager cleared!
[05/28 13:40:07    302s] **place_opt_design ... cpu = 0:01:07, real = 0:02:10, mem = 3519.5M **
[05/28 13:40:07    302s] *** Finished GigaPlace ***
[05/28 13:40:07    302s] 
[05/28 13:40:07    302s] *** Summary of all messages that are not suppressed in this session:
[05/28 13:40:07    302s] Severity  ID               Count  Summary                                  
[05/28 13:40:07    302s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/28 13:40:07    302s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/28 13:40:07    302s] WARNING   NRIF-95             10  Option setNanoRouteMode -routeTopRouting...
[05/28 13:40:07    302s] *** Message Summary: 361 warning(s), 0 error(s)
[05/28 13:40:07    302s] 
[05/28 13:40:07    302s] *** place_opt_design #1 [finish] () : cpu/real = 0:01:07.2/0:02:10.5 (0.5), totSession cpu/real = 0:05:03.9/0:12:14.3 (0.4), mem = 3519.5M
[05/28 13:40:07    302s] 
[05/28 13:40:07    302s] =============================================================================================
[05/28 13:40:07    302s]  Final TAT Report : place_opt_design #1                                         23.10-p003_1
[05/28 13:40:07    302s] =============================================================================================
[05/28 13:40:07    302s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:40:07    302s] ---------------------------------------------------------------------------------------------
[05/28 13:40:07    302s] [ InitOpt                ]      1   0:00:30.0  (  23.0 % )     0:00:32.1 /  0:00:09.9    0.3
[05/28 13:40:07    302s] [ GlobalOpt              ]      1   0:00:04.3  (   3.3 % )     0:00:04.3 /  0:00:04.3    1.0
[05/28 13:40:07    302s] [ DrvOpt                 ]      3   0:00:06.2  (   4.7 % )     0:00:06.2 /  0:00:06.3    1.0
[05/28 13:40:07    302s] [ SimplifyNetlist        ]      1   0:00:04.0  (   3.1 % )     0:00:04.0 /  0:00:04.1    1.0
[05/28 13:40:07    302s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:40:07    302s] [ AreaOpt                ]      2   0:00:03.5  (   2.7 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 13:40:07    302s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:40:07    302s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.3 % )     0:00:04.7 /  0:00:02.2    0.5
[05/28 13:40:07    302s] [ MetricReport           ]     10   0:00:03.7  (   2.8 % )     0:00:03.7 /  0:00:02.6    0.7
[05/28 13:40:07    302s] [ DrvReport              ]      2   0:00:02.4  (   1.8 % )     0:00:02.4 /  0:00:00.1    0.1
[05/28 13:40:07    302s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.7
[05/28 13:40:07    302s] [ CellServerInit         ]      6   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 13:40:07    302s] [ LibAnalyzerInit        ]      1   0:00:02.8  (   2.2 % )     0:00:02.8 /  0:00:02.8    1.0
[05/28 13:40:07    302s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:40:07    302s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 13:40:07    302s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:40:07    302s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 13:40:07    302s] [ GlobalPlace            ]      1   0:00:16.7  (  12.8 % )     0:00:17.0 /  0:00:15.8    0.9
[05/28 13:40:07    302s] [ IncrReplace            ]      1   0:00:07.2  (   5.5 % )     0:00:09.9 /  0:00:09.1    0.9
[05/28 13:40:07    302s] [ RefinePlace            ]      3   0:00:00.6  (   0.5 % )     0:00:00.6 /  0:00:00.7    1.1
[05/28 13:40:07    302s] [ DetailPlaceInit        ]      5   0:00:04.1  (   3.1 % )     0:00:04.1 /  0:00:04.1    1.0
[05/28 13:40:07    302s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:40:07    302s] [ ExtractRC              ]      3   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.8
[05/28 13:40:07    302s] [ UpdateTimingGraph      ]      7   0:00:01.9  (   1.4 % )     0:00:04.6 /  0:00:04.0    0.9
[05/28 13:40:07    302s] [ FullDelayCalc          ]      3   0:00:02.2  (   1.7 % )     0:00:02.2 /  0:00:01.7    0.8
[05/28 13:40:07    302s] [ TimingUpdate           ]     35   0:00:01.0  (   0.8 % )     0:00:01.0 /  0:00:00.7    0.7
[05/28 13:40:07    302s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 13:40:07    302s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 13:40:07    302s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.8
[05/28 13:40:07    302s] [ MISC                   ]          0:00:38.5  (  29.5 % )     0:00:38.5 /  0:00:02.5    0.1
[05/28 13:40:07    302s] ---------------------------------------------------------------------------------------------
[05/28 13:40:07    302s]  place_opt_design #1 TOTAL          0:02:10.5  ( 100.0 % )     0:02:10.5 /  0:01:07.2    0.5
[05/28 13:40:07    302s] ---------------------------------------------------------------------------------------------
[05/28 13:40:07    302s] 
[05/28 13:40:07    303s] #% End place_opt_design (date=05/28 13:40:07, total cpu=0:01:07, real=0:02:10, peak res=3709.6M, current mem=3584.0M)
[05/28 13:40:15    305s] <CMD> zoomBox -10.29700 -8.83700 59.62900 53.56100
[05/28 13:40:16    305s] <CMD> zoomBox -1.09300 -3.06400 41.85100 35.25700
[05/28 13:40:16    305s] <CMD> zoomBox 1.10400 -1.68600 37.60700 30.88700
[05/28 13:40:17    305s] <CMD> zoomBox 2.97200 -0.51400 33.99900 27.17300
[05/28 13:40:18    305s] <CMD> zoomBox 4.56000 0.48200 30.93300 24.01600
[05/28 13:40:18    305s] <CMD> zoomBox 5.90900 1.32900 28.32600 21.33300
[05/28 13:40:19    306s] <CMD> zoomBox 7.05600 2.04800 26.11100 19.05200
[05/28 13:40:19    306s] <CMD> zoomBox 8.03100 2.66000 24.22800 17.11300
[05/28 13:40:19    306s] <CMD> zoomBox 9.56400 3.62200 21.26600 14.06400
[05/28 13:40:19    306s] <CMD> zoomBox 10.16300 3.99700 20.11000 12.87300
[05/28 13:40:20    306s] <CMD> zoomBox 9.56400 3.62100 21.26700 14.06400
[05/28 13:40:20    306s] <CMD> zoomBox 2.97000 -0.51600 34.00200 27.17500
[05/28 13:40:20    306s] <CMD> zoomBox 1.10200 -1.68800 37.61000 30.89000
[05/28 13:40:21    306s] <CMD> zoomBox -3.64500 -4.81600 46.88600 40.27500
[05/28 13:40:21    307s] <CMD> pan 1.18000 1.45000
[05/28 13:40:23    307s] <CMD> zoomBox 1.46600 9.91800 32.49800 37.60900
[05/28 13:40:23    307s] <CMD> zoomBox 6.43000 15.24500 25.48800 32.25100
[05/28 13:40:24    307s] <CMD> zoomBox 9.56400 18.45900 21.26900 28.90400
[05/28 13:40:24    307s] <CMD> zoomBox 8.68300 17.55600 22.45300 29.84400
[05/28 13:40:24    308s] <CMD> zoomBox 1.31700 10.01000 32.35000 37.70200
[05/28 13:40:25    308s] <CMD> zoomBox -1.02000 7.61500 35.49000 40.19500
[05/28 13:40:25    308s] <CMD> zoomBox -7.81400 2.15900 42.71900 47.25200
[05/28 13:40:29    309s] <CMD> pan 3.67100 5.18800
[05/28 13:40:33    310s] <CMD> verify_drc
[05/28 13:40:33    310s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 13:40:33    310s]  *** Starting Verify DRC (MEM: 3525.5) ***
[05/28 13:40:33    310s] 
[05/28 13:40:33    310s] ### Add 31 auto generated vias to default rule
[05/28 13:40:33    310s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:40:33    310s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:40:33    310s]   VERIFY DRC ...... Starting Verification
[05/28 13:40:33    310s]   VERIFY DRC ...... Initializing
[05/28 13:40:33    310s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 13:40:33    310s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 13:40:33    310s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 13:40:33    310s]   VERIFY DRC ...... Using new threading
[05/28 13:40:33    310s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 21.120 20.480} 1 of 4
[05/28 13:40:33    310s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[05/28 13:40:33    310s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 13:40:33    310s]   VERIFY DRC ...... Using new threading
[05/28 13:40:33    310s] 
[05/28 13:40:33    310s]   Verification Complete : 1000 Viols.
[05/28 13:40:33    310s] 
[05/28 13:40:33    310s]  Violation Summary By Layer and Type:
[05/28 13:40:33    310s] 
[05/28 13:40:33    310s] 	            Enc    EncEO   JCSCol   Totals
[05/28 13:40:33    310s] 	V1          454      178        0      632
[05/28 13:40:33    310s] 	M2            0        0        1        1
[05/28 13:40:33    310s] 	AY          367        0        0      367
[05/28 13:40:33    310s] 	Totals      821      178        1     1000
[05/28 13:40:33    310s] 
[05/28 13:40:33    310s]  *** End Verify DRC (CPU TIME: 0:00:00.2  ELAPSED TIME: 0:00:00.0  MEM: 264.1M) ***
[05/28 13:40:33    310s] 
[05/28 13:40:47    313s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_16 16
[05/28 13:40:47    313s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_8 8
[05/28 13:40:47    313s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_4 4
[05/28 13:40:48    314s] <CMD> addDeCap -totCap 5000
[05/28 13:40:48    314s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:3805.6M, EPOCH TIME: 1748454048.504383
[05/28 13:40:48    314s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3805.6M, EPOCH TIME: 1748454048.505083
[05/28 13:40:48    314s] Processing tracks to init pin-track alignment.
[05/28 13:40:48    314s] z: 1, totalTracks: 1
[05/28 13:40:48    314s] z: 3, totalTracks: 1
[05/28 13:40:48    314s] z: 5, totalTracks: 1
[05/28 13:40:48    314s] z: 7, totalTracks: 1
[05/28 13:40:48    314s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 13:40:48    314s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:40:48    314s] Initializing Route Infrastructure for color support ...
[05/28 13:40:48    314s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3805.6M, EPOCH TIME: 1748454048.509124
[05/28 13:40:48    314s] ### Add 31 auto generated vias to default rule
[05/28 13:40:48    314s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.020, REAL:0.014, MEM:3805.6M, EPOCH TIME: 1748454048.522806
[05/28 13:40:48    314s] Route Infrastructure Initialized for color support successfully.
[05/28 13:40:48    314s] Cell TOP LLGs are deleted
[05/28 13:40:48    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:40:48    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:40:48    314s] # Building TOP llgBox search-tree.
[05/28 13:40:48    314s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:40:48    314s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3805.6M, EPOCH TIME: 1748454048.542471
[05/28 13:40:48    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:40:48    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:40:48    314s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3805.6M, EPOCH TIME: 1748454048.544469
[05/28 13:40:48    314s] Max number of tech site patterns supported in site array is 256.
[05/28 13:40:48    314s] Core basic site is GF22_DST
[05/28 13:40:48    314s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:40:48    314s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:40:48    314s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:40:48    314s] SiteArray: use 159,744 bytes
[05/28 13:40:48    314s] SiteArray: current memory after site array memory allocation 3805.6M
[05/28 13:40:48    314s] SiteArray: FP blocked sites are writable
[05/28 13:40:48    314s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:40:48    314s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:3805.6M, EPOCH TIME: 1748454048.750532
[05/28 13:40:48    314s] Process 24200 wires and vias for routing blockage analysis
[05/28 13:40:48    314s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.010, REAL:0.006, MEM:3805.6M, EPOCH TIME: 1748454048.756403
[05/28 13:40:48    314s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:40:48    314s] Atter site array init, number of instance map data is 0.
[05/28 13:40:48    314s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.300, REAL:0.296, MEM:3805.6M, EPOCH TIME: 1748454048.840677
[05/28 13:40:48    314s] 
[05/28 13:40:48    314s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:40:48    314s] 
[05/28 13:40:48    314s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:40:48    314s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.310, REAL:0.299, MEM:3805.6M, EPOCH TIME: 1748454048.841701
[05/28 13:40:48    314s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3805.6M, EPOCH TIME: 1748454048.841785
[05/28 13:40:48    314s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3805.6M, EPOCH TIME: 1748454048.842061
[05/28 13:40:48    314s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3805.6MB).
[05/28 13:40:48    314s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.340, REAL:0.337, MEM:3805.6M, EPOCH TIME: 1748454048.842455
[05/28 13:40:48    314s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.340, REAL:0.338, MEM:3805.6M, EPOCH TIME: 1748454048.842513
[05/28 13:40:48    314s] Add decoupling capacitance in area (4.06 4) (37.7 36.94).
[05/28 13:40:48    314s] Total decoupling capacitance threshold is 5000 fF.
[05/28 13:40:48    314s] The capacitance of the already placed decoupling capacitance instances is 0 fF.
[05/28 13:40:48    314s] The decoupling capacitance needed is 5000 fF.
[05/28 13:40:48    314s] Add decoupling capacitance cells with low effort (homogeneous) approach.
[05/28 13:40:48    314s] Iteration 0:
[05/28 13:40:48    314s]    Added 289 instances (1812 fF).
[05/28 13:40:48    314s]    Checking for DRC violations on added decoupling instances.
[05/28 13:40:48    314s] ### Add 31 auto generated vias to default rule
[05/28 13:40:48    314s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:40:48    314s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:40:49    314s]    Found -987 DRC violations. (CPU 0:00:00.2)
[05/28 13:40:49    314s]    Deleted 2 instances (24 fF) due to DRC violation.
[05/28 13:40:49    314s] Iteration 1:
[05/28 13:40:49    314s]    Added 2 instances (8 fF).
[05/28 13:40:49    314s]    Checking for DRC violations on added decoupling instances.
[05/28 13:40:49    314s] ### Add 31 auto generated vias to default rule
[05/28 13:40:49    314s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:40:49    314s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:40:49    314s]    Found 0 DRC violations. (CPU 0:00:00.1)
[05/28 13:40:49    314s] Added 289 decoupling capacitance instances. Total capacitance is 1796 fF.
[05/28 13:40:49    314s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4061.7M, EPOCH TIME: 1748454049.187434
[05/28 13:40:49    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1418).
[05/28 13:40:49    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:40:49    314s] Cell TOP LLGs are deleted
[05/28 13:40:49    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:40:49    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:40:49    314s] # Resetting pin-track-align track data.
[05/28 13:40:49    314s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.030, REAL:0.034, MEM:3529.5M, EPOCH TIME: 1748454049.221245
[05/28 13:40:55    316s] <CMD> zoomBox -11.67100 -16.32000 58.27200 46.09300
[05/28 13:40:56    316s] <CMD> zoomBox -7.94200 -10.41400 51.50900 42.63700
[05/28 13:40:56    316s] <CMD> zoomBox -4.77300 -5.39500 45.76100 39.69900
[05/28 13:40:56    316s] <CMD> zoomBox -2.07900 -1.12800 40.87500 37.20200
[05/28 13:40:57    316s] <CMD> zoomBox 2.15700 5.58100 33.19200 33.27500
[05/28 13:40:57    316s] <CMD> zoomBox 3.81100 8.20100 30.19100 31.74100
[05/28 13:41:04    318s] <CMD> zoomBox -2.37900 4.45600 34.13300 37.03700
[05/28 13:41:04    318s] <CMD> zoomBox -6.31500 2.07400 36.64000 40.40500
[05/28 13:41:04    318s] <CMD> zoomBox -10.94600 -0.72900 39.59000 44.36700
[05/28 13:41:05    318s] <CMD> zoomBox -6.31600 2.07300 36.64000 40.40500
[05/28 13:41:45    327s] <CMD> reportCongestion -hotspot
[05/28 13:41:45    327s] OPERPROF: Starting HotSpotCal at level 1, MEM:3533.6M, EPOCH TIME: 1748454105.190138
[05/28 13:41:45    327s] [hotspot] +------------+---------------+---------------+
[05/28 13:41:45    327s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 13:41:45    327s] [hotspot] +------------+---------------+---------------+
[05/28 13:41:45    327s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 13:41:45    327s] [hotspot] +------------+---------------+---------------+
[05/28 13:41:45    327s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 13:41:45    327s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 13:41:45    327s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:3533.6M, EPOCH TIME: 1748454105.197369
[05/28 13:41:57    329s] <CMD> setNanoRouteMode -routeWithTimingDriven true
[05/28 13:41:57    329s] <CMD> setNanoRouteMode -routeWithSiDriven true
[05/28 13:41:57    329s] <CMD> setNanoRouteMode -drouteFixAntenna true
[05/28 13:41:57    329s] <CMD> setNanoRouteMode -routeInsertAntennaDiode false
[05/28 13:41:57    329s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
[05/28 13:42:00    330s] <CMD> setNanoRouteMode -route_detail_end_iteration 30
[05/28 13:42:15    332s] <CMD> routeDesign
[05/28 13:42:15    332s] #% Begin routeDesign (date=05/28 13:42:15, mem=3590.7M)
[05/28 13:42:15    332s] ### Time Record (routeDesign) is installed.
[05/28 13:42:15    332s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3588.36 (MB), peak = 3709.56 (MB)
[05/28 13:42:15    332s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/28 13:42:15    332s] #**INFO: setDesignMode -flowEffort standard
[05/28 13:42:15    332s] #**INFO: setDesignMode -powerEffort none
[05/28 13:42:15    332s] **INFO: User settings:
[05/28 13:42:15    332s] setNanoRouteMode -route_detail_end_iteration                   30
[05/28 13:42:15    332s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker  false
[05/28 13:42:15    332s] setNanoRouteMode -route_detail_fix_antenna                     true
[05/28 13:42:15    332s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage    auto
[05/28 13:42:15    332s] setNanoRouteMode -route_detail_use_multi_cut_via_effort        medium
[05/28 13:42:15    332s] setNanoRouteMode -route_route_side                             front
[05/28 13:42:15    332s] setNanoRouteMode -route_extract_third_party_compatible         false
[05/28 13:42:15    332s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     6.1
[05/28 13:42:15    332s] setNanoRouteMode -route_antenna_diode_insertion                false
[05/28 13:42:15    332s] setNanoRouteMode -route_strict_honor_route_rule                false
[05/28 13:42:15    332s] setNanoRouteMode -route_with_si_driven                         true
[05/28 13:42:15    332s] setNanoRouteMode -route_with_timing_driven                     true
[05/28 13:42:15    332s] setDesignMode -process                                         22
[05/28 13:42:15    332s] setExtractRCMode -coupling_c_th                                3
[05/28 13:42:15    332s] setExtractRCMode -engine                                       preRoute
[05/28 13:42:15    332s] setExtractRCMode -relative_c_th                                0.03
[05/28 13:42:15    332s] setExtractRCMode -total_c_th                                   5
[05/28 13:42:15    332s] setDelayCalMode -enable_high_fanout                            true
[05/28 13:42:15    332s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[05/28 13:42:15    332s] setDelayCalMode -engine                                        aae
[05/28 13:42:15    332s] setDelayCalMode -ignoreNetLoad                                 false
[05/28 13:42:15    332s] setDelayCalMode -socv_accuracy_mode                            low
[05/28 13:42:15    332s] setSIMode -separate_delta_delay_on_data                        true
[05/28 13:42:15    332s] 
[05/28 13:42:15    332s] #**INFO: multi-cut via swapping will be performed after routing.
[05/28 13:42:15    332s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/28 13:42:15    332s] OPERPROF: Starting checkPlace at level 1, MEM:3527.6M, EPOCH TIME: 1748454135.374658
[05/28 13:42:15    332s] Processing tracks to init pin-track alignment.
[05/28 13:42:15    332s] z: 1, totalTracks: 1
[05/28 13:42:15    332s] z: 3, totalTracks: 1
[05/28 13:42:15    332s] z: 5, totalTracks: 1
[05/28 13:42:15    332s] z: 7, totalTracks: 1
[05/28 13:42:15    332s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 13:42:15    332s] #spOpts: rpCkHalo=4 
[05/28 13:42:15    333s] Cell TOP LLGs are deleted
[05/28 13:42:15    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:42:15    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:42:15    333s] # Building TOP llgBox search-tree.
[05/28 13:42:15    333s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3527.6M, EPOCH TIME: 1748454135.399381
[05/28 13:42:15    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:42:15    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:42:15    333s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3527.6M, EPOCH TIME: 1748454135.400276
[05/28 13:42:15    333s] Max number of tech site patterns supported in site array is 256.
[05/28 13:42:15    333s] Core basic site is GF22_DST
[05/28 13:42:15    333s] Processing tracks to init pin-track alignment.
[05/28 13:42:15    333s] z: 1, totalTracks: 1
[05/28 13:42:15    333s] z: 3, totalTracks: 1
[05/28 13:42:15    333s] z: 5, totalTracks: 1
[05/28 13:42:15    333s] z: 7, totalTracks: 1
[05/28 13:42:15    333s] # From Library, align V-Layer z-1 pins to tracks.
[05/28 13:42:15    333s] #   V-Align Layer name: <M1>.
[05/28 13:42:15    333s] # From Library, align H-Layer z-2 pins to tracks.
[05/28 13:42:15    333s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 13:42:15    333s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:42:15    333s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/28 13:42:15    333s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:42:15    333s] SiteArray: use 159,744 bytes
[05/28 13:42:15    333s] SiteArray: current memory after site array memory allocation 3527.7M
[05/28 13:42:15    333s] SiteArray: FP blocked sites are writable
[05/28 13:42:15    333s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:42:15    333s] Atter site array init, number of instance map data is 0.
[05/28 13:42:15    333s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.011, MEM:3527.7M, EPOCH TIME: 1748454135.411424
[05/28 13:42:15    333s] 
[05/28 13:42:15    333s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:42:15    333s] 
[05/28 13:42:15    333s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:42:15    333s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.013, MEM:3527.7M, EPOCH TIME: 1748454135.412073
[05/28 13:42:15    333s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3527.7M, EPOCH TIME: 1748454135.412210
[05/28 13:42:15    333s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 13:42:15    333s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3527.7M, EPOCH TIME: 1748454135.412972
[05/28 13:42:15    333s] Begin checking placement ... (start mem=3527.6M, init mem=3527.7M)
[05/28 13:42:15    333s] Begin checking exclusive groups violation ...
[05/28 13:42:15    333s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 13:42:15    333s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 13:42:15    333s] 
[05/28 13:42:15    333s] Running CheckPlace using 1 thread in normal mode...
[05/28 13:42:15    333s] 
[05/28 13:42:15    333s] ...checkPlace normal is done!
[05/28 13:42:15    333s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3527.7M, EPOCH TIME: 1748454135.424509
[05/28 13:42:15    333s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.001, MEM:3527.7M, EPOCH TIME: 1748454135.425898
[05/28 13:42:15    333s] *info: Placed = 1416          
[05/28 13:42:15    333s] *info: Unplaced = 0           
[05/28 13:42:15    333s] Placement Density:71.96%(797/1108)
[05/28 13:42:15    333s] Placement Density (including fixed std cells):71.96%(797/1108)
[05/28 13:42:15    333s] Cell TOP LLGs are deleted
[05/28 13:42:15    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1416).
[05/28 13:42:15    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:42:15    333s] # Resetting pin-track-align track data.
[05/28 13:42:15    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:42:15    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:42:15    333s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3527.7M)
[05/28 13:42:15    333s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.057, MEM:3527.7M, EPOCH TIME: 1748454135.431732
[05/28 13:42:15    333s] Turning off fast DC mode.
[05/28 13:42:15    333s] 
[05/28 13:42:15    333s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/28 13:42:15    333s] *** Changed status on (0) nets in Clock.
[05/28 13:42:15    333s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3518.2M) ***
[05/28 13:42:15    333s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/28 13:42:15    333s] % Begin globalDetailRoute (date=05/28 13:42:15, mem=3553.9M)
[05/28 13:42:15    333s] 
[05/28 13:42:15    333s] globalDetailRoute
[05/28 13:42:15    333s] 
[05/28 13:42:15    333s] #Start globalDetailRoute on Wed May 28 13:42:15 2025
[05/28 13:42:15    333s] #
[05/28 13:42:15    333s] ### Time Record (globalDetailRoute) is installed.
[05/28 13:42:15    333s] ### Time Record (Pre Callback) is installed.
[05/28 13:42:15    333s] ### Time Record (Pre Callback) is uninstalled.
[05/28 13:42:15    333s] ### Time Record (DB Import) is installed.
[05/28 13:42:15    333s] ### Time Record (Timing Data Generation) is installed.
[05/28 13:42:15    333s] #Generating timing data, please wait...
[05/28 13:42:15    333s] #1148 total nets, 1148 already routed, 1148 will ignore in trialRoute
[05/28 13:42:15    333s] ### run_trial_route starts on Wed May 28 13:42:15 2025 with memory = 3554.82 (MB), peak = 3709.56 (MB)
[05/28 13:42:15    333s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[05/28 13:42:15    333s] ### dump_timing_file starts on Wed May 28 13:42:15 2025 with memory = 3555.07 (MB), peak = 3709.56 (MB)
[05/28 13:42:16    333s] ### extractRC starts on Wed May 28 13:42:16 2025 with memory = 3538.05 (MB), peak = 3709.56 (MB)
[05/28 13:42:16    333s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:42:16    333s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[05/28 13:42:16    333s] ### List of enabled active setup view(s) before pruning:
[05/28 13:42:16    333s] ###     view_slow_mission (ID=0)
[05/28 13:42:16    333s] ### Total 1 view(s).
[05/28 13:42:16    333s] ### Only one setup view is available. No pruning.
[05/28 13:42:16    333s] ### 0 out of 1 active view(s) are pruned
[05/28 13:42:16    333s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3535.24 (MB), peak = 3709.56 (MB)
[05/28 13:42:16    333s] ### generate_preroute_timing_data starts on Wed May 28 13:42:16 2025 with memory = 3535.25 (MB), peak = 3709.56 (MB)
[05/28 13:42:16    333s] #Reporting timing...
[05/28 13:42:16    333s] ### report_timing starts on Wed May 28 13:42:16 2025 with memory = 3561.62 (MB), peak = 3709.56 (MB)
[05/28 13:42:21    337s] ### report_timing cpu:00:00:03, real:00:00:06, mem:3.5 GB, peak:3.6 GB
[05/28 13:42:21    337s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/28 13:42:21    337s] #Stage 1: cpu time = 00:00:04, elapsed time = 00:00:06, memory = 3591.02 (MB), peak = 3709.56 (MB)
[05/28 13:42:21    337s] #Library Standard Delay: 6.10ps
[05/28 13:42:21    337s] #Slack threshold: 12.20ps
[05/28 13:42:21    337s] ### generate_net_cdm_timing starts on Wed May 28 13:42:21 2025 with memory = 3591.02 (MB), peak = 3709.56 (MB)
[05/28 13:42:22    337s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[05/28 13:42:22    337s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/28 13:42:22    337s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3591.06 (MB), peak = 3709.56 (MB)
[05/28 13:42:22    337s] 
[05/28 13:42:22    337s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:42:22    337s] TLC MultiMap info (StdDelay):
[05/28 13:42:22    337s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/28 13:42:22    337s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/28 13:42:22    337s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/28 13:42:22    337s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/28 13:42:22    337s]  Setting StdDelay to: 6.1ps
[05/28 13:42:22    337s] 
[05/28 13:42:22    337s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:42:22    337s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:42:24    340s] #Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3597.33 (MB), peak = 3709.56 (MB)
[05/28 13:42:24    340s] #Default setup view is reset to view_slow_mission.
[05/28 13:42:24    340s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3597.34 (MB), peak = 3709.56 (MB)
[05/28 13:42:24    340s] ### generate_preroute_timing_data cpu:00:00:07, real:00:00:09, mem:3.5 GB, peak:3.6 GB
[05/28 13:42:24    340s] #Current view: view_slow_mission 
[05/28 13:42:24    340s] #Current enabled view: view_slow_mission 
[05/28 13:42:25    340s] #Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:09, memory = 3596.58 (MB), peak = 3709.56 (MB)
[05/28 13:42:25    340s] ### dump_timing_file cpu:00:00:07, real:00:00:09, mem:3.5 GB, peak:3.6 GB
[05/28 13:42:25    340s] #Done generating timing data.
[05/28 13:42:25    340s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 13:42:25    340s] ### Add 31 auto generated vias to default rule
[05/28 13:42:25    340s] ### info: trigger full reload of library data.
[05/28 13:42:25    340s] ### Add 137 auto generated vias to default rule
[05/28 13:42:26    341s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC14_counter3_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC14_counter3_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:42:26    341s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 13:42:26    341s] #To increase the message display limit, refer to the product command reference manual.
[05/28 13:42:26    341s] ### Net info: total nets: 1150
[05/28 13:42:26    341s] ### Net info: dirty nets: 0
[05/28 13:42:26    341s] ### Net info: marked as disconnected nets: 0
[05/28 13:42:26    341s] ### Net info: fully routed nets: 0
[05/28 13:42:26    341s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 13:42:26    341s] ### Net info: unrouted nets: 1148
[05/28 13:42:26    341s] ### Net info: re-extraction nets: 0
[05/28 13:42:26    341s] ### Net info: ignored nets: 0
[05/28 13:42:26    341s] ### Net info: skip routing nets: 0
[05/28 13:42:26    341s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:42:26    341s] ### import design signature (4): route=941454222 fixed_route=941454222 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=657764769 dirty_area=0 del_dirty_area=0 cell=279006169 placement=1725986359 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1 timing=941454222 sns=941454222
[05/28 13:42:26    341s] ### Time Record (DB Import) is uninstalled.
[05/28 13:42:26    341s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 13:42:26    341s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:42:26    341s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:42:26    341s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:42:26    341s] ### Time Record (Data Preparation) is installed.
[05/28 13:42:26    341s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:42:26    341s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:42:26    341s] ### Time Record (Global Routing) is installed.
[05/28 13:42:26    341s] ### Time Record (Global Routing) is uninstalled.
[05/28 13:42:26    341s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:42:26    341s] ### Time Record (Data Preparation) is installed.
[05/28 13:42:26    341s] #Start routing data preparation on Wed May 28 13:42:26 2025
[05/28 13:42:26    341s] #
[05/28 13:42:26    341s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:42:26    341s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:42:27    342s] ### Time Record (Cell Pin Access) is installed.
[05/28 13:42:27    342s] #Rebuild pin access data for design.
[05/28 13:42:27    342s] #Initial pin access analysis.
[05/28 13:42:41    356s] #Detail pin access analysis.
[05/28 13:43:00    375s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 13:43:00    375s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 13:43:00    375s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 13:43:00    375s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:43:00    375s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:43:00    375s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:43:00    375s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:43:00    375s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:43:00    375s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 13:43:00    375s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 13:43:00    375s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 13:43:00    375s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 13:43:00    375s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 13:43:00    375s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 13:43:00    375s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 13:43:00    375s] #pin_access_rlayer=3(C1)
[05/28 13:43:00    375s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 13:43:00    375s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 13:43:00    375s] #enable_dpt_layer_shield=F
[05/28 13:43:00    375s] #has_line_end_grid=F
[05/28 13:43:00    375s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3586.62 (MB), peak = 3709.56 (MB)
[05/28 13:43:00    375s] #Regenerating Ggrids automatically.
[05/28 13:43:00    375s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 13:43:00    375s] #Using automatically generated G-grids.
[05/28 13:43:01    376s] #Done routing data preparation.
[05/28 13:43:01    376s] #cpu time = 00:00:35, elapsed time = 00:00:35, memory = 3591.76 (MB), peak = 3709.56 (MB)
[05/28 13:43:01    376s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:43:01    376s] #Start instance access analysis using 1 thread...
[05/28 13:43:01    376s] #Set layer M1 to be advanced pin access layer.
[05/28 13:43:01    376s] ### Time Record (Instance Pin Access) is installed.
[05/28 13:43:01    376s] #687 out of 1417(48.48%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 13:43:01    376s] #170 instance pins are hard to access
[05/28 13:43:01    376s] #Instance access analysis statistics:
[05/28 13:43:01    376s] #Cpu time = 00:00:00
[05/28 13:43:01    376s] #Elapsed time = 00:00:00
[05/28 13:43:01    376s] #Increased memory = 0.12 (MB)
[05/28 13:43:01    376s] #Total memory = 3591.89 (MB)
[05/28 13:43:01    376s] #Peak memory = 3795.80 (MB)
[05/28 13:43:01    376s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Summary of active signal nets routing constraints set by OPT:
[05/28 13:43:01    376s] #	preferred routing layers      : 0
[05/28 13:43:01    376s] #	preferred routing layer effort: 0
[05/28 13:43:01    376s] #	preferred extra space         : 0
[05/28 13:43:01    376s] #	preferred multi-cut via       : 0
[05/28 13:43:01    376s] #	avoid detour                  : 0
[05/28 13:43:01    376s] #	expansion ratio               : 0
[05/28 13:43:01    376s] #	net priority                  : 0
[05/28 13:43:01    376s] #	s2s control                   : 0
[05/28 13:43:01    376s] #	avoid chaining                : 0
[05/28 13:43:01    376s] #	inst-based stacking via       : 0
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Summary of active signal nets routing constraints set by USER:
[05/28 13:43:01    376s] #	preferred routing layers      : 0
[05/28 13:43:01    376s] #	preferred routing layer effort     : 0
[05/28 13:43:01    376s] #	preferred extra space              : 0
[05/28 13:43:01    376s] #	preferred multi-cut via            : 0
[05/28 13:43:01    376s] #	avoid detour                       : 0
[05/28 13:43:01    376s] #	net weight                         : 0
[05/28 13:43:01    376s] #	avoid chaining                     : 0
[05/28 13:43:01    376s] #	cell-based stacking via (required) : 0
[05/28 13:43:01    376s] #	cell-based stacking via (optional) : 0
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Start timing driven prevention iteration...
[05/28 13:43:01    376s] ### td_prevention_read_timing_data starts on Wed May 28 13:43:01 2025 with memory = 3591.91 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] #Setup timing driven global route constraints on 0 nets
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #----------------------------------------------------
[05/28 13:43:01    376s] # Summary of active signal nets routing constraints
[05/28 13:43:01    376s] #+--------------------------+-----------+
[05/28 13:43:01    376s] #+--------------------------+-----------+
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #----------------------------------------------------
[05/28 13:43:01    376s] #Skipped timing-driven prevention.
[05/28 13:43:01    376s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3591.92 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 13:43:01    376s] #Total number of routable nets = 1148.
[05/28 13:43:01    376s] #Total number of nets in the design = 1150.
[05/28 13:43:01    376s] #1148 routable nets do not have any wires.
[05/28 13:43:01    376s] #1148 nets will be global routed.
[05/28 13:43:01    376s] ### Time Record (Data Preparation) is installed.
[05/28 13:43:01    376s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:01    376s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Finished routing data preparation on Wed May 28 13:43:01 2025
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Cpu time = 00:00:00
[05/28 13:43:01    376s] #Elapsed time = 00:00:00
[05/28 13:43:01    376s] #Increased memory = 0.12 (MB)
[05/28 13:43:01    376s] #Total memory = 3592.59 (MB)
[05/28 13:43:01    376s] #Peak memory = 3795.80 (MB)
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:43:01    376s] ### Time Record (Global Routing) is installed.
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Start global routing on Wed May 28 13:43:01 2025
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Start global routing initialization on Wed May 28 13:43:01 2025
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Number of eco nets is 0
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Start global routing data preparation on Wed May 28 13:43:01 2025
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] ### build_merged_routing_blockage_rect_list starts on Wed May 28 13:43:01 2025 with memory = 3592.65 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] #Start routing resource analysis on Wed May 28 13:43:01 2025
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] ### init_is_bin_blocked starts on Wed May 28 13:43:01 2025 with memory = 3592.67 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May 28 13:43:01 2025 with memory = 3592.84 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### adjust_flow_cap starts on Wed May 28 13:43:01 2025 with memory = 3592.94 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 13:43:01 2025 with memory = 3592.95 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### set_via_blocked starts on Wed May 28 13:43:01 2025 with memory = 3592.95 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### copy_flow starts on Wed May 28 13:43:01 2025 with memory = 3592.95 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] #Routing resource analysis is done on Wed May 28 13:43:01 2025
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] ### report_flow_cap starts on Wed May 28 13:43:01 2025 with memory = 3592.95 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] #  Resource Analysis:
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 13:43:01    376s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 13:43:01    376s] #  --------------------------------------------------------------
[05/28 13:43:01    376s] #  M1             V          20         340         930    93.33%
[05/28 13:43:01    376s] #  M2             H         190         321         930    18.49%
[05/28 13:43:01    376s] #  C1             V         337         126         930     8.92%
[05/28 13:43:01    376s] #  C2             H         454           0         930     0.00%
[05/28 13:43:01    376s] #  C3             V         463           0         930     0.00%
[05/28 13:43:01    376s] #  C4             H         454           0         930     0.00%
[05/28 13:43:01    376s] #  C5             V         463           0         930     0.00%
[05/28 13:43:01    376s] #  JA             H          45           0         930     0.00%
[05/28 13:43:01    376s] #  QA             V          17           0         930    45.16%
[05/28 13:43:01    376s] #  QB             H          17           0         930    43.33%
[05/28 13:43:01    376s] #  LB             V          11           0         930    64.52%
[05/28 13:43:01    376s] #  --------------------------------------------------------------
[05/28 13:43:01    376s] #  Total                   2471      16.76%       10230    24.89%
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### analyze_m2_tracks starts on Wed May 28 13:43:01 2025 with memory = 3592.96 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### report_initial_resource starts on Wed May 28 13:43:01 2025 with memory = 3592.96 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### mark_pg_pins_accessibility starts on Wed May 28 13:43:01 2025 with memory = 3592.97 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### set_net_region starts on Wed May 28 13:43:01 2025 with memory = 3592.97 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Global routing data preparation is done on Wed May 28 13:43:01 2025
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.98 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] ### prepare_level starts on Wed May 28 13:43:01 2025 with memory = 3592.98 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### init level 1 starts on Wed May 28 13:43:01 2025 with memory = 3593.00 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### Level 1 hgrid = 31 X 30
[05/28 13:43:01    376s] ### prepare_level_flow starts on Wed May 28 13:43:01 2025 with memory = 3593.04 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Global routing initialization is done on Wed May 28 13:43:01 2025
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3593.05 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] #
[05/28 13:43:01    376s] #Skip 1/2 round for no nets in the round...
[05/28 13:43:01    376s] #Route nets in 2/2 round...
[05/28 13:43:01    376s] #start global routing iteration 1...
[05/28 13:43:01    376s] ### init_flow_edge starts on Wed May 28 13:43:01 2025 with memory = 3593.12 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### cal_flow starts on Wed May 28 13:43:01 2025 with memory = 3593.14 (MB), peak = 3795.80 (MB)
[05/28 13:43:01    376s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:01    376s] ### routing at level 1 (topmost level) iter 0
[05/28 13:43:02    377s] ### measure_qor starts on Wed May 28 13:43:02 2025 with memory = 3594.81 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### measure_congestion starts on Wed May 28 13:43:02 2025 with memory = 3594.81 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3594.82 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #start global routing iteration 2...
[05/28 13:43:02    377s] ### routing at level 1 (topmost level) iter 1
[05/28 13:43:02    377s] ### measure_qor starts on Wed May 28 13:43:02 2025 with memory = 3594.93 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### measure_congestion starts on Wed May 28 13:43:02 2025 with memory = 3594.93 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3594.93 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] ### route_end starts on Wed May 28 13:43:02 2025 with memory = 3594.94 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 13:43:02    377s] #Total number of routable nets = 1148.
[05/28 13:43:02    377s] #Total number of nets in the design = 1150.
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #1148 routable nets have routed wires.
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #Routed nets constraints summary:
[05/28 13:43:02    377s] #-----------------------------
[05/28 13:43:02    377s] #        Rules   Unconstrained  
[05/28 13:43:02    377s] #-----------------------------
[05/28 13:43:02    377s] #      Default            1148  
[05/28 13:43:02    377s] #-----------------------------
[05/28 13:43:02    377s] #        Total            1148  
[05/28 13:43:02    377s] #-----------------------------
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #Routing constraints summary of the whole design:
[05/28 13:43:02    377s] #-----------------------------
[05/28 13:43:02    377s] #        Rules   Unconstrained  
[05/28 13:43:02    377s] #-----------------------------
[05/28 13:43:02    377s] #      Default            1148  
[05/28 13:43:02    377s] #-----------------------------
[05/28 13:43:02    377s] #        Total            1148  
[05/28 13:43:02    377s] #-----------------------------
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 13:43:02 2025 with memory = 3594.95 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### cal_base_flow starts on Wed May 28 13:43:02 2025 with memory = 3594.95 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### init_flow_edge starts on Wed May 28 13:43:02 2025 with memory = 3594.95 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### cal_flow starts on Wed May 28 13:43:02 2025 with memory = 3594.95 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### report_overcon starts on Wed May 28 13:43:02 2025 with memory = 3594.96 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #                 OverCon       OverCon       OverCon          
[05/28 13:43:02    377s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/28 13:43:02    377s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[05/28 13:43:02    377s] #  --------------------------------------------------------------------------
[05/28 13:43:02    377s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.66  
[05/28 13:43:02    377s] #  M2          162(19.8%)     55(6.72%)      2(0.24%)   (26.8%)     0.66  
[05/28 13:43:02    377s] #  C1           81(8.77%)     15(1.62%)      0(0.00%)   (10.4%)     0.42  
[05/28 13:43:02    377s] #  C2            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.19  
[05/28 13:43:02    377s] #  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.08  
[05/28 13:43:02    377s] #  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 13:43:02    377s] #  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 13:43:02    377s] #  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 13:43:02    377s] #  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 13:43:02    377s] #  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 13:43:02    377s] #  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 13:43:02    377s] #  --------------------------------------------------------------------------
[05/28 13:43:02    377s] #     Total    243(3.07%)     70(0.88%)      2(0.03%)   (3.98%)
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[05/28 13:43:02    377s] #  Overflow after GR: 2.77% H + 1.21% V
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### cal_base_flow starts on Wed May 28 13:43:02 2025 with memory = 3594.98 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### init_flow_edge starts on Wed May 28 13:43:02 2025 with memory = 3594.98 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### cal_flow starts on Wed May 28 13:43:02 2025 with memory = 3594.98 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### generate_cong_map_content starts on Wed May 28 13:43:02 2025 with memory = 3594.98 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### Sync with Inovus CongMap starts on Wed May 28 13:43:02 2025 with memory = 3594.98 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] #Hotspot report including placement blocked areas
[05/28 13:43:02    377s] OPERPROF: Starting HotSpotCal at level 1, MEM:3581.2M, EPOCH TIME: 1748454182.399115
[05/28 13:43:02    377s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/28 13:43:02    377s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[05/28 13:43:02    377s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/28 13:43:02    377s] [hotspot] |   M1(V)    |          0.00 |          0.00 |   (none)                            |
[05/28 13:43:02    377s] [hotspot] |   M2(H)    |         82.00 |        106.00 |     6.48     6.48    36.72    34.56 |
[05/28 13:43:02    377s] [hotspot] |   C1(V)    |         11.00 |         30.00 |    17.28    17.28    36.72    23.76 |
[05/28 13:43:02    377s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[05/28 13:43:02    377s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[05/28 13:43:02    377s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[05/28 13:43:02    377s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[05/28 13:43:02    377s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[05/28 13:43:02    377s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[05/28 13:43:02    377s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[05/28 13:43:02    377s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[05/28 13:43:02    377s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/28 13:43:02    377s] [hotspot] |   worst    | (M2)    82.00 | (M2)   106.00 |                                     |
[05/28 13:43:02    377s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/28 13:43:02    377s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[05/28 13:43:02    377s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/28 13:43:02    377s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 13:43:02    377s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/28 13:43:02    377s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 13:43:02    377s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:3581.2M, EPOCH TIME: 1748454182.407948
[05/28 13:43:02    377s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### update starts on Wed May 28 13:43:02 2025 with memory = 3595.01 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] #Complete Global Routing.
[05/28 13:43:02    377s] #Total wire length = 5106 um.
[05/28 13:43:02    377s] #Total half perimeter of net bounding box = 4235 um.
[05/28 13:43:02    377s] #Total wire length on LAYER M1 = 0 um.
[05/28 13:43:02    377s] #Total wire length on LAYER M2 = 1243 um.
[05/28 13:43:02    377s] #Total wire length on LAYER C1 = 1010 um.
[05/28 13:43:02    377s] #Total wire length on LAYER C2 = 1806 um.
[05/28 13:43:02    377s] #Total wire length on LAYER C3 = 1006 um.
[05/28 13:43:02    377s] #Total wire length on LAYER C4 = 42 um.
[05/28 13:43:02    377s] #Total wire length on LAYER C5 = 0 um.
[05/28 13:43:02    377s] #Total wire length on LAYER JA = 0 um.
[05/28 13:43:02    377s] #Total wire length on LAYER QA = 0 um.
[05/28 13:43:02    377s] #Total wire length on LAYER QB = 0 um.
[05/28 13:43:02    377s] #Total wire length on LAYER LB = 0 um.
[05/28 13:43:02    377s] #Total number of vias = 6843
[05/28 13:43:02    377s] #Up-Via Summary (total 6843):
[05/28 13:43:02    377s] #           
[05/28 13:43:02    377s] #-----------------------
[05/28 13:43:02    377s] # M1               1455
[05/28 13:43:02    377s] # M2               2712
[05/28 13:43:02    377s] # C1               1809
[05/28 13:43:02    377s] # C2                849
[05/28 13:43:02    377s] # C3                 18
[05/28 13:43:02    377s] #-----------------------
[05/28 13:43:02    377s] #                  6843 
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #Total number of involved regular nets 155
[05/28 13:43:02    377s] #Maximum src to sink distance  80.7
[05/28 13:43:02    377s] #Average of max src_to_sink distance  11.5
[05/28 13:43:02    377s] #Average of ave src_to_sink distance  7.7
[05/28 13:43:02    377s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### report_overcon starts on Wed May 28 13:43:02 2025 with memory = 3595.04 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### report_overcon starts on Wed May 28 13:43:02 2025 with memory = 3595.04 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:02    377s] #Max overcon = 6 tracks.
[05/28 13:43:02    377s] #Total overcon = 3.98%.
[05/28 13:43:02    377s] #Worst layer Gcell overcon rate = 0.00%.
[05/28 13:43:02    377s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### global_route design signature (7): route=1412266819 net_attr=2018328160
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #Global routing statistics:
[05/28 13:43:02    377s] #Cpu time = 00:00:01
[05/28 13:43:02    377s] #Elapsed time = 00:00:01
[05/28 13:43:02    377s] #Increased memory = 2.47 (MB)
[05/28 13:43:02    377s] #Total memory = 3595.05 (MB)
[05/28 13:43:02    377s] #Peak memory = 3795.80 (MB)
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #Finished global routing on Wed May 28 13:43:02 2025
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] #
[05/28 13:43:02    377s] ### Time Record (Global Routing) is uninstalled.
[05/28 13:43:02    377s] ### Time Record (Data Preparation) is installed.
[05/28 13:43:02    377s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:43:02    377s] ### track-assign external-init starts on Wed May 28 13:43:02 2025 with memory = 3595.11 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### Time Record (Track Assignment) is installed.
[05/28 13:43:02    377s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:02    377s] ### Time Record (Data Preparation) is installed.
[05/28 13:43:02    377s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:02    377s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:43:02    377s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:43:02    377s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3595.11 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### track-assign engine-init starts on Wed May 28 13:43:02 2025 with memory = 3595.11 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] ### Time Record (Track Assignment) is installed.
[05/28 13:43:02    377s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:02    377s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    377s] ### track-assign core-engine starts on Wed May 28 13:43:02 2025 with memory = 3595.17 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    377s] #Start Track Assignment.
[05/28 13:43:02    377s] #Done with 1907 horizontal wires in 1 hboxes and 1317 vertical wires in 1 hboxes.
[05/28 13:43:02    377s] #Done with 492 horizontal wires in 1 hboxes and 264 vertical wires in 1 hboxes.
[05/28 13:43:02    378s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/28 13:43:02    378s] #
[05/28 13:43:02    378s] #Track assignment summary:
[05/28 13:43:02    378s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/28 13:43:02    378s] #------------------------------------------------------------------------
[05/28 13:43:02    378s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:43:02    378s] # M2          1179.57 	  2.77%  	  0.00% 	  1.98%
[05/28 13:43:02    378s] # C1           956.89 	  1.26%  	  0.00% 	  1.23%
[05/28 13:43:02    378s] # C2          1756.98 	  0.06%  	  0.00% 	  0.00%
[05/28 13:43:02    378s] # C3           967.06 	  0.00%  	  0.00% 	  0.00%
[05/28 13:43:02    378s] # C4            41.57 	  0.00%  	  0.00% 	  0.00%
[05/28 13:43:02    378s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:43:02    378s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:43:02    378s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:43:02    378s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:43:02    378s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:43:02    378s] #------------------------------------------------------------------------
[05/28 13:43:02    378s] # All        4902.07  	  0.93% 	  0.00% 	  0.00%
[05/28 13:43:02    378s] #Complete Track Assignment.
[05/28 13:43:02    378s] #Total wire length = 4804 um.
[05/28 13:43:02    378s] #Total half perimeter of net bounding box = 4235 um.
[05/28 13:43:02    378s] #Total wire length on LAYER M1 = 0 um.
[05/28 13:43:02    378s] #Total wire length on LAYER M2 = 1164 um.
[05/28 13:43:02    378s] #Total wire length on LAYER C1 = 928 um.
[05/28 13:43:02    378s] #Total wire length on LAYER C2 = 1724 um.
[05/28 13:43:02    378s] #Total wire length on LAYER C3 = 947 um.
[05/28 13:43:02    378s] #Total wire length on LAYER C4 = 41 um.
[05/28 13:43:02    378s] #Total wire length on LAYER C5 = 0 um.
[05/28 13:43:02    378s] #Total wire length on LAYER JA = 0 um.
[05/28 13:43:02    378s] #Total wire length on LAYER QA = 0 um.
[05/28 13:43:02    378s] #Total wire length on LAYER QB = 0 um.
[05/28 13:43:02    378s] #Total wire length on LAYER LB = 0 um.
[05/28 13:43:02    378s] #Total number of vias = 6843
[05/28 13:43:02    378s] #Up-Via Summary (total 6843):
[05/28 13:43:02    378s] #           
[05/28 13:43:02    378s] #-----------------------
[05/28 13:43:02    378s] # M1               1455
[05/28 13:43:02    378s] # M2               2712
[05/28 13:43:02    378s] # C1               1809
[05/28 13:43:02    378s] # C2                849
[05/28 13:43:02    378s] # C3                 18
[05/28 13:43:02    378s] #-----------------------
[05/28 13:43:02    378s] #                  6843 
[05/28 13:43:02    378s] #
[05/28 13:43:02    378s] ### track_assign design signature (10): route=813388444
[05/28 13:43:02    378s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[05/28 13:43:02    378s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:43:02    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3595.45 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    378s] #
[05/28 13:43:02    378s] #Start post global route fixing for timing critical nets ...
[05/28 13:43:02    378s] #
[05/28 13:43:02    378s] ### update_timing_after_routing starts on Wed May 28 13:43:02 2025 with memory = 3595.45 (MB), peak = 3795.80 (MB)
[05/28 13:43:02    378s] ### Time Record (Timing Data Generation) is installed.
[05/28 13:43:02    378s] #* Updating design timing data...
[05/28 13:43:02    378s] #Extracting RC...
[05/28 13:43:02    378s] Un-suppress "**WARN ..." messages.
[05/28 13:43:02    378s] #
[05/28 13:43:02    378s] #Start tQuantus RC extraction...
[05/28 13:43:02    378s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/28 13:43:02    378s] #Extract in track assign mode
[05/28 13:43:02    378s] #Start extraction data preparation
[05/28 13:43:02    378s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:02    378s] #Start building rc corner(s)...
[05/28 13:43:02    378s] #Number of RC Corner = 2
[05/28 13:43:02    378s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 13:43:02    378s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 13:43:03    378s] #(i=11, n=11 2000)
[05/28 13:43:03    378s] #M1 -> M1 (1)
[05/28 13:43:03    378s] #M2 -> M2 (2)
[05/28 13:43:03    378s] #C1 -> C1 (3)
[05/28 13:43:03    378s] #C2 -> C2 (4)
[05/28 13:43:03    378s] #C3 -> C3 (5)
[05/28 13:43:03    378s] #C4 -> C4 (6)
[05/28 13:43:03    378s] #C5 -> C5 (7)
[05/28 13:43:03    378s] #JA -> JA (8)
[05/28 13:43:03    378s] #QA -> QA (9)
[05/28 13:43:03    378s] #QB -> QB (10)
[05/28 13:43:03    378s] #LB -> LB (11)
[05/28 13:43:04    378s] #SADV_On
[05/28 13:43:04    378s] # Corner(s) : 
[05/28 13:43:04    378s] #rc_fast [25.00] 
[05/28 13:43:04    378s] #rc_slow [25.00]
[05/28 13:43:06    380s] # Corner id: 0
[05/28 13:43:06    380s] # Layout Scale: 1.000000
[05/28 13:43:06    380s] # Has Metal Fill model: yes
[05/28 13:43:06    380s] # Temperature was set
[05/28 13:43:06    380s] # Temperature : 25.000000
[05/28 13:43:06    380s] # Ref. Temp   : 25.000000
[05/28 13:43:06    380s] # Corner id: 1
[05/28 13:43:06    380s] # Layout Scale: 1.000000
[05/28 13:43:06    380s] # Has Metal Fill model: yes
[05/28 13:43:06    380s] # Temperature was set
[05/28 13:43:06    380s] # Temperature : 25.000000
[05/28 13:43:06    380s] # Ref. Temp   : 25.000000
[05/28 13:43:06    380s] #total pattern=286 [22, 2124]
[05/28 13:43:06    380s] #Generating the tQuantus model file automatically.
[05/28 13:43:06    380s] #num_tile=29070 avg_aspect_ratio=1.984855 
[05/28 13:43:06    380s] #Vertical num_row 61 per_row= 476 halo= 20000 
[05/28 13:43:06    380s] #hor_num_col = 179 final aspect_ratio= 0.635300
[05/28 13:43:49    414s] #Build RC corners: cpu time = 00:00:37, elapsed time = 00:00:46, memory = 3718.62 (MB), peak = 3905.20 (MB)
[05/28 13:43:51    416s] #Finish check_net_pin_list step Enter extract
[05/28 13:43:51    416s] #Start init net ripin tree building
[05/28 13:43:51    416s] #Finish init net ripin tree building
[05/28 13:43:51    416s] #Cpu time = 00:00:00
[05/28 13:43:51    416s] #Elapsed time = 00:00:00
[05/28 13:43:51    416s] #Increased memory = 0.00 (MB)
[05/28 13:43:51    416s] #Total memory = 3727.09 (MB)
[05/28 13:43:51    416s] #Peak memory = 3905.20 (MB)
[05/28 13:43:51    416s] #begin processing metal fill model file
[05/28 13:43:51    416s] #end processing metal fill model file
[05/28 13:43:51    416s] ### track-assign external-init starts on Wed May 28 13:43:51 2025 with memory = 3727.11 (MB), peak = 3905.20 (MB)
[05/28 13:43:51    416s] ### Time Record (Track Assignment) is installed.
[05/28 13:43:51    416s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:51    416s] ### Time Record (Data Preparation) is installed.
[05/28 13:43:51    416s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:51    416s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:43:51    416s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:43:51    416s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.8 GB
[05/28 13:43:51    416s] ### track-assign engine-init starts on Wed May 28 13:43:51 2025 with memory = 3727.11 (MB), peak = 3905.20 (MB)
[05/28 13:43:51    416s] ### Time Record (Track Assignment) is installed.
[05/28 13:43:51    416s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:51    416s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.8 GB
[05/28 13:43:51    416s] #
[05/28 13:43:51    416s] #Start Post Track Assignment Wire Spread.
[05/28 13:43:51    416s] #Done with 229 horizontal wires in 1 hboxes and 194 vertical wires in 1 hboxes.
[05/28 13:43:51    416s] #Complete Post Track Assignment Wire Spread.
[05/28 13:43:51    416s] #
[05/28 13:43:51    416s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:43:51    416s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:43:51    416s] #Length limit = 200 pitches
[05/28 13:43:51    416s] #opt mode = 2
[05/28 13:43:51    416s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/28 13:43:51    416s] #To increase the message display limit, refer to the product command reference manual.
[05/28 13:43:51    416s] ### Time Record (Data Preparation) is installed.
[05/28 13:43:51    416s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:43:51    416s] #Finish check_net_pin_list step Fix net pin list
[05/28 13:43:51    416s] #Start generate extraction boxes.
[05/28 13:43:51    416s] #
[05/28 13:43:51    416s] #Extract using 30 x 30 Hboxes
[05/28 13:43:51    416s] #3x2 initial hboxes
[05/28 13:43:51    416s] #Use area based hbox pruning.
[05/28 13:43:51    416s] #0/0 hboxes pruned.
[05/28 13:43:51    416s] #Complete generating extraction boxes.
[05/28 13:43:51    416s] #Start step Extraction
[05/28 13:43:51    416s] #Extract 2 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 13:43:51    416s] #Process 0 special clock nets for rc extraction
[05/28 13:43:51    416s] #Total 1148 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 13:43:51    416s] #Run Statistics for Extraction:
[05/28 13:43:51    416s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:43:51    416s] #   Increased memory =    11.99 (MB), total memory =  3724.75 (MB), peak memory =  3905.20 (MB)
[05/28 13:43:51    416s] #
[05/28 13:43:51    416s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/28 13:43:51    416s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3714.41 (MB), peak = 3905.20 (MB)
[05/28 13:43:51    416s] #RC Statistics: 0 Res, 2880 Ground Cap, 0 XCap (Edge to Edge)
[05/28 13:43:51    416s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d
[05/28 13:43:51    417s] #Finish registering nets and terms for rcdb.
[05/28 13:43:51    417s] #Start writing RC data.
[05/28 13:43:51    417s] #Finish writing RC data
[05/28 13:43:51    417s] #Finish writing rcdb with 7171 nodes, 6023 edges, and 0 xcaps
[05/28 13:43:51    417s] #0 inserted nodes are removed
[05/28 13:43:51    417s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 13:43:51    417s] ### track-assign external-init starts on Wed May 28 13:43:51 2025 with memory = 3717.11 (MB), peak = 3905.20 (MB)
[05/28 13:43:51    417s] ### Time Record (Track Assignment) is installed.
[05/28 13:43:51    417s] ### Time Record (Data Preparation) is installed.
[05/28 13:43:51    417s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:43:51    417s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:43:51    417s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.8 GB
[05/28 13:43:51    417s] ### track-assign engine-init starts on Wed May 28 13:43:51 2025 with memory = 3716.04 (MB), peak = 3905.20 (MB)
[05/28 13:43:51    417s] ### Time Record (Track Assignment) is installed.
[05/28 13:43:51    417s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.8 GB
[05/28 13:43:51    417s] #Remove Post Track Assignment Wire Spread
[05/28 13:43:51    417s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:43:51    417s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d' ...
[05/28 13:43:51    417s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d' for reading (mem: 3741.207M)
[05/28 13:43:51    417s] Reading RCDB with compressed RC data.
[05/28 13:43:51    417s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d' for content verification (mem: 3741.207M)
[05/28 13:43:51    417s] Reading RCDB with compressed RC data.
[05/28 13:43:51    417s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d': 0 access done (mem: 3741.207M)
[05/28 13:43:51    417s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d': 0 access done (mem: 3741.207M)
[05/28 13:43:51    417s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3741.207M)
[05/28 13:43:51    417s] Following multi-corner parasitics specified:
[05/28 13:43:51    417s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d (rcdb)
[05/28 13:43:52    417s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d' for reading (mem: 3741.207M)
[05/28 13:43:52    417s] Reading RCDB with compressed RC data.
[05/28 13:43:52    417s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d specified
[05/28 13:43:52    417s] Cell TOP, hinst 
[05/28 13:43:52    417s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d) for hinst (top) of cell (TOP);
[05/28 13:43:52    417s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d': 0 access done (mem: 3741.207M)
[05/28 13:43:52    417s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3741.207M)
[05/28 13:43:52    417s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_iG1zga.rcdb.d/TOP.rcdb.d' for reading (mem: 3741.207M)
[05/28 13:43:52    417s] Reading RCDB with compressed RC data.
[05/28 13:43:52    417s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_iG1zga.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3741.207M)
[05/28 13:43:52    417s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=3741.207M)
[05/28 13:43:52    417s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3741.207M)
[05/28 13:43:52    417s] #
[05/28 13:43:52    417s] #Restore RCDB.
[05/28 13:43:52    417s] ### track-assign external-init starts on Wed May 28 13:43:52 2025 with memory = 3716.66 (MB), peak = 3905.20 (MB)
[05/28 13:43:52    417s] ### Time Record (Track Assignment) is installed.
[05/28 13:43:52    417s] ### Time Record (Data Preparation) is installed.
[05/28 13:43:52    417s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:43:52    417s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:43:52    417s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.8 GB
[05/28 13:43:52    417s] ### track-assign engine-init starts on Wed May 28 13:43:52 2025 with memory = 3716.66 (MB), peak = 3905.20 (MB)
[05/28 13:43:52    417s] ### Time Record (Track Assignment) is installed.
[05/28 13:43:52    417s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.8 GB
[05/28 13:43:52    417s] #Remove Post Track Assignment Wire Spread
[05/28 13:43:52    417s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:43:52    417s] #
[05/28 13:43:52    417s] #Complete tQuantus RC extraction.
[05/28 13:43:52    417s] #Cpu time = 00:00:40
[05/28 13:43:52    417s] #Elapsed time = 00:00:50
[05/28 13:43:52    417s] #Increased memory = 119.98 (MB)
[05/28 13:43:52    417s] #Total memory = 3715.43 (MB)
[05/28 13:43:52    417s] #Peak memory = 3905.20 (MB)
[05/28 13:43:52    417s] #
[05/28 13:43:52    417s] Un-suppress "**WARN ..." messages.
[05/28 13:43:52    417s] #RC Extraction Completed...
[05/28 13:43:52    417s] ### update_timing starts on Wed May 28 13:43:52 2025 with memory = 3715.43 (MB), peak = 3905.20 (MB)
[05/28 13:43:52    417s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/28 13:43:52    417s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/28 13:43:52    417s] ### generate_postroute_timing_data starts on Wed May 28 13:43:52 2025 with memory = 3697.70 (MB), peak = 3905.20 (MB)
[05/28 13:43:52    417s] #Reporting timing...
[05/28 13:43:53    418s] ### report_timing starts on Wed May 28 13:43:53 2025 with memory = 3697.79 (MB), peak = 3905.20 (MB)
[05/28 13:44:03    424s] ### report_timing cpu:00:00:06, real:00:00:11, mem:3.6 GB, peak:3.8 GB
[05/28 13:44:03    424s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/28 13:44:03    424s] #Stage 1: cpu time = 00:00:06, elapsed time = 00:00:11, memory = 3732.75 (MB), peak = 3905.20 (MB)
[05/28 13:44:03    424s] #Library Standard Delay: 6.10ps
[05/28 13:44:03    424s] #Slack threshold: 0.00ps
[05/28 13:44:03    424s] ### generate_net_cdm_timing starts on Wed May 28 13:44:03 2025 with memory = 3732.75 (MB), peak = 3905.20 (MB)
[05/28 13:44:03    424s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.8 GB
[05/28 13:44:03    424s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/28 13:44:03    424s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3732.75 (MB), peak = 3905.20 (MB)
[05/28 13:44:03    424s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3733.50 (MB), peak = 3905.20 (MB)
[05/28 13:44:03    424s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/28 13:44:03    424s] Worst slack reported in the design = 99.630356 (late)
[05/28 13:44:03    424s] *** writeDesignTiming (0:00:00.1) ***
[05/28 13:44:03    424s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3733.81 (MB), peak = 3905.20 (MB)
[05/28 13:44:03    424s] Un-suppress "**WARN ..." messages.
[05/28 13:44:03    424s] ### generate_postroute_timing_data cpu:00:00:07, real:00:00:11, mem:3.6 GB, peak:3.8 GB
[05/28 13:44:04    424s] #Number of victim nets: 0
[05/28 13:44:04    424s] #Number of aggressor nets: 0
[05/28 13:44:04    424s] #Number of weak nets: 0
[05/28 13:44:04    424s] #Number of critical nets: 0
[05/28 13:44:04    424s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/28 13:44:04    424s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/28 13:44:04    424s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/28 13:44:04    424s] #Total number of nets: 1148
[05/28 13:44:04    424s] ### update_timing cpu:00:00:07, real:00:00:12, mem:3.6 GB, peak:3.8 GB
[05/28 13:44:04    424s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 13:44:04    424s] ### update_timing_after_routing cpu:00:00:47, real:00:01:01, mem:3.6 GB, peak:3.8 GB
[05/28 13:44:04    424s] #Total number of significant detoured timing critical nets is 0
[05/28 13:44:04    424s] #Total number of selected detoured timing critical nets is 0
[05/28 13:44:04    424s] #
[05/28 13:44:04    424s] #----------------------------------------------------
[05/28 13:44:04    424s] # Summary of active signal nets routing constraints
[05/28 13:44:04    424s] #+--------------------------+-----------+
[05/28 13:44:04    424s] #+--------------------------+-----------+
[05/28 13:44:04    424s] #
[05/28 13:44:04    424s] #----------------------------------------------------
[05/28 13:44:04    424s] ### run_free_timing_graph starts on Wed May 28 13:44:04 2025 with memory = 3733.84 (MB), peak = 3905.20 (MB)
[05/28 13:44:04    424s] ### Time Record (Timing Data Generation) is installed.
[05/28 13:44:05    425s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 13:44:05    425s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:3.3 GB, peak:3.8 GB
[05/28 13:44:05    425s] ### run_build_timing_graph starts on Wed May 28 13:44:05 2025 with memory = 3346.44 (MB), peak = 3905.20 (MB)
[05/28 13:44:05    425s] ### Time Record (Timing Data Generation) is installed.
[05/28 13:44:06    426s] Current (total cpu=0:07:07, real=0:16:17, peak res=3905.2M, current mem=3654.3M)
[05/28 13:44:06    426s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3665.3M, current mem=3665.3M)
[05/28 13:44:06    426s] Current (total cpu=0:07:08, real=0:16:17, peak res=3905.2M, current mem=3665.3M)
[05/28 13:44:06    426s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 13:44:06    426s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:3.8 GB
[05/28 13:44:06    426s] ### track-assign external-init starts on Wed May 28 13:44:06 2025 with memory = 3665.31 (MB), peak = 3905.20 (MB)
[05/28 13:44:06    426s] ### Time Record (Track Assignment) is installed.
[05/28 13:44:06    426s] ### Time Record (Data Preparation) is installed.
[05/28 13:44:06    426s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:44:06    426s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:44:06    426s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.8 GB
[05/28 13:44:06    426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3665.31 (MB), peak = 3905.20 (MB)
[05/28 13:44:06    426s] #* Importing design timing data...
[05/28 13:44:06    426s] #Number of victim nets: 0
[05/28 13:44:06    426s] #Number of aggressor nets: 0
[05/28 13:44:06    426s] #Number of weak nets: 0
[05/28 13:44:06    426s] #Number of critical nets: 0
[05/28 13:44:06    426s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/28 13:44:06    426s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/28 13:44:06    426s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/28 13:44:06    426s] #Total number of nets: 1148
[05/28 13:44:06    426s] ### track-assign engine-init starts on Wed May 28 13:44:06 2025 with memory = 3665.31 (MB), peak = 3905.20 (MB)
[05/28 13:44:06    426s] ### Time Record (Track Assignment) is installed.
[05/28 13:44:06    426s] #
[05/28 13:44:06    426s] #timing driven effort level: 3
[05/28 13:44:06    426s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.8 GB
[05/28 13:44:06    426s] ### track-assign core-engine starts on Wed May 28 13:44:06 2025 with memory = 3665.31 (MB), peak = 3905.20 (MB)
[05/28 13:44:06    426s] #Start Track Assignment With Timing Driven.
[05/28 13:44:06    426s] #Done with 104 horizontal wires in 1 hboxes and 48 vertical wires in 1 hboxes.
[05/28 13:44:06    426s] #Done with 24 horizontal wires in 1 hboxes and 32 vertical wires in 1 hboxes.
[05/28 13:44:06    426s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/28 13:44:06    426s] #
[05/28 13:44:06    426s] #Track assignment summary:
[05/28 13:44:06    426s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/28 13:44:06    426s] #------------------------------------------------------------------------
[05/28 13:44:06    426s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:44:06    426s] # M2          1177.02 	  2.62%  	  0.00% 	  1.96%
[05/28 13:44:06    426s] # C1           956.13 	  1.27%  	  0.00% 	  1.23%
[05/28 13:44:06    426s] # C2          1755.60 	  0.04%  	  0.00% 	  0.00%
[05/28 13:44:06    426s] # C3           965.97 	  0.00%  	  0.00% 	  0.00%
[05/28 13:44:06    426s] # C4            41.76 	  0.00%  	  0.00% 	  0.00%
[05/28 13:44:06    426s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:44:06    426s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:44:06    426s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:44:06    426s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:44:06    426s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/28 13:44:06    426s] #------------------------------------------------------------------------
[05/28 13:44:06    426s] # All        4896.48  	  0.89% 	  0.00% 	  0.00%
[05/28 13:44:06    426s] #Complete Track Assignment With Timing Driven.
[05/28 13:44:06    426s] #Total wire length = 4797 um.
[05/28 13:44:06    426s] #Total half perimeter of net bounding box = 4235 um.
[05/28 13:44:06    426s] #Total wire length on LAYER M1 = 0 um.
[05/28 13:44:06    426s] #Total wire length on LAYER M2 = 1160 um.
[05/28 13:44:06    426s] #Total wire length on LAYER C1 = 928 um.
[05/28 13:44:06    426s] #Total wire length on LAYER C2 = 1722 um.
[05/28 13:44:06    426s] #Total wire length on LAYER C3 = 946 um.
[05/28 13:44:06    426s] #Total wire length on LAYER C4 = 41 um.
[05/28 13:44:06    426s] #Total wire length on LAYER C5 = 0 um.
[05/28 13:44:06    426s] #Total wire length on LAYER JA = 0 um.
[05/28 13:44:06    426s] #Total wire length on LAYER QA = 0 um.
[05/28 13:44:06    426s] #Total wire length on LAYER QB = 0 um.
[05/28 13:44:06    426s] #Total wire length on LAYER LB = 0 um.
[05/28 13:44:06    426s] #Total number of vias = 6843
[05/28 13:44:06    426s] #Up-Via Summary (total 6843):
[05/28 13:44:06    426s] #           
[05/28 13:44:06    426s] #-----------------------
[05/28 13:44:06    426s] # M1               1455
[05/28 13:44:06    426s] # M2               2712
[05/28 13:44:06    426s] # C1               1809
[05/28 13:44:06    426s] # C2                849
[05/28 13:44:06    426s] # C3                 18
[05/28 13:44:06    426s] #-----------------------
[05/28 13:44:06    426s] #                  6843 
[05/28 13:44:06    426s] #
[05/28 13:44:06    426s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.8 GB
[05/28 13:44:06    426s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:44:06    426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3665.36 (MB), peak = 3905.20 (MB)
[05/28 13:44:06    426s] #
[05/28 13:44:06    426s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 13:44:06    426s] #Cpu time = 00:01:26
[05/28 13:44:06    426s] #Elapsed time = 00:01:40
[05/28 13:44:06    426s] #Increased memory = 85.67 (MB)
[05/28 13:44:06    426s] #Total memory = 3665.36 (MB)
[05/28 13:44:06    426s] #Peak memory = 3905.20 (MB)
[05/28 13:44:06    426s] ### Time Record (Detail Routing) is installed.
[05/28 13:44:06    426s] ### Time Record (Data Preparation) is installed.
[05/28 13:44:06    426s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:44:06    426s] #Start reading timing information from file .timing_file_74622.tif.gz ...
[05/28 13:44:06    427s] #Read in timing information for 12 ports, 1127 instances from timing file .timing_file_74622.tif.gz.
[05/28 13:44:06    427s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 13:44:06    427s] #
[05/28 13:44:06    427s] #Start Detail Routing..
[05/28 13:44:06    427s] #start initial detail routing ...
[05/28 13:44:06    427s] ### Design has 2 dirty nets, has valid drcs
[05/28 13:44:46    466s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:44:46    466s] #   number of violations = 1728
[05/28 13:44:46    466s] #
[05/28 13:44:46    466s] #  By Layer and Type:
[05/28 13:44:46    466s] #
[05/28 13:44:46    466s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:44:46    466s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:44:46    466s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:44:46    466s] #  M1     |     11|    27|    51|     42|    293| 118|    105|    647|
[05/28 13:44:46    466s] #  M2     |    100|   129|   348|    111|     20| 114|    195|   1017|
[05/28 13:44:46    466s] #  C1     |     24|     6|     0|      0|      0|   0|     33|     63|
[05/28 13:44:46    466s] #  C2     |      0|     1|     0|      0|      0|   0|      0|      1|
[05/28 13:44:46    466s] #  Totals |    135|   163|   399|    153|    313| 232|    333|   1728|
[05/28 13:44:46    466s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:44:46    466s] #
[05/28 13:44:46    466s] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 3663.07 (MB), peak = 3905.20 (MB)
[05/28 13:44:46    466s] #start 1st optimization iteration ...
[05/28 13:45:43    523s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:45:43    523s] #   number of violations = 269
[05/28 13:45:43    523s] #
[05/28 13:45:43    523s] #  By Layer and Type:
[05/28 13:45:43    523s] #
[05/28 13:45:43    523s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:45:43    523s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:45:43    523s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:45:43    523s] #  M1     |      3|    12|    28|     18|     35|  26|     15|    137|
[05/28 13:45:43    523s] #  M2     |     12|     6|    38|     15|      0|  16|     35|    122|
[05/28 13:45:43    523s] #  C1     |      3|     0|     0|      0|      0|   0|      6|      9|
[05/28 13:45:43    523s] #  C2     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 13:45:43    523s] #  Totals |     18|    18|    66|     33|     35|  42|     57|    269|
[05/28 13:45:43    523s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:45:43    523s] #
[05/28 13:45:43    523s] #cpu time = 00:00:57, elapsed time = 00:00:57, memory = 3670.12 (MB), peak = 4091.57 (MB)
[05/28 13:45:43    523s] #start 2nd optimization iteration ...
[05/28 13:46:02    543s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:46:02    543s] #   number of violations = 163
[05/28 13:46:02    543s] #
[05/28 13:46:02    543s] #  By Layer and Type:
[05/28 13:46:02    543s] #
[05/28 13:46:02    543s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:02    543s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:46:02    543s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:02    543s] #  M1     |      2|    12|    19|     15|     11|  22|      6|     87|
[05/28 13:46:02    543s] #  M2     |      9|     6|    23|     11|      0|   9|     12|     70|
[05/28 13:46:02    543s] #  C1     |      2|     0|     0|      0|      0|   0|      4|      6|
[05/28 13:46:02    543s] #  Totals |     13|    18|    42|     26|     11|  31|     22|    163|
[05/28 13:46:02    543s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:02    543s] #
[05/28 13:46:02    543s] #cpu time = 00:00:20, elapsed time = 00:00:19, memory = 3671.23 (MB), peak = 4091.57 (MB)
[05/28 13:46:02    543s] #start 3rd optimization iteration ...
[05/28 13:46:12    552s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:46:12    552s] #   number of violations = 155
[05/28 13:46:12    552s] #
[05/28 13:46:12    552s] #  By Layer and Type:
[05/28 13:46:12    552s] #
[05/28 13:46:12    552s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:12    552s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:46:12    552s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:12    552s] #  M1     |      3|    10|    21|     17|     16|  21|     10|     98|
[05/28 13:46:12    552s] #  M2     |      9|     5|    12|      5|      1|   6|     17|     55|
[05/28 13:46:12    552s] #  C1     |      0|     0|     0|      0|      0|   0|      2|      2|
[05/28 13:46:12    552s] #  Totals |     12|    15|    33|     22|     17|  27|     29|    155|
[05/28 13:46:12    552s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:12    552s] #
[05/28 13:46:12    552s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3671.19 (MB), peak = 4091.57 (MB)
[05/28 13:46:12    552s] #start 4th optimization iteration ...
[05/28 13:46:20    561s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:46:20    561s] #   number of violations = 183
[05/28 13:46:20    561s] #
[05/28 13:46:20    561s] #  By Layer and Type:
[05/28 13:46:20    561s] #
[05/28 13:46:20    561s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:20    561s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:46:20    561s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:20    561s] #  M1     |      4|    10|    22|     17|     28|  21|     13|    115|
[05/28 13:46:20    561s] #  M2     |      8|     5|    19|     10|      1|   5|     19|     67|
[05/28 13:46:20    561s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 13:46:20    561s] #  Totals |     13|    15|    41|     27|     29|  26|     32|    183|
[05/28 13:46:20    561s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:20    561s] #
[05/28 13:46:20    561s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3670.44 (MB), peak = 4091.57 (MB)
[05/28 13:46:20    561s] #start 5th optimization iteration ...
[05/28 13:46:32    573s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:46:32    573s] #   number of violations = 191
[05/28 13:46:32    573s] #
[05/28 13:46:32    573s] #  By Layer and Type:
[05/28 13:46:32    573s] #
[05/28 13:46:32    573s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:32    573s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:46:32    573s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:32    573s] #  M1     |      7|    13|    31|     23|     21|  18|     12|    125|
[05/28 13:46:32    573s] #  M2     |      9|     4|    18|      8|      0|   3|     21|     63|
[05/28 13:46:32    573s] #  C1     |      1|     0|     0|      0|      0|   0|      2|      3|
[05/28 13:46:32    573s] #  Totals |     17|    17|    49|     31|     21|  21|     35|    191|
[05/28 13:46:32    573s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:32    573s] #
[05/28 13:46:32    573s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3670.55 (MB), peak = 4091.57 (MB)
[05/28 13:46:32    573s] #start 6th optimization iteration ...
[05/28 13:46:48    589s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:46:48    589s] #   number of violations = 138
[05/28 13:46:48    589s] #
[05/28 13:46:48    589s] #  By Layer and Type:
[05/28 13:46:48    589s] #
[05/28 13:46:48    589s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:48    589s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:46:48    589s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:48    589s] #  M1     |      6|    12|    21|     17|     13|  15|      7|     91|
[05/28 13:46:48    589s] #  M2     |      7|     5|    11|      4|      0|   0|     16|     43|
[05/28 13:46:48    589s] #  C1     |      2|     0|     0|      0|      0|   0|      2|      4|
[05/28 13:46:48    589s] #  Totals |     15|    17|    32|     21|     13|  15|     25|    138|
[05/28 13:46:48    589s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:46:48    589s] #
[05/28 13:46:48    589s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3704.92 (MB), peak = 4091.57 (MB)
[05/28 13:46:48    589s] #start 7th optimization iteration ...
[05/28 13:47:06    606s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:47:06    606s] #   number of violations = 141
[05/28 13:47:06    606s] #
[05/28 13:47:06    606s] #  By Layer and Type:
[05/28 13:47:06    606s] #
[05/28 13:47:06    606s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:06    606s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:47:06    606s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:06    606s] #  M1     |      3|    10|    23|     20|     14|  16|      9|     95|
[05/28 13:47:06    606s] #  M2     |      7|     2|     8|      2|      0|   5|     18|     42|
[05/28 13:47:06    606s] #  C1     |      1|     0|     0|      0|      0|   0|      3|      4|
[05/28 13:47:06    606s] #  Totals |     11|    12|    31|     22|     14|  21|     30|    141|
[05/28 13:47:06    606s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:06    606s] #
[05/28 13:47:06    606s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3703.91 (MB), peak = 4091.57 (MB)
[05/28 13:47:06    606s] #start 8th optimization iteration ...
[05/28 13:47:28    629s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:47:28    629s] #   number of violations = 127
[05/28 13:47:28    629s] #
[05/28 13:47:28    629s] #  By Layer and Type:
[05/28 13:47:28    629s] #
[05/28 13:47:28    629s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:28    629s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:47:28    629s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:28    629s] #  M1     |      4|    14|    19|     17|     12|  16|      9|     91|
[05/28 13:47:28    629s] #  M2     |      7|     3|     6|      2|      0|   1|     14|     33|
[05/28 13:47:28    629s] #  C1     |      2|     0|     0|      0|      0|   0|      1|      3|
[05/28 13:47:28    629s] #  Totals |     13|    17|    25|     19|     12|  17|     24|    127|
[05/28 13:47:28    629s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:28    629s] #
[05/28 13:47:28    629s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 3702.56 (MB), peak = 4091.57 (MB)
[05/28 13:47:28    629s] #start 9th optimization iteration ...
[05/28 13:47:34    635s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:47:34    635s] #   number of violations = 119
[05/28 13:47:34    635s] #
[05/28 13:47:34    635s] #  By Layer and Type:
[05/28 13:47:34    635s] #
[05/28 13:47:34    635s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:34    635s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:47:34    635s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:34    635s] #  M1     |      7|    10|    25|     21|      8|  15|      9|     95|
[05/28 13:47:34    635s] #  M2     |      5|     3|     5|      0|      0|   1|     10|     24|
[05/28 13:47:34    635s] #  Totals |     12|    13|    30|     21|      8|  16|     19|    119|
[05/28 13:47:34    635s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:34    635s] #
[05/28 13:47:34    635s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3699.43 (MB), peak = 4091.57 (MB)
[05/28 13:47:34    635s] #start 10th optimization iteration ...
[05/28 13:47:40    641s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:47:40    641s] #   number of violations = 107
[05/28 13:47:40    641s] #
[05/28 13:47:40    641s] #  By Layer and Type:
[05/28 13:47:40    641s] #
[05/28 13:47:40    641s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 13:47:40    641s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 13:47:40    641s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 13:47:40    641s] #  M1     |      3|      1|    11|    20|     16|  17|     16|     84|
[05/28 13:47:40    641s] #  M2     |      6|      5|     2|     6|      1|   2|      1|     23|
[05/28 13:47:40    641s] #  Totals |      9|      6|    13|    26|     17|  19|     17|    107|
[05/28 13:47:40    641s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 13:47:40    641s] #
[05/28 13:47:40    641s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3696.72 (MB), peak = 4091.57 (MB)
[05/28 13:47:40    641s] #start 11th optimization iteration ...
[05/28 13:47:48    649s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:47:48    649s] #   number of violations = 98
[05/28 13:47:48    649s] #
[05/28 13:47:48    649s] #  By Layer and Type:
[05/28 13:47:48    649s] #
[05/28 13:47:48    649s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:48    649s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:47:48    649s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:48    649s] #  M1     |      2|    14|    17|     13|      6|  14|      7|     73|
[05/28 13:47:48    649s] #  M2     |      5|     2|     7|      2|      0|   3|      6|     25|
[05/28 13:47:48    649s] #  Totals |      7|    16|    24|     15|      6|  17|     13|     98|
[05/28 13:47:48    649s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:48    649s] #
[05/28 13:47:48    649s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3693.19 (MB), peak = 4091.57 (MB)
[05/28 13:47:48    649s] #start 12th optimization iteration ...
[05/28 13:47:59    660s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:47:59    660s] #   number of violations = 109
[05/28 13:47:59    660s] #
[05/28 13:47:59    660s] #  By Layer and Type:
[05/28 13:47:59    660s] #
[05/28 13:47:59    660s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:59    660s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:47:59    660s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:59    660s] #  M1     |      3|    12|    19|     15|      8|  17|      9|     83|
[05/28 13:47:59    660s] #  M2     |      6|     1|     7|      2|      0|   2|      6|     24|
[05/28 13:47:59    660s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/28 13:47:59    660s] #  Totals |     10|    13|    26|     17|      8|  19|     16|    109|
[05/28 13:47:59    660s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:47:59    660s] #
[05/28 13:47:59    660s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3689.19 (MB), peak = 4091.57 (MB)
[05/28 13:47:59    660s] #start 13th optimization iteration ...
[05/28 13:48:13    674s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:48:13    674s] #   number of violations = 95
[05/28 13:48:13    674s] #
[05/28 13:48:13    674s] #  By Layer and Type:
[05/28 13:48:13    674s] #
[05/28 13:48:13    674s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:13    674s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:48:13    674s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:13    674s] #  M1     |      3|    13|    17|     14|      7|  16|      7|     77|
[05/28 13:48:13    674s] #  M2     |      5|     1|     5|      0|      0|   1|      5|     17|
[05/28 13:48:13    674s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 13:48:13    674s] #  Totals |      9|    14|    22|     14|      7|  17|     12|     95|
[05/28 13:48:13    674s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:13    674s] #
[05/28 13:48:13    674s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3688.19 (MB), peak = 4091.57 (MB)
[05/28 13:48:13    674s] #start 14th optimization iteration ...
[05/28 13:48:32    692s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:48:32    692s] #   number of violations = 113
[05/28 13:48:32    692s] #
[05/28 13:48:32    692s] #  By Layer and Type:
[05/28 13:48:32    692s] #
[05/28 13:48:32    692s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:32    692s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:48:32    692s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:32    692s] #  M1     |      3|    12|    20|     15|     10|  16|      9|     85|
[05/28 13:48:32    692s] #  M2     |      6|     2|     4|      1|      1|   3|      9|     26|
[05/28 13:48:32    692s] #  C1     |      0|     0|     0|      0|      0|   0|      2|      2|
[05/28 13:48:32    692s] #  Totals |      9|    14|    24|     16|     11|  19|     20|    113|
[05/28 13:48:32    692s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:32    692s] #
[05/28 13:48:32    693s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3698.80 (MB), peak = 4091.57 (MB)
[05/28 13:48:32    693s] #start 15th optimization iteration ...
[05/28 13:48:38    699s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:48:38    699s] #   number of violations = 103
[05/28 13:48:38    699s] #
[05/28 13:48:38    699s] #  By Layer and Type:
[05/28 13:48:38    699s] #
[05/28 13:48:38    699s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:38    699s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:48:38    699s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:38    699s] #  M1     |      3|    13|    20|     14|      7|  15|      8|     80|
[05/28 13:48:38    699s] #  M2     |      6|     1|     7|      2|      0|   1|      5|     22|
[05/28 13:48:38    699s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 13:48:38    699s] #  Totals |     10|    14|    27|     16|      7|  16|     13|    103|
[05/28 13:48:38    699s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:38    699s] #
[05/28 13:48:38    699s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3697.96 (MB), peak = 4091.57 (MB)
[05/28 13:48:38    699s] #start 16th optimization iteration ...
[05/28 13:48:48    709s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:48:48    709s] #   number of violations = 98
[05/28 13:48:48    709s] #
[05/28 13:48:48    709s] #  By Layer and Type:
[05/28 13:48:48    709s] #
[05/28 13:48:48    709s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:48    709s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:48:48    709s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:48    709s] #  M1     |      1|    14|    23|     14|      7|  11|      7|     77|
[05/28 13:48:48    709s] #  M2     |      4|     2|     7|      0|      0|   1|      6|     20|
[05/28 13:48:48    709s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 13:48:48    709s] #  Totals |      6|    16|    30|     14|      7|  12|     13|     98|
[05/28 13:48:48    709s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:48:48    709s] #
[05/28 13:48:48    709s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3694.86 (MB), peak = 4091.57 (MB)
[05/28 13:48:48    709s] #start 17th optimization iteration ...
[05/28 13:48:59    720s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:48:59    720s] #   number of violations = 114
[05/28 13:48:59    720s] #
[05/28 13:48:59    720s] #  By Layer and Type:
[05/28 13:48:59    720s] #
[05/28 13:48:59    720s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 13:48:59    720s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/28 13:48:59    720s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 13:48:59    720s] #  M1     |    11|    20|     17|      7|     11|  16|      5|     87|
[05/28 13:48:59    720s] #  M2     |     1|     6|      4|      0|      0|   2|     12|     25|
[05/28 13:48:59    720s] #  C1     |     0|     0|      0|      0|      0|   0|      2|      2|
[05/28 13:48:59    720s] #  Totals |    12|    26|     21|      7|     11|  18|     19|    114|
[05/28 13:48:59    720s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 13:48:59    720s] #
[05/28 13:48:59    720s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3691.87 (MB), peak = 4091.57 (MB)
[05/28 13:48:59    720s] #start 18th optimization iteration ...
[05/28 13:49:11    732s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:49:11    732s] #   number of violations = 98
[05/28 13:49:11    732s] #
[05/28 13:49:11    732s] #  By Layer and Type:
[05/28 13:49:11    732s] #
[05/28 13:49:11    732s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:11    732s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:49:11    732s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:11    732s] #  M1     |      1|    14|    17|     14|      7|  16|      7|     76|
[05/28 13:49:11    732s] #  M2     |      7|     1|     4|      1|      0|   3|      6|     22|
[05/28 13:49:11    732s] #  Totals |      8|    15|    21|     15|      7|  19|     13|     98|
[05/28 13:49:11    732s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:11    732s] #
[05/28 13:49:11    732s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3691.38 (MB), peak = 4091.57 (MB)
[05/28 13:49:11    732s] #start 19th optimization iteration ...
[05/28 13:49:26    747s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:49:26    747s] #   number of violations = 109
[05/28 13:49:26    747s] #
[05/28 13:49:26    747s] #  By Layer and Type:
[05/28 13:49:26    747s] #
[05/28 13:49:26    747s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:26    747s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:49:26    747s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:26    747s] #  M1     |      3|    12|    19|     15|     10|  18|      8|     85|
[05/28 13:49:26    747s] #  M2     |      6|     1|     6|      2|      0|   2|      7|     24|
[05/28 13:49:26    747s] #  Totals |      9|    13|    25|     17|     10|  20|     15|    109|
[05/28 13:49:26    747s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:26    747s] #
[05/28 13:49:26    747s] #cpu time = 00:00:15, elapsed time = 00:00:14, memory = 3690.37 (MB), peak = 4091.57 (MB)
[05/28 13:49:26    747s] #start 20th optimization iteration ...
[05/28 13:49:45    766s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:49:45    766s] #   number of violations = 112
[05/28 13:49:45    766s] #
[05/28 13:49:45    766s] #  By Layer and Type:
[05/28 13:49:45    766s] #
[05/28 13:49:45    766s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:45    766s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:49:45    766s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:45    766s] #  M1     |      3|    13|    18|     14|     12|  15|      9|     84|
[05/28 13:49:45    766s] #  M2     |      4|     1|     8|      4|      0|   2|      8|     27|
[05/28 13:49:45    766s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 13:49:45    766s] #  Totals |      7|    14|    26|     18|     12|  17|     18|    112|
[05/28 13:49:45    766s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:45    766s] #
[05/28 13:49:45    766s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3698.58 (MB), peak = 4091.57 (MB)
[05/28 13:49:45    766s] #start 21th optimization iteration ...
[05/28 13:49:53    774s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:49:53    774s] #   number of violations = 87
[05/28 13:49:53    774s] #
[05/28 13:49:53    774s] #  By Layer and Type:
[05/28 13:49:53    774s] #
[05/28 13:49:53    774s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:53    774s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:49:53    774s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:53    774s] #  M1     |      1|    17|    16|     11|      7|  11|      7|     70|
[05/28 13:49:53    774s] #  M2     |      5|     2|     3|      0|      0|   1|      5|     16|
[05/28 13:49:53    774s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 13:49:53    774s] #  Totals |      7|    19|    19|     11|      7|  12|     12|     87|
[05/28 13:49:53    774s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:49:53    774s] #
[05/28 13:49:53    774s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3698.15 (MB), peak = 4091.57 (MB)
[05/28 13:49:53    774s] #start 22th optimization iteration ...
[05/28 13:50:03    784s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:50:03    784s] #   number of violations = 104
[05/28 13:50:03    784s] #
[05/28 13:50:03    784s] #  By Layer and Type:
[05/28 13:50:03    784s] #
[05/28 13:50:03    784s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 13:50:03    784s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 13:50:03    784s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 13:50:03    784s] #  M1     |      1|      0|    13|    19|     15|  15|     15|     78|
[05/28 13:50:03    784s] #  M2     |      6|      5|     1|     3|      0|   3|      5|     23|
[05/28 13:50:03    784s] #  C1     |      0|      2|     0|     0|      0|   0|      0|      2|
[05/28 13:50:03    784s] #  C2     |      0|      0|     1|     0|      0|   0|      0|      1|
[05/28 13:50:03    784s] #  Totals |      7|      7|    15|    22|     15|  18|     20|    104|
[05/28 13:50:03    784s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 13:50:03    784s] #
[05/28 13:50:03    784s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3696.73 (MB), peak = 4091.57 (MB)
[05/28 13:50:03    784s] #start 23th optimization iteration ...
[05/28 13:50:12    793s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:50:12    793s] #   number of violations = 91
[05/28 13:50:12    793s] #
[05/28 13:50:12    793s] #  By Layer and Type:
[05/28 13:50:12    793s] #
[05/28 13:50:12    793s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:12    793s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:50:12    793s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:12    793s] #  M1     |      2|    16|    14|     11|      5|  12|      6|     66|
[05/28 13:50:12    793s] #  M2     |      4|     1|     9|      2|      0|   1|      8|     25|
[05/28 13:50:12    793s] #  Totals |      6|    17|    23|     13|      5|  13|     14|     91|
[05/28 13:50:12    793s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:12    793s] #
[05/28 13:50:12    793s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3693.71 (MB), peak = 4091.57 (MB)
[05/28 13:50:12    793s] #start 24th optimization iteration ...
[05/28 13:50:22    803s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:50:22    803s] #   number of violations = 93
[05/28 13:50:22    803s] #
[05/28 13:50:22    803s] #  By Layer and Type:
[05/28 13:50:22    803s] #
[05/28 13:50:22    803s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:22    803s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 13:50:22    803s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:22    803s] #  M1     |      3|    15|    17|     13|      6|  14|      9|     77|
[05/28 13:50:22    803s] #  M2     |      6|     1|     3|      0|      0|   1|      5|     16|
[05/28 13:50:22    803s] #  Totals |      9|    16|    20|     13|      6|  15|     14|     93|
[05/28 13:50:22    803s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:22    803s] #
[05/28 13:50:22    803s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3691.14 (MB), peak = 4091.57 (MB)
[05/28 13:50:22    803s] #start 25th optimization iteration ...
[05/28 13:50:35    816s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:50:35    816s] #   number of violations = 101
[05/28 13:50:35    816s] #
[05/28 13:50:35    816s] #  By Layer and Type:
[05/28 13:50:35    816s] #
[05/28 13:50:35    816s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:35    816s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 13:50:35    816s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:35    816s] #  M1     |      3|    14|    17|     14|      7|  15|     10|     80|
[05/28 13:50:35    816s] #  M2     |      6|     2|     5|      1|      0|   0|      7|     21|
[05/28 13:50:35    816s] #  Totals |      9|    16|    22|     15|      7|  15|     17|    101|
[05/28 13:50:35    816s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:35    816s] #
[05/28 13:50:35    816s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3691.34 (MB), peak = 4091.57 (MB)
[05/28 13:50:35    816s] #start 26th optimization iteration ...
[05/28 13:50:53    835s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:50:53    835s] #   number of violations = 97
[05/28 13:50:53    835s] #
[05/28 13:50:53    835s] #  By Layer and Type:
[05/28 13:50:53    835s] #
[05/28 13:50:53    835s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:53    835s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 13:50:53    835s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:53    835s] #  M1     |      3|    13|    18|     14|      6|  15|      8|     77|
[05/28 13:50:53    835s] #  M2     |      3|     2|     7|      0|      0|   1|      6|     19|
[05/28 13:50:53    835s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 13:50:53    835s] #  Totals |      6|    15|    25|     14|      6|  16|     15|     97|
[05/28 13:50:53    835s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:50:53    835s] #
[05/28 13:50:53    835s] #cpu time = 00:00:19, elapsed time = 00:00:18, memory = 3711.96 (MB), peak = 4092.57 (MB)
[05/28 13:50:53    835s] #start 27th optimization iteration ...
[05/28 13:51:03    844s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:51:03    844s] #   number of violations = 100
[05/28 13:51:03    844s] #
[05/28 13:51:03    844s] #  By Layer and Type:
[05/28 13:51:03    844s] #
[05/28 13:51:03    844s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:03    844s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:51:03    844s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:03    844s] #  M1     |      2|    13|    18|     14|      9|  15|      9|     80|
[05/28 13:51:03    844s] #  M2     |      6|     1|     3|      0|      0|   1|      8|     19|
[05/28 13:51:03    844s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 13:51:03    844s] #  Totals |      8|    14|    21|     14|      9|  16|     18|    100|
[05/28 13:51:03    844s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:03    844s] #
[05/28 13:51:03    844s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3705.66 (MB), peak = 4092.57 (MB)
[05/28 13:51:03    844s] #start 28th optimization iteration ...
[05/28 13:51:12    853s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:51:12    853s] #   number of violations = 97
[05/28 13:51:12    853s] #
[05/28 13:51:12    853s] #  By Layer and Type:
[05/28 13:51:12    853s] #
[05/28 13:51:12    853s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:12    853s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:51:12    853s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:12    853s] #  M1     |      4|    15|    17|     12|      8|  13|      7|     76|
[05/28 13:51:12    853s] #  M2     |      6|     3|     2|      1|      0|   0|      8|     20|
[05/28 13:51:12    853s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 13:51:12    853s] #  Totals |     10|    18|    19|     13|      8|  13|     16|     97|
[05/28 13:51:12    853s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:12    853s] #
[05/28 13:51:12    853s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3703.93 (MB), peak = 4092.57 (MB)
[05/28 13:51:12    853s] #start 29th optimization iteration ...
[05/28 13:51:21    863s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:51:21    863s] #   number of violations = 97
[05/28 13:51:21    863s] #
[05/28 13:51:21    863s] #  By Layer and Type:
[05/28 13:51:21    863s] #
[05/28 13:51:21    863s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:21    863s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 13:51:21    863s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:21    863s] #  M1     |      3|    14|    18|     14|      6|  14|      7|     76|
[05/28 13:51:21    863s] #  M2     |      5|     1|     6|      2|      0|   2|      4|     20|
[05/28 13:51:21    863s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 13:51:21    863s] #  Totals |      8|    15|    24|     16|      6|  16|     12|     97|
[05/28 13:51:21    863s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:21    863s] #
[05/28 13:51:21    863s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3697.16 (MB), peak = 4092.57 (MB)
[05/28 13:51:21    863s] #start 30th optimization iteration ...
[05/28 13:51:34    876s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:51:34    876s] #   number of violations = 124
[05/28 13:51:34    876s] #
[05/28 13:51:34    876s] #  By Layer and Type:
[05/28 13:51:34    876s] #
[05/28 13:51:34    876s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:34    876s] #  -      | EOLSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:51:34    876s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:34    876s] #  M1     |      0|    12|    20|     16|     13|  18|     11|     90|
[05/28 13:51:34    876s] #  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
[05/28 13:51:34    876s] #  C1     |      2|     0|     0|      0|      0|   0|      1|      3|
[05/28 13:51:34    876s] #  Totals |      8|    13|    28|     17|     13|  19|     26|    124|
[05/28 13:51:34    876s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:34    876s] #
[05/28 13:51:34    876s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3694.20 (MB), peak = 4092.57 (MB)
[05/28 13:51:34    876s] #Complete Detail Routing.
[05/28 13:51:34    876s] #Total wire length = 5606 um.
[05/28 13:51:34    876s] #Total half perimeter of net bounding box = 4235 um.
[05/28 13:51:34    876s] #Total wire length on LAYER M1 = 92 um.
[05/28 13:51:34    876s] #Total wire length on LAYER M2 = 1022 um.
[05/28 13:51:34    876s] #Total wire length on LAYER C1 = 1358 um.
[05/28 13:51:34    876s] #Total wire length on LAYER C2 = 1691 um.
[05/28 13:51:34    876s] #Total wire length on LAYER C3 = 1191 um.
[05/28 13:51:34    876s] #Total wire length on LAYER C4 = 251 um.
[05/28 13:51:34    876s] #Total wire length on LAYER C5 = 1 um.
[05/28 13:51:34    876s] #Total wire length on LAYER JA = 0 um.
[05/28 13:51:34    876s] #Total wire length on LAYER QA = 0 um.
[05/28 13:51:34    876s] #Total wire length on LAYER QB = 0 um.
[05/28 13:51:34    876s] #Total wire length on LAYER LB = 0 um.
[05/28 13:51:34    876s] #Total number of vias = 10884
[05/28 13:51:34    876s] #Total number of multi-cut vias = 1098 ( 10.1%)
[05/28 13:51:34    876s] #Total number of single cut vias = 9786 ( 89.9%)
[05/28 13:51:34    876s] #Up-Via Summary (total 10884):
[05/28 13:51:34    876s] #                   single-cut          multi-cut      Total
[05/28 13:51:34    876s] #-----------------------------------------------------------
[05/28 13:51:34    876s] # M1              1423 ( 95.8%)        62 (  4.2%)       1485
[05/28 13:51:34    876s] # M2              3593 ( 88.8%)       455 ( 11.2%)       4048
[05/28 13:51:34    876s] # C1              3052 ( 89.0%)       379 ( 11.0%)       3431
[05/28 13:51:34    876s] # C2              1472 ( 88.4%)       193 ( 11.6%)       1665
[05/28 13:51:34    876s] # C3               244 ( 96.4%)         9 (  3.6%)        253
[05/28 13:51:34    876s] # C4                 2 (100.0%)         0 (  0.0%)          2
[05/28 13:51:34    876s] #-----------------------------------------------------------
[05/28 13:51:34    876s] #                 9786 ( 89.9%)      1098 ( 10.1%)      10884 
[05/28 13:51:34    876s] #
[05/28 13:51:34    876s] #Total number of DRC violations = 124
[05/28 13:51:34    876s] ### Time Record (Detail Routing) is uninstalled.
[05/28 13:51:34    876s] #Cpu time = 00:07:29
[05/28 13:51:34    876s] #Elapsed time = 00:07:28
[05/28 13:51:34    876s] #Increased memory = 28.85 (MB)
[05/28 13:51:34    876s] #Total memory = 3694.22 (MB)
[05/28 13:51:34    876s] #Peak memory = 4092.57 (MB)
[05/28 13:51:34    876s] ### Time Record (Antenna Fixing) is installed.
[05/28 13:51:34    876s] #
[05/28 13:51:34    876s] #start routing for process antenna violation fix ...
[05/28 13:51:34    876s] ### Time Record (Data Preparation) is installed.
[05/28 13:51:34    876s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:51:34    876s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 13:51:35    876s] #
[05/28 13:51:35    876s] #  By Layer and Type:
[05/28 13:51:35    876s] #
[05/28 13:51:35    876s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:35    876s] #  -      | EOLSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:51:35    876s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:35    876s] #  M1     |      0|    12|    20|     16|     13|  18|     11|     90|
[05/28 13:51:35    876s] #  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
[05/28 13:51:35    876s] #  C1     |      2|     0|     0|      0|      0|   0|      1|      3|
[05/28 13:51:35    876s] #  Totals |      8|    13|    28|     17|     13|  19|     26|    124|
[05/28 13:51:35    876s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:35    876s] #
[05/28 13:51:35    876s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3694.52 (MB), peak = 4092.57 (MB)
[05/28 13:51:35    876s] #
[05/28 13:51:35    876s] #Total wire length = 5606 um.
[05/28 13:51:35    876s] #Total half perimeter of net bounding box = 4235 um.
[05/28 13:51:35    876s] #Total wire length on LAYER M1 = 92 um.
[05/28 13:51:35    876s] #Total wire length on LAYER M2 = 1022 um.
[05/28 13:51:35    876s] #Total wire length on LAYER C1 = 1358 um.
[05/28 13:51:35    876s] #Total wire length on LAYER C2 = 1691 um.
[05/28 13:51:35    876s] #Total wire length on LAYER C3 = 1191 um.
[05/28 13:51:35    876s] #Total wire length on LAYER C4 = 251 um.
[05/28 13:51:35    876s] #Total wire length on LAYER C5 = 1 um.
[05/28 13:51:35    876s] #Total wire length on LAYER JA = 0 um.
[05/28 13:51:35    876s] #Total wire length on LAYER QA = 0 um.
[05/28 13:51:35    876s] #Total wire length on LAYER QB = 0 um.
[05/28 13:51:35    876s] #Total wire length on LAYER LB = 0 um.
[05/28 13:51:35    876s] #Total number of vias = 10884
[05/28 13:51:35    876s] #Total number of multi-cut vias = 1098 ( 10.1%)
[05/28 13:51:35    876s] #Total number of single cut vias = 9786 ( 89.9%)
[05/28 13:51:35    876s] #Up-Via Summary (total 10884):
[05/28 13:51:35    876s] #                   single-cut          multi-cut      Total
[05/28 13:51:35    876s] #-----------------------------------------------------------
[05/28 13:51:35    876s] # M1              1423 ( 95.8%)        62 (  4.2%)       1485
[05/28 13:51:35    876s] # M2              3593 ( 88.8%)       455 ( 11.2%)       4048
[05/28 13:51:35    876s] # C1              3052 ( 89.0%)       379 ( 11.0%)       3431
[05/28 13:51:35    876s] # C2              1472 ( 88.4%)       193 ( 11.6%)       1665
[05/28 13:51:35    876s] # C3               244 ( 96.4%)         9 (  3.6%)        253
[05/28 13:51:35    876s] # C4                 2 (100.0%)         0 (  0.0%)          2
[05/28 13:51:35    876s] #-----------------------------------------------------------
[05/28 13:51:35    876s] #                 9786 ( 89.9%)      1098 ( 10.1%)      10884 
[05/28 13:51:35    876s] #
[05/28 13:51:35    876s] #Total number of DRC violations = 124
[05/28 13:51:35    876s] #Total number of process antenna violations = 0
[05/28 13:51:35    876s] #Total number of net violated process antenna rule = 0
[05/28 13:51:35    876s] #
[05/28 13:51:35    876s] #
[05/28 13:51:35    876s] #Total wire length = 5606 um.
[05/28 13:51:35    876s] #Total half perimeter of net bounding box = 4235 um.
[05/28 13:51:35    876s] #Total wire length on LAYER M1 = 92 um.
[05/28 13:51:35    876s] #Total wire length on LAYER M2 = 1022 um.
[05/28 13:51:35    876s] #Total wire length on LAYER C1 = 1358 um.
[05/28 13:51:35    876s] #Total wire length on LAYER C2 = 1691 um.
[05/28 13:51:35    876s] #Total wire length on LAYER C3 = 1191 um.
[05/28 13:51:35    876s] #Total wire length on LAYER C4 = 251 um.
[05/28 13:51:35    876s] #Total wire length on LAYER C5 = 1 um.
[05/28 13:51:35    876s] #Total wire length on LAYER JA = 0 um.
[05/28 13:51:35    876s] #Total wire length on LAYER QA = 0 um.
[05/28 13:51:35    876s] #Total wire length on LAYER QB = 0 um.
[05/28 13:51:35    876s] #Total wire length on LAYER LB = 0 um.
[05/28 13:51:35    876s] #Total number of vias = 10884
[05/28 13:51:35    876s] #Total number of multi-cut vias = 1098 ( 10.1%)
[05/28 13:51:35    876s] #Total number of single cut vias = 9786 ( 89.9%)
[05/28 13:51:35    876s] #Up-Via Summary (total 10884):
[05/28 13:51:35    876s] #                   single-cut          multi-cut      Total
[05/28 13:51:35    876s] #-----------------------------------------------------------
[05/28 13:51:35    876s] # M1              1423 ( 95.8%)        62 (  4.2%)       1485
[05/28 13:51:35    876s] # M2              3593 ( 88.8%)       455 ( 11.2%)       4048
[05/28 13:51:35    876s] # C1              3052 ( 89.0%)       379 ( 11.0%)       3431
[05/28 13:51:35    876s] # C2              1472 ( 88.4%)       193 ( 11.6%)       1665
[05/28 13:51:35    876s] # C3               244 ( 96.4%)         9 (  3.6%)        253
[05/28 13:51:35    876s] # C4                 2 (100.0%)         0 (  0.0%)          2
[05/28 13:51:35    876s] #-----------------------------------------------------------
[05/28 13:51:35    876s] #                 9786 ( 89.9%)      1098 ( 10.1%)      10884 
[05/28 13:51:35    876s] #
[05/28 13:51:35    876s] #Total number of DRC violations = 124
[05/28 13:51:35    876s] #Total number of process antenna violations = 0
[05/28 13:51:35    876s] #Total number of net violated process antenna rule = 0
[05/28 13:51:35    876s] #
[05/28 13:51:35    876s] ### Gcell dirty-map stats: routing = 100.00%
[05/28 13:51:35    876s] ### Time Record (Antenna Fixing) is uninstalled.
[05/28 13:51:35    876s] ### Time Record (Data Preparation) is installed.
[05/28 13:51:35    876s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:51:35    876s] ### Time Record (Post Route Via Swapping) is installed.
[05/28 13:51:35    876s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 13:51:35    876s] #
[05/28 13:51:35    876s] #Start Post Route via swapping...
[05/28 13:51:35    876s] #99.89% of area are rerouted by ECO routing.
[05/28 13:51:41    883s] #   number of violations = 122
[05/28 13:51:41    883s] #
[05/28 13:51:41    883s] #  By Layer and Type:
[05/28 13:51:41    883s] #
[05/28 13:51:41    883s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:41    883s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:51:41    883s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:41    883s] #  M1     |      1|    12|    20|     16|     12|  18|     10|     89|
[05/28 13:51:41    883s] #  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
[05/28 13:51:41    883s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/28 13:51:41    883s] #  Totals |      8|    13|    28|     17|     12|  19|     25|    122|
[05/28 13:51:41    883s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:41    883s] #
[05/28 13:51:41    883s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3695.98 (MB), peak = 4092.57 (MB)
[05/28 13:51:41    883s] #CELL_VIEW TOP,init has 122 DRC violations
[05/28 13:51:41    883s] #Total number of DRC violations = 122
[05/28 13:51:41    883s] #Total number of process antenna violations = 0
[05/28 13:51:41    883s] #Total number of net violated process antenna rule = 0
[05/28 13:51:41    883s] #Post Route via swapping is done.
[05/28 13:51:41    883s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/28 13:51:41    883s] #Total wire length = 5606 um.
[05/28 13:51:41    883s] #Total half perimeter of net bounding box = 4235 um.
[05/28 13:51:41    883s] #Total wire length on LAYER M1 = 92 um.
[05/28 13:51:41    883s] #Total wire length on LAYER M2 = 1022 um.
[05/28 13:51:41    883s] #Total wire length on LAYER C1 = 1358 um.
[05/28 13:51:41    883s] #Total wire length on LAYER C2 = 1691 um.
[05/28 13:51:41    883s] #Total wire length on LAYER C3 = 1191 um.
[05/28 13:51:41    883s] #Total wire length on LAYER C4 = 251 um.
[05/28 13:51:41    883s] #Total wire length on LAYER C5 = 1 um.
[05/28 13:51:41    883s] #Total wire length on LAYER JA = 0 um.
[05/28 13:51:41    883s] #Total wire length on LAYER QA = 0 um.
[05/28 13:51:41    883s] #Total wire length on LAYER QB = 0 um.
[05/28 13:51:41    883s] #Total wire length on LAYER LB = 0 um.
[05/28 13:51:41    883s] #Total number of vias = 10884
[05/28 13:51:41    883s] #Total number of multi-cut vias = 7538 ( 69.3%)
[05/28 13:51:41    883s] #Total number of single cut vias = 3346 ( 30.7%)
[05/28 13:51:41    883s] #Up-Via Summary (total 10884):
[05/28 13:51:41    883s] #                   single-cut          multi-cut      Total
[05/28 13:51:41    883s] #-----------------------------------------------------------
[05/28 13:51:41    883s] # M1              1064 ( 71.6%)       421 ( 28.4%)       1485
[05/28 13:51:41    883s] # M2              1374 ( 33.9%)      2674 ( 66.1%)       4048
[05/28 13:51:41    883s] # C1               744 ( 21.7%)      2687 ( 78.3%)       3431
[05/28 13:51:41    883s] # C2               155 (  9.3%)      1510 ( 90.7%)       1665
[05/28 13:51:41    883s] # C3                 9 (  3.6%)       244 ( 96.4%)        253
[05/28 13:51:41    883s] # C4                 0 (  0.0%)         2 (100.0%)          2
[05/28 13:51:41    883s] #-----------------------------------------------------------
[05/28 13:51:41    883s] #                 3346 ( 30.7%)      7538 ( 69.3%)      10884 
[05/28 13:51:41    883s] #
[05/28 13:51:41    883s] ### Time Record (Data Preparation) is installed.
[05/28 13:51:41    883s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:51:41    883s] ### Time Record (Post Route Wire Spreading) is installed.
[05/28 13:51:41    883s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 13:51:41    883s] #
[05/28 13:51:41    883s] #Start Post Route wire spreading..
[05/28 13:51:41    883s] ### Time Record (Data Preparation) is installed.
[05/28 13:51:41    883s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:51:41    883s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 13:51:41    883s] #
[05/28 13:51:41    883s] #Start DRC checking..
[05/28 13:51:43    885s] #   number of violations = 125
[05/28 13:51:43    885s] #
[05/28 13:51:43    885s] #  By Layer and Type:
[05/28 13:51:43    885s] #
[05/28 13:51:43    885s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:43    885s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:51:43    885s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:43    885s] #  M1     |      1|    12|    21|     17|     12|  19|     10|     92|
[05/28 13:51:43    885s] #  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
[05/28 13:51:43    885s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/28 13:51:43    885s] #  Totals |      8|    13|    29|     18|     12|  20|     25|    125|
[05/28 13:51:43    885s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:43    885s] #
[05/28 13:51:43    885s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3693.33 (MB), peak = 4092.57 (MB)
[05/28 13:51:43    885s] #CELL_VIEW TOP,init has 125 DRC violations
[05/28 13:51:43    885s] #Total number of DRC violations = 125
[05/28 13:51:43    885s] #Total number of process antenna violations = 0
[05/28 13:51:43    885s] #Total number of net violated process antenna rule = 0
[05/28 13:51:43    885s] ### Time Record (Data Preparation) is installed.
[05/28 13:51:43    885s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:51:43    885s] #
[05/28 13:51:43    885s] #Start data preparation for wire spreading...
[05/28 13:51:43    885s] #
[05/28 13:51:43    885s] #Data preparation is done on Wed May 28 13:51:43 2025
[05/28 13:51:43    885s] #
[05/28 13:51:43    885s] ### track-assign engine-init starts on Wed May 28 13:51:43 2025 with memory = 3692.93 (MB), peak = 4092.57 (MB)
[05/28 13:51:43    885s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.0 GB
[05/28 13:51:43    885s] #
[05/28 13:51:43    885s] #Start Post Route Wire Spread.
[05/28 13:51:43    885s] #Done with 70 horizontal wires in 2 hboxes and 79 vertical wires in 2 hboxes.
[05/28 13:51:43    885s] #Complete Post Route Wire Spread.
[05/28 13:51:43    885s] #
[05/28 13:51:43    885s] #Total wire length = 5631 um.
[05/28 13:51:43    885s] #Total half perimeter of net bounding box = 4235 um.
[05/28 13:51:43    885s] #Total wire length on LAYER M1 = 92 um.
[05/28 13:51:43    885s] #Total wire length on LAYER M2 = 1023 um.
[05/28 13:51:43    885s] #Total wire length on LAYER C1 = 1359 um.
[05/28 13:51:43    885s] #Total wire length on LAYER C2 = 1699 um.
[05/28 13:51:43    885s] #Total wire length on LAYER C3 = 1203 um.
[05/28 13:51:43    885s] #Total wire length on LAYER C4 = 254 um.
[05/28 13:51:43    885s] #Total wire length on LAYER C5 = 1 um.
[05/28 13:51:43    885s] #Total wire length on LAYER JA = 0 um.
[05/28 13:51:43    885s] #Total wire length on LAYER QA = 0 um.
[05/28 13:51:43    885s] #Total wire length on LAYER QB = 0 um.
[05/28 13:51:43    885s] #Total wire length on LAYER LB = 0 um.
[05/28 13:51:43    885s] #Total number of vias = 10884
[05/28 13:51:43    885s] #Total number of multi-cut vias = 7538 ( 69.3%)
[05/28 13:51:43    885s] #Total number of single cut vias = 3346 ( 30.7%)
[05/28 13:51:43    885s] #Up-Via Summary (total 10884):
[05/28 13:51:43    885s] #                   single-cut          multi-cut      Total
[05/28 13:51:43    885s] #-----------------------------------------------------------
[05/28 13:51:43    885s] # M1              1064 ( 71.6%)       421 ( 28.4%)       1485
[05/28 13:51:43    885s] # M2              1374 ( 33.9%)      2674 ( 66.1%)       4048
[05/28 13:51:43    885s] # C1               744 ( 21.7%)      2687 ( 78.3%)       3431
[05/28 13:51:43    885s] # C2               155 (  9.3%)      1510 ( 90.7%)       1665
[05/28 13:51:43    885s] # C3                 9 (  3.6%)       244 ( 96.4%)        253
[05/28 13:51:43    885s] # C4                 0 (  0.0%)         2 (100.0%)          2
[05/28 13:51:43    885s] #-----------------------------------------------------------
[05/28 13:51:43    885s] #                 3346 ( 30.7%)      7538 ( 69.3%)      10884 
[05/28 13:51:43    885s] #
[05/28 13:51:43    885s] ### Time Record (Data Preparation) is installed.
[05/28 13:51:43    885s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:51:43    885s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 13:51:43    885s] #
[05/28 13:51:43    885s] #Start DRC checking..
[05/28 13:51:45    887s] #   number of violations = 125
[05/28 13:51:45    887s] #
[05/28 13:51:45    887s] #  By Layer and Type:
[05/28 13:51:45    887s] #
[05/28 13:51:45    887s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:45    887s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:51:45    887s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:45    887s] #  M1     |      1|    12|    21|     17|     12|  19|     10|     92|
[05/28 13:51:45    887s] #  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
[05/28 13:51:45    887s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/28 13:51:45    887s] #  Totals |      8|    13|    29|     18|     12|  20|     25|    125|
[05/28 13:51:45    887s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:45    887s] #
[05/28 13:51:45    887s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3694.59 (MB), peak = 4092.57 (MB)
[05/28 13:51:45    887s] #CELL_VIEW TOP,init has 125 DRC violations
[05/28 13:51:45    887s] #Total number of DRC violations = 125
[05/28 13:51:45    887s] #Total number of process antenna violations = 0
[05/28 13:51:45    887s] #Total number of net violated process antenna rule = 0
[05/28 13:51:45    887s] #   number of violations = 125
[05/28 13:51:45    887s] #
[05/28 13:51:45    887s] #  By Layer and Type:
[05/28 13:51:45    887s] #
[05/28 13:51:45    887s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:45    887s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:51:45    887s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:45    887s] #  M1     |      1|    12|    21|     17|     12|  19|     10|     92|
[05/28 13:51:45    887s] #  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
[05/28 13:51:45    887s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/28 13:51:45    887s] #  Totals |      8|    13|    29|     18|     12|  20|     25|    125|
[05/28 13:51:45    887s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:51:45    887s] #
[05/28 13:51:45    887s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3691.99 (MB), peak = 4092.57 (MB)
[05/28 13:51:45    887s] #CELL_VIEW TOP,init has 125 DRC violations
[05/28 13:51:45    887s] #Total number of DRC violations = 125
[05/28 13:51:45    887s] #Total number of process antenna violations = 0
[05/28 13:51:45    887s] #Total number of net violated process antenna rule = 0
[05/28 13:51:45    887s] #Post Route wire spread is done.
[05/28 13:51:45    887s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/28 13:51:45    887s] #Total wire length = 5631 um.
[05/28 13:51:45    887s] #Total half perimeter of net bounding box = 4235 um.
[05/28 13:51:45    887s] #Total wire length on LAYER M1 = 92 um.
[05/28 13:51:45    887s] #Total wire length on LAYER M2 = 1023 um.
[05/28 13:51:45    887s] #Total wire length on LAYER C1 = 1359 um.
[05/28 13:51:45    887s] #Total wire length on LAYER C2 = 1699 um.
[05/28 13:51:45    887s] #Total wire length on LAYER C3 = 1203 um.
[05/28 13:51:45    887s] #Total wire length on LAYER C4 = 254 um.
[05/28 13:51:45    887s] #Total wire length on LAYER C5 = 1 um.
[05/28 13:51:45    887s] #Total wire length on LAYER JA = 0 um.
[05/28 13:51:45    887s] #Total wire length on LAYER QA = 0 um.
[05/28 13:51:45    887s] #Total wire length on LAYER QB = 0 um.
[05/28 13:51:45    887s] #Total wire length on LAYER LB = 0 um.
[05/28 13:51:45    887s] #Total number of vias = 10884
[05/28 13:51:45    887s] #Total number of multi-cut vias = 7538 ( 69.3%)
[05/28 13:51:45    887s] #Total number of single cut vias = 3346 ( 30.7%)
[05/28 13:51:45    887s] #Up-Via Summary (total 10884):
[05/28 13:51:45    887s] #                   single-cut          multi-cut      Total
[05/28 13:51:45    887s] #-----------------------------------------------------------
[05/28 13:51:45    887s] # M1              1064 ( 71.6%)       421 ( 28.4%)       1485
[05/28 13:51:45    887s] # M2              1374 ( 33.9%)      2674 ( 66.1%)       4048
[05/28 13:51:45    887s] # C1               744 ( 21.7%)      2687 ( 78.3%)       3431
[05/28 13:51:45    887s] # C2               155 (  9.3%)      1510 ( 90.7%)       1665
[05/28 13:51:45    887s] # C3                 9 (  3.6%)       244 ( 96.4%)        253
[05/28 13:51:45    887s] # C4                 0 (  0.0%)         2 (100.0%)          2
[05/28 13:51:45    887s] #-----------------------------------------------------------
[05/28 13:51:45    887s] #                 3346 ( 30.7%)      7538 ( 69.3%)      10884 
[05/28 13:51:45    887s] #
[05/28 13:51:45    887s] #detailRoute Statistics:
[05/28 13:51:45    887s] #Cpu time = 00:07:40
[05/28 13:51:45    887s] #Elapsed time = 00:07:39
[05/28 13:51:45    887s] #Increased memory = 24.64 (MB)
[05/28 13:51:45    887s] #Total memory = 3690.00 (MB)
[05/28 13:51:45    887s] #Peak memory = 4092.57 (MB)
[05/28 13:51:45    887s] ### global_detail_route design signature (106): route=998232437 flt_obj=0 vio=2019334969 shield_wire=1
[05/28 13:51:45    887s] ### Time Record (DB Export) is installed.
[05/28 13:51:45    887s] Extracting standard cell pins and blockage ...... 
[05/28 13:51:46    887s] Pin and blockage extraction finished
[05/28 13:51:46    887s] ### export design design signature (107): route=998232437 fixed_route=941454222 flt_obj=0 vio=2019334969 swire=282492057 shield_wire=1 net_attr=1336011033 dirty_area=0 del_dirty_area=0 cell=279006169 placement=1726348855 pin_access=1116302997 inst_pattern=1062640580 inst_orient=406141636 via=1681576828 routing_via=1401398896 timing=941454222 sns=941454222
[05/28 13:51:46    887s] ### Time Record (DB Export) is uninstalled.
[05/28 13:51:46    887s] ### Time Record (Post Callback) is installed.
[05/28 13:51:46    887s] ### Time Record (Post Callback) is uninstalled.
[05/28 13:51:46    887s] #
[05/28 13:51:46    887s] #globalDetailRoute statistics:
[05/28 13:51:46    887s] #Cpu time = 00:09:14
[05/28 13:51:46    887s] #Elapsed time = 00:09:31
[05/28 13:51:46    887s] #Increased memory = 128.49 (MB)
[05/28 13:51:46    887s] #Total memory = 3682.53 (MB)
[05/28 13:51:46    887s] #Peak memory = 4092.57 (MB)
[05/28 13:51:46    887s] #Number of warnings = 45
[05/28 13:51:46    887s] #Total number of warnings = 85
[05/28 13:51:46    887s] #Number of fails = 0
[05/28 13:51:46    887s] #Total number of fails = 0
[05/28 13:51:46    887s] #Complete globalDetailRoute on Wed May 28 13:51:46 2025
[05/28 13:51:46    887s] #
[05/28 13:51:46    887s] ### import design signature (108): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1116302997 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 13:51:46    887s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 13:51:46    887s] % End globalDetailRoute (date=05/28 13:51:46, total cpu=0:09:15, real=0:09:31, peak res=4092.6M, current mem=3679.0M)
[05/28 13:51:47    888s] #Default setup view is reset to view_slow_mission.
[05/28 13:51:47    888s] #Default setup view is reset to view_slow_mission.
[05/28 13:51:47    888s] AAE_INFO: Post Route call back at the end of routeDesign
[05/28 13:51:47    888s] #routeDesign: cpu time = 00:09:15, elapsed time = 00:09:32, memory = 3661.09 (MB), peak = 4092.57 (MB)
[05/28 13:51:47    888s] ### Time Record (routeDesign) is uninstalled.
[05/28 13:51:47    888s] #
[05/28 13:51:47    888s] #  Scalability Statistics
[05/28 13:51:47    888s] #
[05/28 13:51:47    888s] #----------------------------+---------+-------------+------------+
[05/28 13:51:47    888s] #  routeDesign               | cpu time| elapsed time| scalability|
[05/28 13:51:47    888s] #----------------------------+---------+-------------+------------+
[05/28 13:51:47    888s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/28 13:51:47    888s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/28 13:51:47    888s] #  Timing Data Generation    | 00:00:55|     00:01:13|         0.8|
[05/28 13:51:47    888s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[05/28 13:51:47    888s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/28 13:51:47    888s] #  Cell Pin Access           | 00:00:33|     00:00:32|         1.0|
[05/28 13:51:47    888s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/28 13:51:47    888s] #  Data Preparation          | 00:00:03|     00:00:03|         1.0|
[05/28 13:51:47    888s] #  Global Routing            | 00:00:01|     00:00:01|         1.0|
[05/28 13:51:47    888s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[05/28 13:51:47    888s] #  Detail Routing            | 00:07:29|     00:07:28|         1.0|
[05/28 13:51:47    888s] #  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
[05/28 13:51:47    888s] #  Post Route Via Swapping   | 00:00:06|     00:00:06|         1.0|
[05/28 13:51:47    888s] #  Post Route Wire Spreading | 00:00:04|     00:00:04|         1.0|
[05/28 13:51:47    888s] #  Entire Command            | 00:09:15|     00:09:32|         1.0|
[05/28 13:51:47    888s] #----------------------------+---------+-------------+------------+
[05/28 13:51:47    888s] #
[05/28 13:51:47    888s] 
[05/28 13:51:47    888s] *** Summary of all messages that are not suppressed in this session:
[05/28 13:51:47    888s] Severity  ID               Count  Summary                                  
[05/28 13:51:47    888s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/28 13:51:47    888s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/28 13:51:47    888s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/28 13:51:47    888s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/28 13:51:47    888s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/28 13:51:47    888s] WARNING   NRIF-95             55  Option setNanoRouteMode -routeTopRouting...
[05/28 13:51:47    888s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/28 13:51:47    888s] *** Message Summary: 111 warning(s), 0 error(s)
[05/28 13:51:47    888s] 
[05/28 13:51:47    888s] #% End routeDesign (date=05/28 13:51:47, total cpu=0:09:15, real=0:09:32, peak res=4092.6M, current mem=3661.1M)
[05/28 13:51:47    888s] <CMD> panCenter 14.18700 18.89900
[05/28 13:51:47    888s] **ERROR: (IMPQTF-4044):	Error occurs when 'a~' is executed with the error message: 'invalid command name "a~"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> zoomBox 1.14100 11.93000 14.91400 24.22000
[05/28 13:51:58    890s] <CMD> verify_drc
[05/28 13:51:58    890s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 13:51:58    890s]  *** Starting Verify DRC (MEM: 3682.6) ***
[05/28 13:51:58    890s] 
[05/28 13:51:58    890s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:51:58    890s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:51:58    890s]   VERIFY DRC ...... Starting Verification
[05/28 13:51:58    890s]   VERIFY DRC ...... Initializing
[05/28 13:51:58    890s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 13:51:58    890s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 13:51:58    890s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 13:51:58    890s]   VERIFY DRC ...... Using new threading
[05/28 13:51:58    890s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 21.120 20.480} 1 of 4
[05/28 13:51:59    891s]   VERIFY DRC ...... Sub-Area : 1 complete 42 Viols.
[05/28 13:51:59    891s]   VERIFY DRC ...... Sub-Area: {21.120 0.000 41.760 20.480} 2 of 4
[05/28 13:51:59    891s]   VERIFY DRC ...... Sub-Area : 2 complete 32 Viols.
[05/28 13:51:59    891s]   VERIFY DRC ...... Sub-Area: {0.000 20.480 21.120 40.960} 3 of 4
[05/28 13:51:59    891s]   VERIFY DRC ...... Sub-Area : 3 complete 24 Viols.
[05/28 13:51:59    891s]   VERIFY DRC ...... Sub-Area: {21.120 20.480 41.760 40.960} 4 of 4
[05/28 13:51:59    891s]   VERIFY DRC ...... Sub-Area : 4 complete 25 Viols.
[05/28 13:51:59    891s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 13:51:59    891s]   VERIFY DRC ...... Using new threading
[05/28 13:51:59    891s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 41.760 40.960} 1 of 1
[05/28 13:51:59    891s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 13:51:59    891s] 
[05/28 13:51:59    891s]   Verification Complete : 123 Viols.
[05/28 13:51:59    891s] 
[05/28 13:51:59    891s]  Violation Summary By Layer and Type:
[05/28 13:51:59    891s] 
[05/28 13:51:59    891s] 	          Color      Enc   EOLCol    Short   C2MCon   MetSpc   EOLSpc   Others   Totals
[05/28 13:51:59    891s] 	M1           20        0       16       14        0        1        0        2       53
[05/28 13:51:59    891s] 	V1            0       18        0        0       12        0        0        8       38
[05/28 13:51:59    891s] 	M2            8        0        1        1        0        6        6        7       29
[05/28 13:51:59    891s] 	AY            0        1        0        0        0        0        0        0        1
[05/28 13:51:59    891s] 	C1            0        0        0        0        0        1        1        0        2
[05/28 13:51:59    891s] 	Totals       28       19       17       15       12        8        7       17      123
[05/28 13:51:59    891s] 
[05/28 13:51:59    891s]  *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 13:51:59    891s] 
[05/28 13:52:12    894s] <CMD> timeDesign -postroute -hold
[05/28 13:52:12    894s] Switching SI Aware to true by default in postroute mode   
[05/28 13:52:12    894s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/28 13:52:12    894s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/28 13:52:12    894s] 
[05/28 13:52:12    894s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[05/28 13:52:12    894s] 
[05/28 13:52:25    896s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[05/28 13:52:43    900s] <CMD> timeDesign -postRoute -setup
[05/28 13:52:43    900s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:15:01.4/0:24:50.1 (0.6), mem = 3954.7M
[05/28 13:52:43    900s]  Reset EOS DB
[05/28 13:52:43    900s] Ignoring AAE DB Resetting ...
[05/28 13:52:43    900s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC14_counter3_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC14_counter3_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:52:43    900s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 13:52:43    900s] #To increase the message display limit, refer to the product command reference manual.
[05/28 13:52:43    900s] ### Net info: total nets: 1150
[05/28 13:52:43    900s] ### Net info: dirty nets: 0
[05/28 13:52:43    900s] ### Net info: marked as disconnected nets: 0
[05/28 13:52:43    900s] ### Net info: fully routed nets: 1148
[05/28 13:52:43    900s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 13:52:43    900s] ### Net info: unrouted nets: 0
[05/28 13:52:43    900s] ### Net info: re-extraction nets: 0
[05/28 13:52:43    900s] ### Net info: ignored nets: 0
[05/28 13:52:43    900s] ### Net info: skip routing nets: 0
[05/28 13:52:43    900s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:43    900s] ### import design signature (109): route=23750918 fixed_route=23750918 flt_obj=0 vio=1429291970 swire=282492057 shield_wire=1 net_attr=353509730 dirty_area=0 del_dirty_area=0 cell=279006169 placement=1726348855 pin_access=1116302997 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=941454222 sns=941454222
[05/28 13:52:43    900s] #Extract in post route mode
[05/28 13:52:43    900s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 13:52:43    900s] #Fast data preparation for tQuantus.
[05/28 13:52:43    900s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:43    900s] #Start routing data preparation on Wed May 28 13:52:43 2025
[05/28 13:52:43    900s] #
[05/28 13:52:43    900s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:43    900s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:43    900s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 13:52:43    900s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 13:52:43    900s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:52:43    900s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:52:43    900s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:52:43    900s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:52:43    900s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:52:43    900s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 13:52:43    900s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 13:52:43    900s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 13:52:43    900s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 13:52:43    900s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 13:52:43    900s] #Regenerating Ggrids automatically.
[05/28 13:52:43    900s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 13:52:43    900s] #Using automatically generated G-grids.
[05/28 13:52:43    900s] #Done routing data preparation.
[05/28 13:52:43    900s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3662.27 (MB), peak = 4092.57 (MB)
[05/28 13:52:43    900s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:43    900s] #Start routing data preparation on Wed May 28 13:52:43 2025
[05/28 13:52:43    900s] #
[05/28 13:52:43    900s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:43    900s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:43    900s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 13:52:43    900s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 13:52:43    900s] #pin_access_rlayer=3(C1)
[05/28 13:52:43    900s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 13:52:43    900s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 13:52:43    900s] #enable_dpt_layer_shield=F
[05/28 13:52:43    900s] #has_line_end_grid=F
[05/28 13:52:43    900s] #Regenerating Ggrids automatically.
[05/28 13:52:43    900s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 13:52:43    900s] #Using automatically generated G-grids.
[05/28 13:52:45    902s] #Done routing data preparation.
[05/28 13:52:45    902s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3670.62 (MB), peak = 4092.57 (MB)
[05/28 13:52:45    902s] #
[05/28 13:52:45    902s] #Start tQuantus RC extraction...
[05/28 13:52:45    902s] #Start building rc corner(s)...
[05/28 13:52:45    902s] #Number of RC Corner = 2
[05/28 13:52:45    902s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 13:52:45    902s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 13:52:45    902s] #(i=11, n=11 2000)
[05/28 13:52:45    902s] #M1 -> M1 (1)
[05/28 13:52:45    902s] #M2 -> M2 (2)
[05/28 13:52:45    902s] #C1 -> C1 (3)
[05/28 13:52:45    902s] #C2 -> C2 (4)
[05/28 13:52:45    902s] #C3 -> C3 (5)
[05/28 13:52:45    902s] #C4 -> C4 (6)
[05/28 13:52:45    902s] #C5 -> C5 (7)
[05/28 13:52:45    902s] #JA -> JA (8)
[05/28 13:52:45    902s] #QA -> QA (9)
[05/28 13:52:45    902s] #QB -> QB (10)
[05/28 13:52:45    902s] #LB -> LB (11)
[05/28 13:52:46    903s] #SADV-On
[05/28 13:52:46    903s] # Corner(s) : 
[05/28 13:52:46    903s] #rc_fast [25.00] 
[05/28 13:52:46    903s] #rc_slow [25.00]
[05/28 13:52:48    905s] # Corner id: 0
[05/28 13:52:48    905s] # Layout Scale: 1.000000
[05/28 13:52:48    905s] # Has Metal Fill model: yes
[05/28 13:52:48    905s] # Temperature was set
[05/28 13:52:48    905s] # Temperature : 25.000000
[05/28 13:52:48    905s] # Ref. Temp   : 25.000000
[05/28 13:52:48    905s] # Corner id: 1
[05/28 13:52:48    905s] # Layout Scale: 1.000000
[05/28 13:52:48    905s] # Has Metal Fill model: yes
[05/28 13:52:48    905s] # Temperature was set
[05/28 13:52:48    905s] # Temperature : 25.000000
[05/28 13:52:48    905s] # Ref. Temp   : 25.000000
[05/28 13:52:48    905s] #total pattern=286 [22, 2124]
[05/28 13:52:48    905s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 13:52:48    905s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 13:52:48    905s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 13:52:48    905s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 13:52:48    905s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 13:52:48    905s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 13:52:48    905s] #number model r/c [2,2] [22,2124] read
[05/28 13:52:49    905s] #0 rcmodel(s) requires rebuild
[05/28 13:52:49    905s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3681.52 (MB), peak = 4092.57 (MB)
[05/28 13:52:49    905s] #Finish check_net_pin_list step Enter extract
[05/28 13:52:49    905s] #Start init net ripin tree building
[05/28 13:52:49    905s] #Finish init net ripin tree building
[05/28 13:52:49    905s] #Cpu time = 00:00:00
[05/28 13:52:49    905s] #Elapsed time = 00:00:00
[05/28 13:52:49    905s] #Increased memory = 0.00 (MB)
[05/28 13:52:49    905s] #Total memory = 3681.52 (MB)
[05/28 13:52:49    905s] #Peak memory = 4092.57 (MB)
[05/28 13:52:49    905s] #begin processing metal fill model file
[05/28 13:52:49    905s] #end processing metal fill model file
[05/28 13:52:49    905s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:49    905s] #Length limit = 200 pitches
[05/28 13:52:49    905s] #opt mode = 2
[05/28 13:52:49    905s] #Finish check_net_pin_list step Fix net pin list
[05/28 13:52:49    905s] #Start generate extraction boxes.
[05/28 13:52:49    905s] #
[05/28 13:52:49    905s] #Extract using 30 x 30 Hboxes
[05/28 13:52:49    905s] #3x2 initial hboxes
[05/28 13:52:49    905s] #Use area based hbox pruning.
[05/28 13:52:49    905s] #0/0 hboxes pruned.
[05/28 13:52:49    905s] #Complete generating extraction boxes.
[05/28 13:52:49    905s] #Start step Extraction
[05/28 13:52:49    905s] #Extract 2 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 13:52:49    905s] #Process 0 special clock nets for rc extraction
[05/28 13:52:49    905s] #Total 1148 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 13:52:50    906s] #Run Statistics for Extraction:
[05/28 13:52:50    906s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/28 13:52:50    906s] #   Increased memory =    13.63 (MB), total memory =  3695.18 (MB), peak memory =  4092.57 (MB)
[05/28 13:52:50    906s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d
[05/28 13:52:50    906s] #Finish registering nets and terms for rcdb.
[05/28 13:52:50    906s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3686.29 (MB), peak = 4092.57 (MB)
[05/28 13:52:50    906s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:50    906s] #RC Statistics: 5908 Res, 2775 Ground Cap, 114 XCap (Edge to Edge)
[05/28 13:52:50    906s] #RC V/H edge ratio: 0.13, Avg V/H Edge Length: 537.25 (2120), Avg L-Edge Length: 2228.42 (3555)
[05/28 13:52:50    906s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d.
[05/28 13:52:50    906s] #Start writing RC data.
[05/28 13:52:50    906s] #Finish writing RC data
[05/28 13:52:50    906s] #Finish writing rcdb with 7066 nodes, 5918 edges, and 236 xcaps
[05/28 13:52:50    906s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3682.12 (MB), peak = 4092.57 (MB)
[05/28 13:52:50    906s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d' ...
[05/28 13:52:50    906s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d' for reading (mem: 3720.648M)
[05/28 13:52:50    906s] Reading RCDB with compressed RC data.
[05/28 13:52:50    906s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d' for content verification (mem: 3720.648M)
[05/28 13:52:50    906s] Reading RCDB with compressed RC data.
[05/28 13:52:50    906s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d': 0 access done (mem: 3720.648M)
[05/28 13:52:50    906s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d': 0 access done (mem: 3720.648M)
[05/28 13:52:50    906s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3720.648M)
[05/28 13:52:50    906s] Following multi-corner parasitics specified:
[05/28 13:52:50    906s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d (rcdb)
[05/28 13:52:50    906s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d' for reading (mem: 3720.648M)
[05/28 13:52:50    906s] Reading RCDB with compressed RC data.
[05/28 13:52:50    906s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d specified
[05/28 13:52:50    906s] Cell TOP, hinst 
[05/28 13:52:50    906s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d) for hinst (top) of cell (TOP);
[05/28 13:52:51    906s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d': 0 access done (mem: 3720.648M)
[05/28 13:52:51    906s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3720.648M)
[05/28 13:52:51    906s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d' for reading (mem: 3720.648M)
[05/28 13:52:51    906s] Reading RCDB with compressed RC data.
[05/28 13:52:51    907s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3720.652M)
[05/28 13:52:51    907s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=3720.652M)
[05/28 13:52:51    907s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3720.652M)
[05/28 13:52:51    907s] #
[05/28 13:52:51    907s] #Restore RCDB.
[05/28 13:52:51    907s] #
[05/28 13:52:51    907s] #Complete tQuantus RC extraction.
[05/28 13:52:51    907s] #Cpu time = 00:00:05
[05/28 13:52:51    907s] #Elapsed time = 00:00:06
[05/28 13:52:51    907s] #Increased memory = 11.92 (MB)
[05/28 13:52:51    907s] #Total memory = 3682.54 (MB)
[05/28 13:52:51    907s] #Peak memory = 4092.57 (MB)
[05/28 13:52:51    907s] #
[05/28 13:52:51    907s] #0 inserted nodes are removed
[05/28 13:52:51    907s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 13:52:51    907s] ### export design design signature (111): route=1789052652 fixed_route=1789052652 flt_obj=0 vio=1429291970 swire=282492057 shield_wire=1 net_attr=1376582020 dirty_area=0 del_dirty_area=0 cell=279006169 placement=1726348855 pin_access=1116302997 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=941454222 sns=941454222
[05/28 13:52:51    907s] ### import design signature (112): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1116302997 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 13:52:51    907s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:51    907s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:51    907s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:51    907s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:52:51    907s] #Start Design Signature (0)
[05/28 13:52:51    907s] #Finish Inst Signature in MT(27887646)
[05/28 13:52:51    907s] #Finish Net Signature in MT(88810356)
[05/28 13:52:51    907s] #Finish SNet Signature in MT (108523344)
[05/28 13:52:51    907s] #Run time and memory report for RC extraction:
[05/28 13:52:51    907s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 13:52:51    907s] #Run Statistics for snet signature:
[05/28 13:52:51    907s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:52:51    907s] #   Increased memory =     0.00 (MB), total memory =  3668.96 (MB), peak memory =  4092.57 (MB)
[05/28 13:52:51    907s] #Run Statistics for Net Final Signature:
[05/28 13:52:51    907s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:52:51    907s] #   Increased memory =     0.00 (MB), total memory =  3668.96 (MB), peak memory =  4092.57 (MB)
[05/28 13:52:51    907s] #Run Statistics for Net launch:
[05/28 13:52:51    907s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:52:51    907s] #   Increased memory =     0.01 (MB), total memory =  3668.96 (MB), peak memory =  4092.57 (MB)
[05/28 13:52:51    907s] #Run Statistics for Net init_dbsNet_slist:
[05/28 13:52:51    907s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:52:51    907s] #   Increased memory =     0.00 (MB), total memory =  3668.95 (MB), peak memory =  4092.57 (MB)
[05/28 13:52:51    907s] #Run Statistics for net signature:
[05/28 13:52:51    907s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:52:51    907s] #   Increased memory =     0.01 (MB), total memory =  3668.96 (MB), peak memory =  4092.57 (MB)
[05/28 13:52:51    907s] #Run Statistics for inst signature:
[05/28 13:52:51    907s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:52:51    907s] #   Increased memory =    -0.76 (MB), total memory =  3668.95 (MB), peak memory =  4092.57 (MB)
[05/28 13:52:51    907s] Starting delay calculation for Setup views
[05/28 13:52:52    908s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 13:52:52    908s] AAE DB initialization (MEM=3725.23 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 13:52:52    908s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 13:52:52    908s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 13:52:56    909s] #################################################################################
[05/28 13:52:56    909s] # Design Stage: PostRoute
[05/28 13:52:56    909s] # Design Name: TOP
[05/28 13:52:56    909s] # Design Mode: 22nm
[05/28 13:52:56    909s] # Analysis Mode: MMMC OCV 
[05/28 13:52:56    909s] # Parasitics Mode: SPEF/RCDB 
[05/28 13:52:56    909s] # Signoff Settings: SI On 
[05/28 13:52:56    909s] #################################################################################
[05/28 13:52:56    910s] AAE_INFO: 1 threads acquired from CTE.
[05/28 13:52:56    910s] Setting infinite Tws ...
[05/28 13:52:56    910s] First Iteration Infinite Tw... 
[05/28 13:52:56    910s] Calculate early delays in OCV mode...
[05/28 13:52:56    910s] Calculate late delays in OCV mode...
[05/28 13:52:56    910s] Topological Sorting (REAL = 0:00:00.0, MEM = 3739.8M, InitMEM = 3739.8M)
[05/28 13:52:56    910s] Start delay calculation (fullDC) (1 T). (MEM=3162.43)
[05/28 13:52:56    910s] Start AAE Lib Loading. (MEM=3739.85)
[05/28 13:52:56    910s] End AAE Lib Loading. (MEM=3940.85 CPU=0:00:00.3 Real=0:00:00.0)
[05/28 13:52:56    910s] End AAE Lib Interpolated Model. (MEM=3940.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:52:56    910s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d' for reading (mem: 3940.848M)
[05/28 13:52:56    910s] Reading RCDB with compressed RC data.
[05/28 13:52:56    910s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3940.8M)
[05/28 13:52:57    910s] Total number of fetched objects 1148
[05/28 13:52:57    910s] AAE_INFO-618: Total number of nets in the design is 1150,  100.0 percent of the nets selected for SI analysis
[05/28 13:52:57    910s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:52:57    910s] End delay calculation. (MEM=3457.82 CPU=0:00:00.4 REAL=0:00:01.0)
[05/28 13:53:01    912s] End delay calculation (fullDC). (MEM=3153.66 CPU=0:00:02.5 REAL=0:00:05.0)
[05/28 13:53:01    912s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 13:53:01    912s] *** CDM Built up (cpu=0:00:02.7  real=0:00:05.0  mem= 3747.0M) ***
[05/28 13:53:01    913s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3755.0M)
[05/28 13:53:01    913s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 13:53:01    913s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3755.0M)
[05/28 13:53:01    913s] Starting SI iteration 2
[05/28 13:53:01    913s] Calculate early delays in OCV mode...
[05/28 13:53:01    913s] Calculate late delays in OCV mode...
[05/28 13:53:01    913s] Start delay calculation (fullDC) (1 T). (MEM=3722.8)
[05/28 13:53:02    913s] End AAE Lib Interpolated Model. (MEM=3702.11 CPU Time=0:00:00.0, Real Time=0:00:01.0)
[05/28 13:53:02    913s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 13:53:02    913s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1148. 
[05/28 13:53:02    913s] Total number of fetched objects 1148
[05/28 13:53:02    913s] AAE_INFO-618: Total number of nets in the design is 1150,  0.1 percent of the nets selected for SI analysis
[05/28 13:53:02    913s] End delay calculation. (MEM=3735.66 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 13:53:02    913s] End delay calculation (fullDC). (MEM=3735.66 CPU=0:00:00.0 REAL=0:00:01.0)
[05/28 13:53:02    913s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 3752.3M) ***
[05/28 13:53:02    913s] *** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:11.0 totSessionCpu=0:15:15 mem=3760.3M)
[05/28 13:53:02    913s] Effort level <high> specified for reg2reg path_group
[05/28 13:53:02    913s] Cell TOP LLGs are deleted
[05/28 13:53:02    913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:02    913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:02    913s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3704.3M, EPOCH TIME: 1748454782.574098
[05/28 13:53:02    913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:02    913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:02    913s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3704.3M, EPOCH TIME: 1748454782.575041
[05/28 13:53:02    913s] Max number of tech site patterns supported in site array is 256.
[05/28 13:53:02    913s] Core basic site is GF22_DST
[05/28 13:53:02    914s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:53:02    914s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:53:02    914s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:53:02    914s] SiteArray: use 159,744 bytes
[05/28 13:53:02    914s] SiteArray: current memory after site array memory allocation 3704.3M
[05/28 13:53:02    914s] SiteArray: FP blocked sites are writable
[05/28 13:53:02    914s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3704.3M, EPOCH TIME: 1748454782.769681
[05/28 13:53:02    914s] Process 186 wires and vias for routing blockage analysis
[05/28 13:53:02    914s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3704.3M, EPOCH TIME: 1748454782.769847
[05/28 13:53:02    914s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:53:02    914s] Atter site array init, number of instance map data is 0.
[05/28 13:53:02    914s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.270, REAL:0.270, MEM:3704.3M, EPOCH TIME: 1748454782.845356
[05/28 13:53:02    914s] 
[05/28 13:53:02    914s] 
[05/28 13:53:02    914s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:53:02    914s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.272, MEM:3704.3M, EPOCH TIME: 1748454782.846552
[05/28 13:53:02    914s] Cell TOP LLGs are deleted
[05/28 13:53:02    914s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:02    914s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:03    914s] ** INFO: Initializing Glitch Interface
[05/28 13:53:04    914s] ** INFO: Initializing Glitch Interface
[05/28 13:53:05    914s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.147  | 49.721  | 49.147  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -71     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.580%
       (71.962% with Fillers)
------------------------------------------------------------------

[05/28 13:53:05    914s] Reported timing to dir ./timingReports
[05/28 13:53:05    914s] Total CPU time: 14.22 sec
[05/28 13:53:05    914s] Total Real time: 22.0 sec
[05/28 13:53:05    914s] Total Memory Usage: 3718.585938 Mbytes
[05/28 13:53:05    914s] Reset AAE Options
[05/28 13:53:05    914s] Info: pop threads available for lower-level modules during optimization.
[05/28 13:53:05    914s] *** timeDesign #2 [finish] () : cpu/real = 0:00:14.2/0:00:22.1 (0.6), totSession cpu/real = 0:15:15.6/0:25:12.2 (0.6), mem = 3718.6M
[05/28 13:53:05    914s] 
[05/28 13:53:05    914s] =============================================================================================
[05/28 13:53:05    914s]  Final TAT Report : timeDesign #2                                               23.10-p003_1
[05/28 13:53:05    914s] =============================================================================================
[05/28 13:53:05    914s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:53:05    914s] ---------------------------------------------------------------------------------------------
[05/28 13:53:05    914s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:53:05    914s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.5 % )     0:00:02.9 /  0:00:00.7    0.2
[05/28 13:53:05    914s] [ DrvReport              ]      1   0:00:02.3  (  10.3 % )     0:00:02.3 /  0:00:00.1    0.1
[05/28 13:53:05    914s] [ ExtractRC              ]      1   0:00:08.3  (  37.7 % )     0:00:08.3 /  0:00:06.7    0.8
[05/28 13:53:05    914s] [ UpdateTimingGraph      ]      2   0:00:05.3  (  23.9 % )     0:00:10.4 /  0:00:06.4    0.6
[05/28 13:53:05    914s] [ FullDelayCalc          ]      2   0:00:05.0  (  22.6 % )     0:00:05.0 /  0:00:02.8    0.6
[05/28 13:53:05    914s] [ TimingUpdate           ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:53:05    914s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 13:53:05    914s] [ GenerateReports        ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 13:53:05    914s] [ MISC                   ]          0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.4    0.7
[05/28 13:53:05    914s] ---------------------------------------------------------------------------------------------
[05/28 13:53:05    914s]  timeDesign #2 TOTAL                0:00:22.1  ( 100.0 % )     0:00:22.1 /  0:00:14.2    0.6
[05/28 13:53:05    914s] ---------------------------------------------------------------------------------------------
[05/28 13:53:05    914s] 
[05/28 13:53:19    917s] <CMD> timeDesign -postRoute -hold
[05/28 13:53:19    917s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:15:18.4/0:25:26.1 (0.6), mem = 3718.6M
[05/28 13:53:19    917s]  Reset EOS DB
[05/28 13:53:19    917s] Ignoring AAE DB Resetting ...
[05/28 13:53:19    917s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d': 1147 access done (mem: 3718.586M)
[05/28 13:53:19    917s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 13:53:19    917s] #Start Design Signature (0)
[05/28 13:53:19    917s] #Finish Inst Signature in MT(27887646)
[05/28 13:53:19    917s] #Finish Net Signature in MT(88810356)
[05/28 13:53:19    917s] #Finish SNet Signature in MT (108523344)
[05/28 13:53:19    917s] #Run time and memory report for RC extraction:
[05/28 13:53:19    917s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 13:53:19    917s] #Run Statistics for snet signature:
[05/28 13:53:19    917s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:53:19    917s] #   Increased memory =     0.00 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
[05/28 13:53:19    917s] #Run Statistics for Net Final Signature:
[05/28 13:53:19    917s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:53:19    917s] #   Increased memory =     0.00 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
[05/28 13:53:19    917s] #Run Statistics for Net launch:
[05/28 13:53:19    917s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:53:19    917s] #   Increased memory =     0.00 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
[05/28 13:53:19    917s] #Run Statistics for Net init_dbsNet_slist:
[05/28 13:53:19    917s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:53:19    917s] #   Increased memory =     0.00 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
[05/28 13:53:19    917s] #Run Statistics for net signature:
[05/28 13:53:19    917s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:53:19    917s] #   Increased memory =     0.00 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
[05/28 13:53:19    917s] #Run Statistics for inst signature:
[05/28 13:53:19    917s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:53:19    917s] #   Increased memory =    -2.46 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
[05/28 13:53:19    917s] tQuantus: Original signature = 108523344, new signature = 108523344
[05/28 13:53:19    917s] tQuantus: Design is clean by design signature
[05/28 13:53:19    917s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d' for reading (mem: 3716.586M)
[05/28 13:53:19    917s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3716.586M)
[05/28 13:53:19    917s] The design is extracted. Skipping TQuantus.
[05/28 13:53:19    917s] 
[05/28 13:53:19    917s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:53:19    917s] Deleting Lib Analyzer.
[05/28 13:53:19    917s] 
[05/28 13:53:19    917s] TimeStamp Deleting Cell Server End ...
[05/28 13:53:19    917s] Effort level <high> specified for reg2reg path_group
[05/28 13:53:19    917s] Cell TOP LLGs are deleted
[05/28 13:53:19    917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:19    917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:19    917s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3690.4M, EPOCH TIME: 1748454799.948910
[05/28 13:53:19    917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:19    917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:19    917s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3690.4M, EPOCH TIME: 1748454799.949720
[05/28 13:53:19    917s] Max number of tech site patterns supported in site array is 256.
[05/28 13:53:19    917s] Core basic site is GF22_DST
[05/28 13:53:20    918s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 13:53:20    918s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 13:53:20    918s] Fast DP-INIT is on for default
[05/28 13:53:20    918s] Atter site array init, number of instance map data is 0.
[05/28 13:53:20    918s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.280, REAL:0.284, MEM:3690.4M, EPOCH TIME: 1748454800.233279
[05/28 13:53:20    918s] 
[05/28 13:53:20    918s] 
[05/28 13:53:20    918s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:53:20    918s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.286, MEM:3690.4M, EPOCH TIME: 1748454800.234430
[05/28 13:53:20    918s] Cell TOP LLGs are deleted
[05/28 13:53:20    918s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:20    918s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:53:20    918s] OPTC: user 20.0
[05/28 13:53:20    918s] Starting delay calculation for Hold views
[05/28 13:53:20    918s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 13:53:20    918s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 13:53:20    918s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 13:53:24    920s] #################################################################################
[05/28 13:53:24    920s] # Design Stage: PostRoute
[05/28 13:53:24    920s] # Design Name: TOP
[05/28 13:53:24    920s] # Design Mode: 22nm
[05/28 13:53:24    920s] # Analysis Mode: MMMC OCV 
[05/28 13:53:24    920s] # Parasitics Mode: SPEF/RCDB 
[05/28 13:53:24    920s] # Signoff Settings: SI On 
[05/28 13:53:24    920s] #################################################################################
[05/28 13:53:24    920s] AAE_INFO: 1 threads acquired from CTE.
[05/28 13:53:24    920s] Setting infinite Tws ...
[05/28 13:53:24    920s] First Iteration Infinite Tw... 
[05/28 13:53:24    920s] Calculate late delays in OCV mode...
[05/28 13:53:24    920s] Calculate early delays in OCV mode...
[05/28 13:53:24    920s] Topological Sorting (REAL = 0:00:00.0, MEM = 3705.0M, InitMEM = 3705.0M)
[05/28 13:53:24    920s] Start delay calculation (fullDC) (1 T). (MEM=3143.58)
[05/28 13:53:24    920s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 13:53:24    920s] End AAE Lib Interpolated Model. (MEM=3705.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:53:24    920s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d' for reading (mem: 3705.023M)
[05/28 13:53:24    920s] Reading RCDB with compressed RC data.
[05/28 13:53:24    920s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3721.0M)
[05/28 13:53:24    921s] Total number of fetched objects 1148
[05/28 13:53:24    921s] AAE_INFO-618: Total number of nets in the design is 1150,  100.0 percent of the nets selected for SI analysis
[05/28 13:53:24    921s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:53:24    921s] End delay calculation. (MEM=3162.52 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 13:53:24    921s] End delay calculation (fullDC). (MEM=3162.52 CPU=0:00:00.6 REAL=0:00:00.0)
[05/28 13:53:24    921s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 13:53:24    921s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3746.7M) ***
[05/28 13:53:25    921s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3754.7M)
[05/28 13:53:25    921s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 13:53:25    921s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3754.7M)
[05/28 13:53:25    921s] Starting SI iteration 2
[05/28 13:53:25    921s] Calculate late delays in OCV mode...
[05/28 13:53:25    921s] Calculate early delays in OCV mode...
[05/28 13:53:25    921s] Start delay calculation (fullDC) (1 T). (MEM=3165.55)
[05/28 13:53:25    921s] End AAE Lib Interpolated Model. (MEM=3695.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:53:25    921s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 13:53:25    921s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1148. 
[05/28 13:53:25    921s] Total number of fetched objects 1148
[05/28 13:53:25    921s] AAE_INFO-618: Total number of nets in the design is 1150,  20.0 percent of the nets selected for SI analysis
[05/28 13:53:25    921s] End delay calculation. (MEM=3167.43 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 13:53:25    921s] End delay calculation (fullDC). (MEM=3167.43 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 13:53:25    921s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3750.5M) ***
[05/28 13:53:25    921s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:05.0 totSessionCpu=0:15:23 mem=3758.5M)
[05/28 13:53:25    921s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.086  | -0.069  | -0.086  |
|           TNS (ns):| -10.839 | -10.307 | -1.002  |
|    Violating Paths:|   273   |   221   |   70    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 46.580%
       (71.962% with Fillers)
------------------------------------------------------------------

[05/28 13:53:25    922s] Reported timing to dir ./timingReports
[05/28 13:53:25    922s] Total CPU time: 4.62 sec
[05/28 13:53:25    922s] Total Real time: 6.0 sec
[05/28 13:53:25    922s] Total Memory Usage: 3666.777344 Mbytes
[05/28 13:53:25    922s] Reset AAE Options
[05/28 13:53:25    922s] *** timeDesign #3 [finish] () : cpu/real = 0:00:04.6/0:00:06.6 (0.7), totSession cpu/real = 0:15:23.0/0:25:32.7 (0.6), mem = 3666.8M
[05/28 13:53:25    922s] 
[05/28 13:53:25    922s] =============================================================================================
[05/28 13:53:25    922s]  Final TAT Report : timeDesign #3                                               23.10-p003_1
[05/28 13:53:25    922s] =============================================================================================
[05/28 13:53:25    922s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:53:25    922s] ---------------------------------------------------------------------------------------------
[05/28 13:53:25    922s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:53:25    922s] [ OptSummaryReport       ]      1   0:00:00.3  (   5.1 % )     0:00:05.9 /  0:00:04.1    0.7
[05/28 13:53:25    922s] [ ExtractRC              ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.6
[05/28 13:53:25    922s] [ UpdateTimingGraph      ]      1   0:00:04.6  (  69.1 % )     0:00:05.4 /  0:00:03.7    0.7
[05/28 13:53:25    922s] [ FullDelayCalc          ]      2   0:00:00.8  (  12.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 13:53:25    922s] [ TimingUpdate           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.9
[05/28 13:53:25    922s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 13:53:25    922s] [ GenerateReports        ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:53:25    922s] [ MISC                   ]          0:00:00.7  (  10.0 % )     0:00:00.7 /  0:00:00.5    0.7
[05/28 13:53:25    922s] ---------------------------------------------------------------------------------------------
[05/28 13:53:25    922s]  timeDesign #3 TOTAL                0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:04.6    0.7
[05/28 13:53:25    922s] ---------------------------------------------------------------------------------------------
[05/28 13:53:25    922s] 
[05/28 13:54:01    929s] <CMD> setNanoRouteMode -route_detail_end_iteration 20
[05/28 13:54:22    933s] <CMD> optDesign -postRoute -hold -drv
[05/28 13:54:22    933s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3117.0M, totSessionCpu=0:15:34 **
[05/28 13:54:22    933s] 
[05/28 13:54:22    933s] Active Setup views: view_slow_mission 
[05/28 13:54:22    933s] *** optDesign #1 [begin] () : totSession cpu/real = 0:15:34.3/0:26:29.7 (0.6), mem = 3666.8M
[05/28 13:54:22    933s] Info: 1 threads available for lower-level modules during optimization.
[05/28 13:54:22    933s] GigaOpt running with 1 threads.
[05/28 13:54:22    933s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:15:34.3/0:26:29.7 (0.6), mem = 3666.8M
[05/28 13:54:22    933s] **INFO: User settings:
[05/28 13:54:23    933s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 13:54:23    933s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 13:54:23    933s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 13:54:23    933s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 13:54:23    933s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 13:54:23    933s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 13:54:23    933s] setNanoRouteMode -extract_design_signature                                                108523344
[05/28 13:54:23    933s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 13:54:23    933s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 13:54:23    933s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 13:54:23    933s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 13:54:23    933s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 13:54:23    933s] setNanoRouteMode -route_si_effort                                                         high
[05/28 13:54:23    933s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 13:54:23    933s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 13:54:23    933s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 13:54:23    933s] setNanoRouteMode -timingEngine                                                            .timing_file_74622.tif.gz
[05/28 13:54:23    933s] setDesignMode -process                                                                    22
[05/28 13:54:23    933s] setExtractRCMode -coupled                                                                 true
[05/28 13:54:23    933s] setExtractRCMode -coupling_c_th                                                           3
[05/28 13:54:23    933s] setExtractRCMode -engine                                                                  postRoute
[05/28 13:54:23    933s] setExtractRCMode -relative_c_th                                                           0.03
[05/28 13:54:23    933s] setExtractRCMode -total_c_th                                                              5
[05/28 13:54:23    933s] setDelayCalMode -enable_high_fanout                                                       true
[05/28 13:54:23    933s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/28 13:54:23    933s] setDelayCalMode -engine                                                                   aae
[05/28 13:54:23    933s] setDelayCalMode -ignoreNetLoad                                                            false
[05/28 13:54:23    933s] setDelayCalMode -SIAware                                                                  true
[05/28 13:54:23    933s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/28 13:54:23    933s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/28 13:54:23    933s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/28 13:54:23    933s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/28 13:54:23    933s] setOptMode -opt_drv_margin                                                                0
[05/28 13:54:23    933s] setOptMode -opt_drv                                                                       true
[05/28 13:54:23    933s] setOptMode -opt_resize_flip_flops                                                         true
[05/28 13:54:23    933s] setOptMode -opt_setup_target_slack                                                        0
[05/28 13:54:23    933s] setSIMode -separate_delta_delay_on_data                                                   true
[05/28 13:54:23    933s] setPlaceMode -place_detail_check_route                                                    true
[05/28 13:54:23    933s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/28 13:54:23    933s] setPlaceMode -place_global_clock_power_driven                                             true
[05/28 13:54:23    933s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/28 13:54:23    933s] setPlaceMode -place_global_cong_effort                                                    high
[05/28 13:54:23    933s] setPlaceMode -place_global_place_io_pins                                                  true
[05/28 13:54:23    933s] setAnalysisMode -analysisType                                                             onChipVariation
[05/28 13:54:23    933s] setAnalysisMode -checkType                                                                setup
[05/28 13:54:23    933s] setAnalysisMode -clkSrcPath                                                               true
[05/28 13:54:23    933s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/28 13:54:23    933s] setAnalysisMode -cppr                                                                     both
[05/28 13:54:23    933s] setAnalysisMode -skew                                                                     true
[05/28 13:54:23    933s] setAnalysisMode -usefulSkew                                                               true
[05/28 13:54:23    933s] 
[05/28 13:54:23    933s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 13:54:23    933s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/28 13:54:23    933s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:54:23    933s] 
[05/28 13:54:23    933s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:54:23    933s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:54:23    933s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:54:23    933s] Summary for sequential cells identification: 
[05/28 13:54:23    933s]   Identified SBFF number: 299
[05/28 13:54:23    933s]   Identified MBFF number: 75
[05/28 13:54:23    933s]   Identified SB Latch number: 22
[05/28 13:54:23    933s]   Identified MB Latch number: 0
[05/28 13:54:23    933s]   Not identified SBFF number: 15
[05/28 13:54:23    933s]   Not identified MBFF number: 0
[05/28 13:54:23    933s]   Not identified SB Latch number: 0
[05/28 13:54:23    933s]   Not identified MB Latch number: 0
[05/28 13:54:23    933s]   Number of sequential cells which are not FFs: 45
[05/28 13:54:23    933s]  Visiting view : view_slow_mission
[05/28 13:54:23    933s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:54:23    933s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:54:23    933s]  Visiting view : view_fast_mission
[05/28 13:54:23    933s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:54:23    933s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:54:23    933s] TLC MultiMap info (StdDelay):
[05/28 13:54:23    933s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 13:54:23    933s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 13:54:23    933s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 13:54:23    933s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 13:54:23    933s]  Setting StdDelay to: 6.1ps
[05/28 13:54:23    933s] 
[05/28 13:54:23    933s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:54:23    933s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 13:54:23    933s] OPERPROF: Starting DPlace-Init at level 1, MEM:3683.3M, EPOCH TIME: 1748454863.563850
[05/28 13:54:23    933s] Processing tracks to init pin-track alignment.
[05/28 13:54:23    933s] z: 1, totalTracks: 1
[05/28 13:54:23    933s] z: 3, totalTracks: 1
[05/28 13:54:23    933s] z: 5, totalTracks: 1
[05/28 13:54:23    933s] z: 7, totalTracks: 1
[05/28 13:54:23    933s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 13:54:23    933s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:54:23    933s] Initializing Route Infrastructure for color support ...
[05/28 13:54:23    933s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3683.3M, EPOCH TIME: 1748454863.565827
[05/28 13:54:23    933s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.010, MEM:3683.3M, EPOCH TIME: 1748454863.575860
[05/28 13:54:23    933s] Route Infrastructure Initialized for color support successfully.
[05/28 13:54:23    933s] Cell TOP LLGs are deleted
[05/28 13:54:23    933s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:23    933s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:23    933s] # Building TOP llgBox search-tree.
[05/28 13:54:23    933s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:54:23    933s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3683.3M, EPOCH TIME: 1748454863.602953
[05/28 13:54:23    933s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:23    933s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:23    933s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3683.3M, EPOCH TIME: 1748454863.604895
[05/28 13:54:23    933s] Max number of tech site patterns supported in site array is 256.
[05/28 13:54:23    933s] Core basic site is GF22_DST
[05/28 13:54:23    934s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:54:23    934s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:54:23    934s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:54:23    934s] SiteArray: use 159,744 bytes
[05/28 13:54:23    934s] SiteArray: current memory after site array memory allocation 3683.3M
[05/28 13:54:23    934s] SiteArray: FP blocked sites are writable
[05/28 13:54:23    934s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:54:23    934s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3683.3M, EPOCH TIME: 1748454863.811069
[05/28 13:54:23    934s] Process 30307 wires and vias for routing blockage analysis
[05/28 13:54:23    934s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.007, MEM:3683.3M, EPOCH TIME: 1748454863.817957
[05/28 13:54:23    934s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:54:23    934s] Atter site array init, number of instance map data is 0.
[05/28 13:54:23    934s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.310, REAL:0.310, MEM:3683.3M, EPOCH TIME: 1748454863.914734
[05/28 13:54:23    934s] 
[05/28 13:54:23    934s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:54:23    934s] 
[05/28 13:54:23    934s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:54:23    934s] OPERPROF:     Starting CMU at level 3, MEM:3683.3M, EPOCH TIME: 1748454863.915814
[05/28 13:54:23    934s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.011, MEM:3683.3M, EPOCH TIME: 1748454863.926670
[05/28 13:54:23    934s] 
[05/28 13:54:23    934s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:54:23    934s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.330, REAL:0.324, MEM:3683.3M, EPOCH TIME: 1748454863.926972
[05/28 13:54:23    934s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3683.3M, EPOCH TIME: 1748454863.927040
[05/28 13:54:23    934s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3683.3M, EPOCH TIME: 1748454863.927600
[05/28 13:54:23    934s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3683.3MB).
[05/28 13:54:23    934s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.365, MEM:3683.3M, EPOCH TIME: 1748454863.928582
[05/28 13:54:23    934s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3683.3M, EPOCH TIME: 1748454863.929005
[05/28 13:54:23    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:23    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:23    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:23    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:23    934s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.027, MEM:3679.3M, EPOCH TIME: 1748454863.956498
[05/28 13:54:23    934s] 
[05/28 13:54:23    934s] Creating Lib Analyzer ...
[05/28 13:54:24    934s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[05/28 13:54:24    934s] Type 'man IMPOPT-7077' for more detail.
[05/28 13:54:24    934s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 13:54:24    934s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 13:54:24    934s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:54:24    934s] 
[05/28 13:54:24    934s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:54:26    936s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:38 mem=3701.3M
[05/28 13:54:26    937s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:38 mem=3701.3M
[05/28 13:54:26    937s] Creating Lib Analyzer, finished. 
[05/28 13:54:26    937s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/28 13:54:26    937s] **INFO: Using Advanced Metric Collection system.
[05/28 13:54:26    937s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 3302.3M, totSessionCpu=0:15:38 **
[05/28 13:54:26    937s] **WARN: (IMPOPT-3326):	The -drv option not allowed in -hold mode.
[05/28 13:54:26    937s] Existing Dirty Nets : 0
[05/28 13:54:26    937s] New Signature Flow (optDesignCheckOptions) ....
[05/28 13:54:27    937s] #Taking db snapshot
[05/28 13:54:27    937s] #Taking db snapshot ... done
[05/28 13:54:27    937s] OPERPROF: Starting checkPlace at level 1, MEM:3701.3M, EPOCH TIME: 1748454867.024342
[05/28 13:54:27    937s] Processing tracks to init pin-track alignment.
[05/28 13:54:27    937s] z: 1, totalTracks: 1
[05/28 13:54:27    937s] z: 3, totalTracks: 1
[05/28 13:54:27    937s] z: 5, totalTracks: 1
[05/28 13:54:27    937s] z: 7, totalTracks: 1
[05/28 13:54:27    937s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 13:54:27    937s] #spOpts: rpCkHalo=4 
[05/28 13:54:27    937s] Initializing Route Infrastructure for color support ...
[05/28 13:54:27    937s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3701.3M, EPOCH TIME: 1748454867.024889
[05/28 13:54:27    937s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3701.3M, EPOCH TIME: 1748454867.030760
[05/28 13:54:27    937s] Route Infrastructure Initialized for color support successfully.
[05/28 13:54:27    937s] Cell TOP LLGs are deleted
[05/28 13:54:27    937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:27    937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:27    937s] # Building TOP llgBox search-tree.
[05/28 13:54:27    937s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:54:27    937s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3701.3M, EPOCH TIME: 1748454867.044243
[05/28 13:54:27    937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:27    937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:27    937s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3701.3M, EPOCH TIME: 1748454867.044941
[05/28 13:54:27    937s] Max number of tech site patterns supported in site array is 256.
[05/28 13:54:27    937s] Core basic site is GF22_DST
[05/28 13:54:27    937s] Processing tracks to init pin-track alignment.
[05/28 13:54:27    937s] z: 1, totalTracks: 1
[05/28 13:54:27    937s] z: 3, totalTracks: 1
[05/28 13:54:27    937s] z: 5, totalTracks: 1
[05/28 13:54:27    937s] z: 7, totalTracks: 1
[05/28 13:54:27    937s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 13:54:27    937s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:54:27    937s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:54:27    937s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:54:27    937s] SiteArray: use 159,744 bytes
[05/28 13:54:27    937s] SiteArray: current memory after site array memory allocation 3701.3M
[05/28 13:54:27    937s] SiteArray: FP blocked sites are writable
[05/28 13:54:27    937s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:54:27    937s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3701.3M, EPOCH TIME: 1748454867.210487
[05/28 13:54:27    937s] Process 30307 wires and vias for routing blockage analysis
[05/28 13:54:27    937s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.007, MEM:3701.3M, EPOCH TIME: 1748454867.217116
[05/28 13:54:27    937s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:54:27    937s] Atter site array init, number of instance map data is 0.
[05/28 13:54:27    937s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.170, REAL:0.173, MEM:3701.3M, EPOCH TIME: 1748454867.217560
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:54:27    937s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.174, MEM:3701.3M, EPOCH TIME: 1748454867.218287
[05/28 13:54:27    937s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3701.3M, EPOCH TIME: 1748454867.218498
[05/28 13:54:27    937s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 13:54:27    937s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3701.3M, EPOCH TIME: 1748454867.219524
[05/28 13:54:27    937s] Begin checking placement ... (start mem=3701.3M, init mem=3701.3M)
[05/28 13:54:27    937s] Begin checking exclusive groups violation ...
[05/28 13:54:27    937s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 13:54:27    937s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] Running CheckPlace using 1 thread in normal mode...
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] ...checkPlace normal is done!
[05/28 13:54:27    937s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3701.3M, EPOCH TIME: 1748454867.242099
[05/28 13:54:27    937s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:3701.3M, EPOCH TIME: 1748454867.243503
[05/28 13:54:27    937s] *info: Placed = 1416          
[05/28 13:54:27    937s] *info: Unplaced = 0           
[05/28 13:54:27    937s] Placement Density:71.96%(797/1108)
[05/28 13:54:27    937s] Placement Density (including fixed std cells):71.96%(797/1108)
[05/28 13:54:27    937s] Cell TOP LLGs are deleted
[05/28 13:54:27    937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1416).
[05/28 13:54:27    937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:27    937s] # Resetting pin-track-align track data.
[05/28 13:54:27    937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:27    937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:54:27    937s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3701.3M)
[05/28 13:54:27    937s] OPERPROF: Finished checkPlace at level 1, CPU:0.220, REAL:0.224, MEM:3701.3M, EPOCH TIME: 1748454867.248649
[05/28 13:54:27    937s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
[05/28 13:54:27    937s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 13:54:27    937s] UM:*                                                                   final
[05/28 13:54:27    937s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 13:54:27    937s] UM:*                                                                   opt_design_drv_postroute_hold
[05/28 13:54:27    937s] Info: Summary of CRR changes:
[05/28 13:54:27    937s]       - Timing transform commits:       0
[05/28 13:54:27    937s] Deleting Lib Analyzer.
[05/28 13:54:27    937s] Info: Destroy the CCOpt slew target map.
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] *** Summary of all messages that are not suppressed in this session:
[05/28 13:54:27    937s] Severity  ID               Count  Summary                                  
[05/28 13:54:27    937s] ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
[05/28 13:54:27    937s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/28 13:54:27    937s] WARNING   IMPOPT-3326          1  The -drv option not allowed in -hold mod...
[05/28 13:54:27    937s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/28 13:54:27    937s] *** Message Summary: 3 warning(s), 1 error(s)
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] clean pInstBBox. size 0
[05/28 13:54:27    937s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.4/0:00:04.6 (1.0), totSession cpu/real = 0:15:38.7/0:26:34.3 (0.6), mem = 3701.3M
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] =============================================================================================
[05/28 13:54:27    937s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.10-p003_1
[05/28 13:54:27    937s] =============================================================================================
[05/28 13:54:27    937s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:54:27    937s] ---------------------------------------------------------------------------------------------
[05/28 13:54:27    937s] [ CellServerInit         ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.3
[05/28 13:54:27    937s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  64.3 % )     0:00:03.0 /  0:00:02.9    1.0
[05/28 13:54:27    937s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:54:27    937s] [ MetricInit             ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:54:27    937s] [ CheckPlace             ]      1   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:54:27    937s] [ DetailPlaceInit        ]      1   0:00:00.4  (   7.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 13:54:27    937s] [ MISC                   ]          0:00:00.9  (  19.1 % )     0:00:00.9 /  0:00:00.7    0.8
[05/28 13:54:27    937s] ---------------------------------------------------------------------------------------------
[05/28 13:54:27    937s]  InitOpt #1 TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.4    1.0
[05/28 13:54:27    937s] ---------------------------------------------------------------------------------------------
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] Info: pop threads available for lower-level modules during optimization.
[05/28 13:54:27    937s] *** optDesign #1 [finish] () : cpu/real = 0:00:04.4/0:00:04.6 (1.0), totSession cpu/real = 0:15:38.7/0:26:34.3 (0.6), mem = 3701.3M
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] =============================================================================================
[05/28 13:54:27    937s]  Final TAT Report : optDesign #1                                                23.10-p003_1
[05/28 13:54:27    937s] =============================================================================================
[05/28 13:54:27    937s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:54:27    937s] ---------------------------------------------------------------------------------------------
[05/28 13:54:27    937s] [ InitOpt                ]      1   0:00:04.4  (  95.1 % )     0:00:04.6 /  0:00:04.4    1.0
[05/28 13:54:27    937s] [ CheckPlace             ]      1   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:54:27    937s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:54:27    937s] ---------------------------------------------------------------------------------------------
[05/28 13:54:27    937s]  optDesign #1 TOTAL                 0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.4    1.0
[05/28 13:54:27    937s] ---------------------------------------------------------------------------------------------
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:54:27    937s] 
[05/28 13:54:27    937s] TimeStamp Deleting Cell Server End ...
[05/28 13:54:27    937s] 
[05/28 13:55:22    948s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[05/28 13:55:23    948s] <CMD> optDesign -postRoute -hold -drv
[05/28 13:55:23    948s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3296.7M, totSessionCpu=0:15:50 **
[05/28 13:55:23    948s] 
[05/28 13:55:23    948s] Active Setup views: view_slow_mission 
[05/28 13:55:23    948s] *** optDesign #2 [begin] () : totSession cpu/real = 0:15:49.9/0:27:30.6 (0.6), mem = 3695.4M
[05/28 13:55:23    948s] Info: 1 threads available for lower-level modules during optimization.
[05/28 13:55:23    948s] GigaOpt running with 1 threads.
[05/28 13:55:23    948s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:15:49.9/0:27:30.6 (0.6), mem = 3695.4M
[05/28 13:55:23    948s] **INFO: User settings:
[05/28 13:55:23    948s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 13:55:23    948s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 13:55:23    948s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 13:55:23    948s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 13:55:23    948s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 13:55:23    948s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 13:55:23    948s] setNanoRouteMode -extract_design_signature                                                108523344
[05/28 13:55:23    948s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 13:55:23    948s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 13:55:23    948s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 13:55:23    948s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 13:55:23    948s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 13:55:23    948s] setNanoRouteMode -route_si_effort                                                         high
[05/28 13:55:23    948s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 13:55:23    948s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 13:55:23    948s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 13:55:23    948s] setNanoRouteMode -timingEngine                                                            .timing_file_74622.tif.gz
[05/28 13:55:23    948s] setDesignMode -process                                                                    22
[05/28 13:55:23    948s] setExtractRCMode -coupled                                                                 true
[05/28 13:55:23    948s] setExtractRCMode -coupling_c_th                                                           3
[05/28 13:55:23    948s] setExtractRCMode -engine                                                                  postRoute
[05/28 13:55:23    948s] setExtractRCMode -relative_c_th                                                           0.03
[05/28 13:55:23    948s] setExtractRCMode -total_c_th                                                              5
[05/28 13:55:23    948s] setDelayCalMode -enable_high_fanout                                                       true
[05/28 13:55:23    948s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/28 13:55:23    948s] setDelayCalMode -engine                                                                   aae
[05/28 13:55:23    948s] setDelayCalMode -ignoreNetLoad                                                            false
[05/28 13:55:23    948s] setDelayCalMode -SIAware                                                                  true
[05/28 13:55:23    948s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/28 13:55:23    948s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/28 13:55:23    948s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/28 13:55:23    948s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/28 13:55:23    948s] setOptMode -opt_drv_margin                                                                0
[05/28 13:55:23    948s] setOptMode -opt_drv                                                                       true
[05/28 13:55:23    948s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[05/28 13:55:23    948s] setOptMode -opt_resize_flip_flops                                                         true
[05/28 13:55:23    948s] setOptMode -opt_setup_target_slack                                                        0
[05/28 13:55:23    948s] setSIMode -separate_delta_delay_on_data                                                   true
[05/28 13:55:23    948s] setPlaceMode -place_detail_check_route                                                    true
[05/28 13:55:23    948s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/28 13:55:23    948s] setPlaceMode -place_global_clock_power_driven                                             true
[05/28 13:55:23    948s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/28 13:55:23    948s] setPlaceMode -place_global_cong_effort                                                    high
[05/28 13:55:23    948s] setPlaceMode -place_global_place_io_pins                                                  true
[05/28 13:55:23    948s] setAnalysisMode -analysisType                                                             onChipVariation
[05/28 13:55:23    948s] setAnalysisMode -checkType                                                                setup
[05/28 13:55:23    948s] setAnalysisMode -clkSrcPath                                                               true
[05/28 13:55:23    948s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/28 13:55:23    948s] setAnalysisMode -cppr                                                                     both
[05/28 13:55:23    948s] setAnalysisMode -skew                                                                     true
[05/28 13:55:23    948s] setAnalysisMode -usefulSkew                                                               true
[05/28 13:55:23    948s] 
[05/28 13:55:23    948s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 13:55:23    948s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/28 13:55:23    948s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:55:23    949s] 
[05/28 13:55:23    949s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:55:23    949s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:55:23    949s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:55:24    949s] Summary for sequential cells identification: 
[05/28 13:55:24    949s]   Identified SBFF number: 299
[05/28 13:55:24    949s]   Identified MBFF number: 75
[05/28 13:55:24    949s]   Identified SB Latch number: 22
[05/28 13:55:24    949s]   Identified MB Latch number: 0
[05/28 13:55:24    949s]   Not identified SBFF number: 15
[05/28 13:55:24    949s]   Not identified MBFF number: 0
[05/28 13:55:24    949s]   Not identified SB Latch number: 0
[05/28 13:55:24    949s]   Not identified MB Latch number: 0
[05/28 13:55:24    949s]   Number of sequential cells which are not FFs: 45
[05/28 13:55:24    949s]  Visiting view : view_slow_mission
[05/28 13:55:24    949s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:55:24    949s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:55:24    949s]  Visiting view : view_fast_mission
[05/28 13:55:24    949s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:55:24    949s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:55:24    949s] TLC MultiMap info (StdDelay):
[05/28 13:55:24    949s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 13:55:24    949s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 13:55:24    949s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 13:55:24    949s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 13:55:24    949s]  Setting StdDelay to: 6.1ps
[05/28 13:55:24    949s] 
[05/28 13:55:24    949s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:55:24    949s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 13:55:24    949s] OPERPROF: Starting DPlace-Init at level 1, MEM:3699.4M, EPOCH TIME: 1748454924.114107
[05/28 13:55:24    949s] Processing tracks to init pin-track alignment.
[05/28 13:55:24    949s] z: 1, totalTracks: 1
[05/28 13:55:24    949s] z: 3, totalTracks: 1
[05/28 13:55:24    949s] z: 5, totalTracks: 1
[05/28 13:55:24    949s] z: 7, totalTracks: 1
[05/28 13:55:24    949s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 13:55:24    949s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:55:24    949s] Initializing Route Infrastructure for color support ...
[05/28 13:55:24    949s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3699.4M, EPOCH TIME: 1748454924.114860
[05/28 13:55:24    949s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.009, MEM:3699.4M, EPOCH TIME: 1748454924.123886
[05/28 13:55:24    949s] Route Infrastructure Initialized for color support successfully.
[05/28 13:55:24    949s] Cell TOP LLGs are deleted
[05/28 13:55:24    949s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:24    949s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:24    949s] # Building TOP llgBox search-tree.
[05/28 13:55:24    949s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:55:24    949s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3699.4M, EPOCH TIME: 1748454924.137140
[05/28 13:55:24    949s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:24    949s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:24    949s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3699.4M, EPOCH TIME: 1748454924.137900
[05/28 13:55:24    949s] Max number of tech site patterns supported in site array is 256.
[05/28 13:55:24    949s] Core basic site is GF22_DST
[05/28 13:55:24    949s] Processing tracks to init pin-track alignment.
[05/28 13:55:24    949s] z: 1, totalTracks: 1
[05/28 13:55:24    949s] z: 3, totalTracks: 1
[05/28 13:55:24    949s] z: 5, totalTracks: 1
[05/28 13:55:24    949s] z: 7, totalTracks: 1
[05/28 13:55:24    949s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:55:24    949s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:55:24    949s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:55:24    949s] SiteArray: use 159,744 bytes
[05/28 13:55:24    949s] SiteArray: current memory after site array memory allocation 3699.4M
[05/28 13:55:24    949s] SiteArray: FP blocked sites are writable
[05/28 13:55:24    949s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:55:24    949s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3699.4M, EPOCH TIME: 1748454924.323204
[05/28 13:55:24    949s] Process 30307 wires and vias for routing blockage analysis
[05/28 13:55:24    949s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.007, MEM:3699.4M, EPOCH TIME: 1748454924.330036
[05/28 13:55:24    949s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:55:24    949s] Atter site array init, number of instance map data is 0.
[05/28 13:55:24    949s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.260, REAL:0.263, MEM:3699.4M, EPOCH TIME: 1748454924.400823
[05/28 13:55:24    949s] 
[05/28 13:55:24    949s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:55:24    949s] 
[05/28 13:55:24    949s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:55:24    949s] OPERPROF:     Starting CMU at level 3, MEM:3699.4M, EPOCH TIME: 1748454924.401639
[05/28 13:55:24    949s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:3699.4M, EPOCH TIME: 1748454924.404519
[05/28 13:55:24    949s] 
[05/28 13:55:24    949s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:55:24    949s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.268, MEM:3699.4M, EPOCH TIME: 1748454924.404815
[05/28 13:55:24    949s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3699.4M, EPOCH TIME: 1748454924.404883
[05/28 13:55:24    949s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3699.4M, EPOCH TIME: 1748454924.405225
[05/28 13:55:24    949s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3699.4MB).
[05/28 13:55:24    949s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.292, MEM:3699.4M, EPOCH TIME: 1748454924.406072
[05/28 13:55:24    949s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3699.4M, EPOCH TIME: 1748454924.406324
[05/28 13:55:24    949s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:24    949s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:24    949s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:24    949s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:24    949s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.026, MEM:3695.4M, EPOCH TIME: 1748454924.432297
[05/28 13:55:24    949s] 
[05/28 13:55:24    949s] Creating Lib Analyzer ...
[05/28 13:55:25    950s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 13:55:25    950s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 13:55:25    950s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:55:25    950s] 
[05/28 13:55:25    950s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:55:27    952s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:53 mem=3701.4M
[05/28 13:55:27    952s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:53 mem=3701.4M
[05/28 13:55:27    952s] Creating Lib Analyzer, finished. 
[05/28 13:55:27    952s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/28 13:55:27    952s] **INFO: Using Advanced Metric Collection system.
[05/28 13:55:27    952s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 3301.4M, totSessionCpu=0:15:53 **
[05/28 13:55:27    952s] **WARN: (IMPOPT-3326):	The -drv option not allowed in -hold mode.
[05/28 13:55:27    952s] Existing Dirty Nets : 0
[05/28 13:55:27    952s] New Signature Flow (optDesignCheckOptions) ....
[05/28 13:55:27    952s] #Taking db snapshot
[05/28 13:55:27    952s] #Taking db snapshot ... done
[05/28 13:55:27    952s] OPERPROF: Starting checkPlace at level 1, MEM:3701.4M, EPOCH TIME: 1748454927.522923
[05/28 13:55:27    952s] Processing tracks to init pin-track alignment.
[05/28 13:55:27    952s] z: 1, totalTracks: 1
[05/28 13:55:27    952s] z: 3, totalTracks: 1
[05/28 13:55:27    952s] z: 5, totalTracks: 1
[05/28 13:55:27    952s] z: 7, totalTracks: 1
[05/28 13:55:27    952s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 13:55:27    952s] #spOpts: rpCkHalo=4 
[05/28 13:55:27    952s] Initializing Route Infrastructure for color support ...
[05/28 13:55:27    952s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3701.4M, EPOCH TIME: 1748454927.523611
[05/28 13:55:27    952s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.007, MEM:3701.4M, EPOCH TIME: 1748454927.530870
[05/28 13:55:27    952s] Route Infrastructure Initialized for color support successfully.
[05/28 13:55:27    952s] Cell TOP LLGs are deleted
[05/28 13:55:27    952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:27    952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:27    952s] # Building TOP llgBox search-tree.
[05/28 13:55:27    952s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:55:27    952s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3701.4M, EPOCH TIME: 1748454927.541453
[05/28 13:55:27    952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:27    952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:27    952s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3701.4M, EPOCH TIME: 1748454927.542168
[05/28 13:55:27    952s] Max number of tech site patterns supported in site array is 256.
[05/28 13:55:27    952s] Core basic site is GF22_DST
[05/28 13:55:27    952s] Processing tracks to init pin-track alignment.
[05/28 13:55:27    952s] z: 1, totalTracks: 1
[05/28 13:55:27    952s] z: 3, totalTracks: 1
[05/28 13:55:27    952s] z: 5, totalTracks: 1
[05/28 13:55:27    952s] z: 7, totalTracks: 1
[05/28 13:55:27    952s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 13:55:27    952s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:55:27    952s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:55:27    952s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:55:27    952s] SiteArray: use 159,744 bytes
[05/28 13:55:27    952s] SiteArray: current memory after site array memory allocation 3701.4M
[05/28 13:55:27    952s] SiteArray: FP blocked sites are writable
[05/28 13:55:27    952s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:55:27    952s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3701.4M, EPOCH TIME: 1748454927.708674
[05/28 13:55:27    952s] Process 30307 wires and vias for routing blockage analysis
[05/28 13:55:27    952s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.007, MEM:3701.4M, EPOCH TIME: 1748454927.715375
[05/28 13:55:27    952s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:55:27    952s] Atter site array init, number of instance map data is 0.
[05/28 13:55:27    952s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.170, REAL:0.174, MEM:3701.4M, EPOCH TIME: 1748454927.715802
[05/28 13:55:27    952s] 
[05/28 13:55:27    952s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:55:27    952s] 
[05/28 13:55:27    952s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:55:27    952s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.175, MEM:3701.4M, EPOCH TIME: 1748454927.716492
[05/28 13:55:27    952s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3701.4M, EPOCH TIME: 1748454927.716692
[05/28 13:55:27    952s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 13:55:27    952s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3701.4M, EPOCH TIME: 1748454927.717802
[05/28 13:55:27    952s] Begin checking placement ... (start mem=3701.4M, init mem=3701.4M)
[05/28 13:55:27    952s] Begin checking exclusive groups violation ...
[05/28 13:55:27    952s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 13:55:27    952s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 13:55:27    952s] 
[05/28 13:55:27    952s] Running CheckPlace using 1 thread in normal mode...
[05/28 13:55:27    952s] 
[05/28 13:55:27    952s] ...checkPlace normal is done!
[05/28 13:55:27    952s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3701.4M, EPOCH TIME: 1748454927.741219
[05/28 13:55:27    952s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:3701.4M, EPOCH TIME: 1748454927.742592
[05/28 13:55:27    952s] *info: Placed = 1416          
[05/28 13:55:27    952s] *info: Unplaced = 0           
[05/28 13:55:27    952s] Placement Density:71.96%(797/1108)
[05/28 13:55:27    952s] Placement Density (including fixed std cells):71.96%(797/1108)
[05/28 13:55:27    952s] Cell TOP LLGs are deleted
[05/28 13:55:27    952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1416).
[05/28 13:55:27    952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:27    952s] # Resetting pin-track-align track data.
[05/28 13:55:27    952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:27    952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:55:27    952s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3701.4M)
[05/28 13:55:27    952s] OPERPROF: Finished checkPlace at level 1, CPU:0.230, REAL:0.225, MEM:3701.4M, EPOCH TIME: 1748454927.747465
[05/28 13:55:27    952s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
[05/28 13:55:27    952s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 13:55:27    952s] UM:*                                                                   final
[05/28 13:55:28    953s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 13:55:28    953s] UM:*                                                                   opt_design_drv_postroute_hold
[05/28 13:55:28    953s] Info: Summary of CRR changes:
[05/28 13:55:28    953s]       - Timing transform commits:       0
[05/28 13:55:28    953s] Deleting Lib Analyzer.
[05/28 13:55:28    953s] Info: Destroy the CCOpt slew target map.
[05/28 13:55:28    953s] 
[05/28 13:55:28    953s] *** Summary of all messages that are not suppressed in this session:
[05/28 13:55:28    953s] Severity  ID               Count  Summary                                  
[05/28 13:55:28    953s] ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
[05/28 13:55:28    953s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/28 13:55:28    953s] WARNING   IMPOPT-3326          1  The -drv option not allowed in -hold mod...
[05/28 13:55:28    953s] *** Message Summary: 2 warning(s), 1 error(s)
[05/28 13:55:28    953s] 
[05/28 13:55:28    953s] clean pInstBBox. size 0
[05/28 13:55:28    953s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:04.1/0:00:04.2 (1.0), totSession cpu/real = 0:15:54.1/0:27:34.8 (0.6), mem = 3701.4M
[05/28 13:55:28    953s] 
[05/28 13:55:28    953s] =============================================================================================
[05/28 13:55:28    953s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.10-p003_1
[05/28 13:55:28    953s] =============================================================================================
[05/28 13:55:28    953s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:55:28    953s] ---------------------------------------------------------------------------------------------
[05/28 13:55:28    953s] [ CellServerInit         ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:55:28    953s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  72.3 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 13:55:28    953s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:55:28    953s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:55:28    953s] [ CheckPlace             ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:55:28    953s] [ DetailPlaceInit        ]      1   0:00:00.3  (   7.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:55:28    953s] [ MISC                   ]          0:00:00.5  (  12.3 % )     0:00:00.5 /  0:00:00.5    0.9
[05/28 13:55:28    953s] ---------------------------------------------------------------------------------------------
[05/28 13:55:28    953s]  InitOpt #1 TOTAL                   0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.1    1.0
[05/28 13:55:28    953s] ---------------------------------------------------------------------------------------------
[05/28 13:55:28    953s] 
[05/28 13:55:28    953s] Info: pop threads available for lower-level modules during optimization.
[05/28 13:55:28    953s] *** optDesign #2 [finish] () : cpu/real = 0:00:04.1/0:00:04.2 (1.0), totSession cpu/real = 0:15:54.1/0:27:34.8 (0.6), mem = 3701.4M
[05/28 13:55:28    953s] 
[05/28 13:55:28    953s] =============================================================================================
[05/28 13:55:28    953s]  Final TAT Report : optDesign #2                                                23.10-p003_1
[05/28 13:55:28    953s] =============================================================================================
[05/28 13:55:28    953s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:55:28    953s] ---------------------------------------------------------------------------------------------
[05/28 13:55:28    953s] [ InitOpt                ]      1   0:00:03.9  (  94.6 % )     0:00:04.2 /  0:00:04.1    1.0
[05/28 13:55:28    953s] [ CheckPlace             ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:55:28    953s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:55:28    953s] ---------------------------------------------------------------------------------------------
[05/28 13:55:28    953s]  optDesign #2 TOTAL                 0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.1    1.0
[05/28 13:55:28    953s] ---------------------------------------------------------------------------------------------
[05/28 13:55:28    953s] 
[05/28 13:55:28    953s] 
[05/28 13:55:28    953s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:55:28    953s] 
[05/28 13:55:28    953s] TimeStamp Deleting Cell Server End ...
[05/28 13:55:28    953s] 
[05/28 13:56:22    963s] <CMD> man IMPOPT-570
[05/28 13:56:31    965s] <CMD> optDesign -reset
[05/28 13:56:31    965s] 
[05/28 13:56:31    965s] Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr]
[05/28 13:56:31    965s]                  [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute] [-preCTS]
[05/28 13:56:31    965s]                  [-prefix <fileNamePrefix>] [-selectedNets <fileName>]
[05/28 13:56:31    965s]                  [-selectedTerms <fileName>] [-setup] [-targeted] [-timingDebugReport]
[05/28 13:56:31    965s]                  [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]
[05/28 13:56:31    965s] 
[05/28 13:56:31    965s] **ERROR: (IMPTCM-48):	"-reset" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

[05/28 13:56:41    966s] <CMD> optDesign -hold
[05/28 13:56:41    966s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3295.4M, totSessionCpu=0:16:08 **
[05/28 13:56:41    966s] 
[05/28 13:56:41    966s] Active Setup views: view_slow_mission 
[05/28 13:56:41    966s] *** optDesign #3 [begin] () : totSession cpu/real = 0:16:07.9/0:28:48.1 (0.6), mem = 3695.5M
[05/28 13:56:41    966s] Info: 1 threads available for lower-level modules during optimization.
[05/28 13:56:41    966s] GigaOpt running with 1 threads.
[05/28 13:56:41    966s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:16:07.9/0:28:48.1 (0.6), mem = 3695.5M
[05/28 13:56:41    966s] **INFO: User settings:
[05/28 13:56:41    966s] setDesignMode -process                                         22
[05/28 13:56:41    966s] setExtractRCMode -coupled                                      true
[05/28 13:56:41    966s] setExtractRCMode -coupling_c_th                                3
[05/28 13:56:41    966s] setExtractRCMode -engine                                       postRoute
[05/28 13:56:41    966s] setExtractRCMode -relative_c_th                                0.03
[05/28 13:56:41    966s] setExtractRCMode -total_c_th                                   5
[05/28 13:56:41    966s] setDelayCalMode -enable_high_fanout                            true
[05/28 13:56:41    966s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[05/28 13:56:41    966s] setDelayCalMode -engine                                        aae
[05/28 13:56:41    966s] setDelayCalMode -ignoreNetLoad                                 false
[05/28 13:56:41    966s] setDelayCalMode -SIAware                                       true
[05/28 13:56:41    966s] setDelayCalMode -socv_accuracy_mode                            low
[05/28 13:56:41    966s] setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
[05/28 13:56:41    966s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
[05/28 13:56:41    966s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
[05/28 13:56:41    966s] setOptMode -opt_drv_margin                                     0
[05/28 13:56:41    966s] setOptMode -opt_drv                                            true
[05/28 13:56:41    966s] setOptMode -opt_hold_allow_setup_tns_degradation               false
[05/28 13:56:41    966s] setOptMode -opt_resize_flip_flops                              true
[05/28 13:56:41    966s] setOptMode -opt_setup_target_slack                             0
[05/28 13:56:41    966s] setPlaceMode -place_detail_check_route                         true
[05/28 13:56:41    966s] setPlaceMode -place_detail_dpt_flow                            true
[05/28 13:56:41    966s] setPlaceMode -place_global_clock_power_driven                  true
[05/28 13:56:41    966s] setPlaceMode -place_global_clock_power_driven_effort           high
[05/28 13:56:41    966s] setPlaceMode -place_global_cong_effort                         high
[05/28 13:56:41    966s] setPlaceMode -place_global_place_io_pins                       true
[05/28 13:56:41    966s] setAnalysisMode -analysisType                                  onChipVariation
[05/28 13:56:41    966s] setAnalysisMode -checkType                                     setup
[05/28 13:56:41    966s] setAnalysisMode -clkSrcPath                                    true
[05/28 13:56:41    966s] setAnalysisMode -clockPropagation                              sdcControl
[05/28 13:56:41    966s] setAnalysisMode -cppr                                          both
[05/28 13:56:41    966s] setAnalysisMode -skew                                          true
[05/28 13:56:41    966s] setAnalysisMode -usefulSkew                                    true
[05/28 13:56:41    966s] setRouteMode -earlyGlobalRouteSecondPG                         false
[05/28 13:56:41    966s] 
[05/28 13:56:41    966s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/28 13:56:41    966s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:56:41    966s] 
[05/28 13:56:41    966s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:56:41    966s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:56:41    966s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:56:41    967s] Summary for sequential cells identification: 
[05/28 13:56:41    967s]   Identified SBFF number: 299
[05/28 13:56:41    967s]   Identified MBFF number: 75
[05/28 13:56:41    967s]   Identified SB Latch number: 22
[05/28 13:56:41    967s]   Identified MB Latch number: 0
[05/28 13:56:41    967s]   Not identified SBFF number: 15
[05/28 13:56:41    967s]   Not identified MBFF number: 0
[05/28 13:56:41    967s]   Not identified SB Latch number: 0
[05/28 13:56:41    967s]   Not identified MB Latch number: 0
[05/28 13:56:41    967s]   Number of sequential cells which are not FFs: 45
[05/28 13:56:41    967s]  Visiting view : view_slow_mission
[05/28 13:56:41    967s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:56:41    967s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:56:41    967s]  Visiting view : view_fast_mission
[05/28 13:56:41    967s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:56:41    967s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:56:41    967s] TLC MultiMap info (StdDelay):
[05/28 13:56:41    967s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 13:56:41    967s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 13:56:41    967s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 13:56:41    967s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 13:56:41    967s]  Setting StdDelay to: 6.1ps
[05/28 13:56:41    967s] 
[05/28 13:56:41    967s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:56:41    967s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 13:56:41    967s] OPERPROF: Starting DPlace-Init at level 1, MEM:3699.5M, EPOCH TIME: 1748455001.492596
[05/28 13:56:41    967s] Processing tracks to init pin-track alignment.
[05/28 13:56:41    967s] z: 1, totalTracks: 1
[05/28 13:56:41    967s] z: 3, totalTracks: 1
[05/28 13:56:41    967s] z: 5, totalTracks: 1
[05/28 13:56:41    967s] z: 7, totalTracks: 1
[05/28 13:56:41    967s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 13:56:41    967s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:56:41    967s] Initializing Route Infrastructure for color support ...
[05/28 13:56:41    967s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3699.5M, EPOCH TIME: 1748455001.493305
[05/28 13:56:41    967s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3699.5M, EPOCH TIME: 1748455001.499725
[05/28 13:56:41    967s] Route Infrastructure Initialized for color support successfully.
[05/28 13:56:41    967s] Cell TOP LLGs are deleted
[05/28 13:56:41    967s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:56:41    967s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:56:41    967s] # Building TOP llgBox search-tree.
[05/28 13:56:41    967s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:56:41    967s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3699.5M, EPOCH TIME: 1748455001.516201
[05/28 13:56:41    967s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:56:41    967s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:56:41    967s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3699.5M, EPOCH TIME: 1748455001.516951
[05/28 13:56:41    967s] Max number of tech site patterns supported in site array is 256.
[05/28 13:56:41    967s] Core basic site is GF22_DST
[05/28 13:56:41    967s] Processing tracks to init pin-track alignment.
[05/28 13:56:41    967s] z: 1, totalTracks: 1
[05/28 13:56:41    967s] z: 3, totalTracks: 1
[05/28 13:56:41    967s] z: 5, totalTracks: 1
[05/28 13:56:41    967s] z: 7, totalTracks: 1
[05/28 13:56:41    967s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:56:41    967s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:56:41    967s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:56:41    967s] SiteArray: use 159,744 bytes
[05/28 13:56:41    967s] SiteArray: current memory after site array memory allocation 3699.5M
[05/28 13:56:41    967s] SiteArray: FP blocked sites are writable
[05/28 13:56:41    967s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:56:41    967s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3699.5M, EPOCH TIME: 1748455001.705557
[05/28 13:56:41    967s] Process 30307 wires and vias for routing blockage analysis
[05/28 13:56:41    967s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.007, MEM:3699.5M, EPOCH TIME: 1748455001.712265
[05/28 13:56:41    967s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:56:41    967s] Atter site array init, number of instance map data is 0.
[05/28 13:56:41    967s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.260, REAL:0.270, MEM:3699.5M, EPOCH TIME: 1748455001.787384
[05/28 13:56:41    967s] 
[05/28 13:56:41    967s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:56:41    967s] 
[05/28 13:56:41    967s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:56:41    967s] OPERPROF:     Starting CMU at level 3, MEM:3699.5M, EPOCH TIME: 1748455001.788253
[05/28 13:56:41    967s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:3699.5M, EPOCH TIME: 1748455001.791269
[05/28 13:56:41    967s] 
[05/28 13:56:41    967s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:56:41    967s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.275, MEM:3699.5M, EPOCH TIME: 1748455001.791577
[05/28 13:56:41    967s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3699.5M, EPOCH TIME: 1748455001.791650
[05/28 13:56:41    967s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3699.5M, EPOCH TIME: 1748455001.792061
[05/28 13:56:41    967s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3699.5MB).
[05/28 13:56:41    967s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.300, MEM:3699.5M, EPOCH TIME: 1748455001.792914
[05/28 13:56:41    967s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3699.5M, EPOCH TIME: 1748455001.793175
[05/28 13:56:41    967s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:56:41    967s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:56:41    967s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:56:41    967s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:56:41    967s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.026, MEM:3695.5M, EPOCH TIME: 1748455001.818762
[05/28 13:56:41    967s] 
[05/28 13:56:41    967s] Creating Lib Analyzer ...
[05/28 13:56:42    968s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 13:56:42    968s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 13:56:42    968s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:56:42    968s] 
[05/28 13:56:42    968s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:56:44    970s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:11 mem=3701.5M
[05/28 13:56:44    970s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:11 mem=3701.5M
[05/28 13:56:44    970s] Creating Lib Analyzer, finished. 
[05/28 13:56:44    970s] **DIAG[coeABC.tcl:setGenusDesignStateEnumFromDesignStageMask]: Unkown design stage "opt_design_hold"
[05/28 13:56:44    970s] **INFO: Using Advanced Metric Collection system.
[05/28 13:56:44    970s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 3300.1M, totSessionCpu=0:16:11 **
[05/28 13:56:44    970s] **WARN: (IMPOPT-3318):	Missing -preCTS|-postCTS|-postRoute option.
[05/28 13:56:44    970s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
[05/28 13:56:44    970s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 13:56:44    970s] UM:*                                                                   final
[05/28 13:56:44    970s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 13:56:44    970s] UM:*                                                                   opt_design_hold
[05/28 13:56:44    970s] Info: Summary of CRR changes:
[05/28 13:56:44    970s]       - Timing transform commits:       0
[05/28 13:56:45    970s] Deleting Lib Analyzer.
[05/28 13:56:45    970s] 
[05/28 13:56:45    970s] *** Summary of all messages that are not suppressed in this session:
[05/28 13:56:45    970s] Severity  ID               Count  Summary                                  
[05/28 13:56:45    970s] ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
[05/28 13:56:45    970s] WARNING   IMPOPT-3318          1  Missing -preCTS|-postCTS|-postRoute opti...
[05/28 13:56:45    970s] *** Message Summary: 1 warning(s), 1 error(s)
[05/28 13:56:45    970s] 
[05/28 13:56:45    970s] clean pInstBBox. size 0
[05/28 13:56:45    970s] Cell TOP LLGs are deleted
[05/28 13:56:45    970s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:56:45    970s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:56:45    970s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:16:11.6/0:28:51.8 (0.6), mem = 3701.5M
[05/28 13:56:45    970s] 
[05/28 13:56:45    970s] =============================================================================================
[05/28 13:56:45    970s]  Step TAT Report : InitOpt #1 / optDesign #3                                    23.10-p003_1
[05/28 13:56:45    970s] =============================================================================================
[05/28 13:56:45    970s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:56:45    970s] ---------------------------------------------------------------------------------------------
[05/28 13:56:45    970s] [ CellServerInit         ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:56:45    970s] [ LibAnalyzerInit        ]      1   0:00:02.9  (  78.3 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 13:56:45    970s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:56:45    970s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:56:45    970s] [ DetailPlaceInit        ]      1   0:00:00.3  (   8.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:56:45    970s] [ MISC                   ]          0:00:00.4  (  11.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 13:56:45    970s] ---------------------------------------------------------------------------------------------
[05/28 13:56:45    970s]  InitOpt #1 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 13:56:45    970s] ---------------------------------------------------------------------------------------------
[05/28 13:56:45    970s] 
[05/28 13:56:45    970s] Info: pop threads available for lower-level modules during optimization.
[05/28 13:56:45    970s] *** optDesign #3 [finish] () : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:16:11.6/0:28:51.8 (0.6), mem = 3701.5M
[05/28 13:56:45    970s] 
[05/28 13:56:45    970s] =============================================================================================
[05/28 13:56:45    970s]  Final TAT Report : optDesign #3                                                23.10-p003_1
[05/28 13:56:45    970s] =============================================================================================
[05/28 13:56:45    970s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:56:45    970s] ---------------------------------------------------------------------------------------------
[05/28 13:56:45    970s] [ InitOpt                ]      1   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 13:56:45    970s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:56:45    970s] ---------------------------------------------------------------------------------------------
[05/28 13:56:45    970s]  optDesign #3 TOTAL                 0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 13:56:45    970s] ---------------------------------------------------------------------------------------------
[05/28 13:56:45    970s] 
[05/28 13:56:45    970s] 
[05/28 13:56:45    970s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:56:45    970s] 
[05/28 13:56:45    970s] TimeStamp Deleting Cell Server End ...
[05/28 13:56:45    970s] 
[05/28 13:57:36    980s] <CMD> optDesign -postRoute -hold
[05/28 13:57:36    980s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3295.6M, totSessionCpu=0:16:22 **
[05/28 13:57:36    980s] 
[05/28 13:57:36    980s] Active Setup views: view_slow_mission 
[05/28 13:57:36    980s] *** optDesign #4 [begin] () : totSession cpu/real = 0:16:21.8/0:29:43.7 (0.6), mem = 3695.5M
[05/28 13:57:36    980s] Info: 1 threads available for lower-level modules during optimization.
[05/28 13:57:36    980s] GigaOpt running with 1 threads.
[05/28 13:57:36    980s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:16:21.8/0:29:43.7 (0.6), mem = 3695.5M
[05/28 13:57:36    980s] **INFO: User settings:
[05/28 13:57:36    980s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 13:57:36    980s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 13:57:36    980s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 13:57:36    980s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 13:57:36    980s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 13:57:36    980s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 13:57:36    980s] setNanoRouteMode -extract_design_signature                                                108523344
[05/28 13:57:36    980s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 13:57:36    980s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 13:57:36    980s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 13:57:36    980s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 13:57:36    980s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 13:57:36    980s] setNanoRouteMode -route_si_effort                                                         high
[05/28 13:57:36    980s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 13:57:36    980s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 13:57:36    980s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 13:57:36    980s] setNanoRouteMode -timingEngine                                                            .timing_file_74622.tif.gz
[05/28 13:57:36    980s] setDesignMode -process                                                                    22
[05/28 13:57:36    980s] setExtractRCMode -coupled                                                                 true
[05/28 13:57:36    980s] setExtractRCMode -coupling_c_th                                                           3
[05/28 13:57:36    980s] setExtractRCMode -engine                                                                  postRoute
[05/28 13:57:36    980s] setExtractRCMode -relative_c_th                                                           0.03
[05/28 13:57:36    980s] setExtractRCMode -total_c_th                                                              5
[05/28 13:57:36    980s] setDelayCalMode -enable_high_fanout                                                       true
[05/28 13:57:36    980s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/28 13:57:36    980s] setDelayCalMode -engine                                                                   aae
[05/28 13:57:36    980s] setDelayCalMode -ignoreNetLoad                                                            false
[05/28 13:57:36    980s] setDelayCalMode -SIAware                                                                  true
[05/28 13:57:36    980s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/28 13:57:36    980s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/28 13:57:36    980s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/28 13:57:36    980s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/28 13:57:36    980s] setOptMode -opt_drv_margin                                                                0
[05/28 13:57:36    980s] setOptMode -opt_drv                                                                       false
[05/28 13:57:36    980s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[05/28 13:57:36    980s] setOptMode -opt_resize_flip_flops                                                         true
[05/28 13:57:36    980s] setOptMode -opt_setup_target_slack                                                        0
[05/28 13:57:36    980s] setSIMode -separate_delta_delay_on_data                                                   true
[05/28 13:57:36    980s] setPlaceMode -place_detail_check_route                                                    true
[05/28 13:57:36    980s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/28 13:57:36    980s] setPlaceMode -place_global_clock_power_driven                                             true
[05/28 13:57:36    980s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/28 13:57:36    980s] setPlaceMode -place_global_cong_effort                                                    high
[05/28 13:57:36    980s] setPlaceMode -place_global_place_io_pins                                                  true
[05/28 13:57:36    980s] setAnalysisMode -analysisType                                                             onChipVariation
[05/28 13:57:36    980s] setAnalysisMode -checkType                                                                setup
[05/28 13:57:36    980s] setAnalysisMode -clkSrcPath                                                               true
[05/28 13:57:36    980s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/28 13:57:36    980s] setAnalysisMode -cppr                                                                     both
[05/28 13:57:36    980s] setAnalysisMode -skew                                                                     true
[05/28 13:57:36    980s] setAnalysisMode -usefulSkew                                                               true
[05/28 13:57:36    980s] 
[05/28 13:57:36    980s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 13:57:36    980s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/28 13:57:36    980s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:57:37    980s] 
[05/28 13:57:37    980s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:57:37    980s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:57:37    980s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:57:37    980s] Summary for sequential cells identification: 
[05/28 13:57:37    980s]   Identified SBFF number: 299
[05/28 13:57:37    980s]   Identified MBFF number: 75
[05/28 13:57:37    980s]   Identified SB Latch number: 22
[05/28 13:57:37    980s]   Identified MB Latch number: 0
[05/28 13:57:37    980s]   Not identified SBFF number: 15
[05/28 13:57:37    980s]   Not identified MBFF number: 0
[05/28 13:57:37    980s]   Not identified SB Latch number: 0
[05/28 13:57:37    980s]   Not identified MB Latch number: 0
[05/28 13:57:37    980s]   Number of sequential cells which are not FFs: 45
[05/28 13:57:37    980s]  Visiting view : view_slow_mission
[05/28 13:57:37    980s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:57:37    980s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:57:37    980s]  Visiting view : view_fast_mission
[05/28 13:57:37    980s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:57:37    980s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:57:37    980s] TLC MultiMap info (StdDelay):
[05/28 13:57:37    980s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 13:57:37    980s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 13:57:37    980s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 13:57:37    980s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 13:57:37    980s]  Setting StdDelay to: 6.1ps
[05/28 13:57:37    980s] 
[05/28 13:57:37    980s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:57:37    980s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 13:57:37    980s] OPERPROF: Starting DPlace-Init at level 1, MEM:3699.5M, EPOCH TIME: 1748455057.112986
[05/28 13:57:37    980s] Processing tracks to init pin-track alignment.
[05/28 13:57:37    980s] z: 1, totalTracks: 1
[05/28 13:57:37    980s] z: 3, totalTracks: 1
[05/28 13:57:37    980s] z: 5, totalTracks: 1
[05/28 13:57:37    980s] z: 7, totalTracks: 1
[05/28 13:57:37    980s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 13:57:37    980s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:57:37    980s] Initializing Route Infrastructure for color support ...
[05/28 13:57:37    980s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3699.5M, EPOCH TIME: 1748455057.113627
[05/28 13:57:37    980s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.007, MEM:3699.5M, EPOCH TIME: 1748455057.120757
[05/28 13:57:37    980s] Route Infrastructure Initialized for color support successfully.
[05/28 13:57:37    981s] Cell TOP LLGs are deleted
[05/28 13:57:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:37    981s] # Building TOP llgBox search-tree.
[05/28 13:57:37    981s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:57:37    981s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3699.5M, EPOCH TIME: 1748455057.133804
[05/28 13:57:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:37    981s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3699.5M, EPOCH TIME: 1748455057.134566
[05/28 13:57:37    981s] Max number of tech site patterns supported in site array is 256.
[05/28 13:57:37    981s] Core basic site is GF22_DST
[05/28 13:57:37    981s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 13:57:37    981s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 13:57:37    981s] Fast DP-INIT is on for default
[05/28 13:57:37    981s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:57:37    981s] Atter site array init, number of instance map data is 0.
[05/28 13:57:37    981s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.250, REAL:0.252, MEM:3699.5M, EPOCH TIME: 1748455057.386191
[05/28 13:57:37    981s] 
[05/28 13:57:37    981s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:57:37    981s] 
[05/28 13:57:37    981s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:57:37    981s] OPERPROF:     Starting CMU at level 3, MEM:3699.5M, EPOCH TIME: 1748455057.387040
[05/28 13:57:37    981s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:3699.5M, EPOCH TIME: 1748455057.390027
[05/28 13:57:37    981s] 
[05/28 13:57:37    981s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 13:57:37    981s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.257, MEM:3699.5M, EPOCH TIME: 1748455057.390317
[05/28 13:57:37    981s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3699.5M, EPOCH TIME: 1748455057.390398
[05/28 13:57:37    981s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3699.5M, EPOCH TIME: 1748455057.390807
[05/28 13:57:37    981s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3699.5MB).
[05/28 13:57:37    981s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.279, MEM:3699.5M, EPOCH TIME: 1748455057.391650
[05/28 13:57:37    981s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3699.5M, EPOCH TIME: 1748455057.391906
[05/28 13:57:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:37    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:37    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:37    981s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.024, MEM:3695.5M, EPOCH TIME: 1748455057.416230
[05/28 13:57:37    981s] 
[05/28 13:57:37    981s] Creating Lib Analyzer ...
[05/28 13:57:38    982s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 13:57:38    982s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 13:57:38    982s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:57:38    982s] 
[05/28 13:57:38    982s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:57:40    983s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:25 mem=3701.5M
[05/28 13:57:40    984s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:25 mem=3701.5M
[05/28 13:57:40    984s] Creating Lib Analyzer, finished. 
[05/28 13:57:40    984s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/28 13:57:40    984s] **INFO: Using Advanced Metric Collection system.
[05/28 13:57:40    984s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 3300.0M, totSessionCpu=0:16:25 **
[05/28 13:57:40    984s] Existing Dirty Nets : 0
[05/28 13:57:40    984s] New Signature Flow (optDesignCheckOptions) ....
[05/28 13:57:40    984s] #Taking db snapshot
[05/28 13:57:40    984s] #Taking db snapshot ... done
[05/28 13:57:40    984s] OPERPROF: Starting checkPlace at level 1, MEM:3701.5M, EPOCH TIME: 1748455060.350998
[05/28 13:57:40    984s] Processing tracks to init pin-track alignment.
[05/28 13:57:40    984s] z: 1, totalTracks: 1
[05/28 13:57:40    984s] z: 3, totalTracks: 1
[05/28 13:57:40    984s] z: 5, totalTracks: 1
[05/28 13:57:40    984s] z: 7, totalTracks: 1
[05/28 13:57:40    984s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 13:57:40    984s] #spOpts: rpCkHalo=4 
[05/28 13:57:40    984s] Initializing Route Infrastructure for color support ...
[05/28 13:57:40    984s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3701.5M, EPOCH TIME: 1748455060.351451
[05/28 13:57:40    984s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.005, MEM:3701.5M, EPOCH TIME: 1748455060.356060
[05/28 13:57:40    984s] Route Infrastructure Initialized for color support successfully.
[05/28 13:57:40    984s] Cell TOP LLGs are deleted
[05/28 13:57:40    984s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] # Building TOP llgBox search-tree.
[05/28 13:57:40    984s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:57:40    984s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3701.5M, EPOCH TIME: 1748455060.369925
[05/28 13:57:40    984s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3701.5M, EPOCH TIME: 1748455060.370477
[05/28 13:57:40    984s] Max number of tech site patterns supported in site array is 256.
[05/28 13:57:40    984s] Core basic site is GF22_DST
[05/28 13:57:40    984s] Processing tracks to init pin-track alignment.
[05/28 13:57:40    984s] z: 1, totalTracks: 1
[05/28 13:57:40    984s] z: 3, totalTracks: 1
[05/28 13:57:40    984s] z: 5, totalTracks: 1
[05/28 13:57:40    984s] z: 7, totalTracks: 1
[05/28 13:57:40    984s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 13:57:40    984s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:57:40    984s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:57:40    984s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:57:40    984s] SiteArray: use 159,744 bytes
[05/28 13:57:40    984s] SiteArray: current memory after site array memory allocation 3701.5M
[05/28 13:57:40    984s] SiteArray: FP blocked sites are writable
[05/28 13:57:40    984s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 13:57:40    984s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3701.5M, EPOCH TIME: 1748455060.537955
[05/28 13:57:40    984s] Process 30307 wires and vias for routing blockage analysis
[05/28 13:57:40    984s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.007, MEM:3701.5M, EPOCH TIME: 1748455060.544918
[05/28 13:57:40    984s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:57:40    984s] Atter site array init, number of instance map data is 0.
[05/28 13:57:40    984s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.180, REAL:0.175, MEM:3701.5M, EPOCH TIME: 1748455060.545375
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:57:40    984s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.176, MEM:3701.5M, EPOCH TIME: 1748455060.546101
[05/28 13:57:40    984s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3701.5M, EPOCH TIME: 1748455060.546288
[05/28 13:57:40    984s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 13:57:40    984s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3701.5M, EPOCH TIME: 1748455060.547354
[05/28 13:57:40    984s] Begin checking placement ... (start mem=3701.5M, init mem=3701.5M)
[05/28 13:57:40    984s] Begin checking exclusive groups violation ...
[05/28 13:57:40    984s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 13:57:40    984s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] Running CheckPlace using 1 thread in normal mode...
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] ...checkPlace normal is done!
[05/28 13:57:40    984s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3701.5M, EPOCH TIME: 1748455060.570097
[05/28 13:57:40    984s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.001, MEM:3701.5M, EPOCH TIME: 1748455060.571499
[05/28 13:57:40    984s] *info: Placed = 1416          
[05/28 13:57:40    984s] *info: Unplaced = 0           
[05/28 13:57:40    984s] Placement Density:71.96%(797/1108)
[05/28 13:57:40    984s] Placement Density (including fixed std cells):71.96%(797/1108)
[05/28 13:57:40    984s] Cell TOP LLGs are deleted
[05/28 13:57:40    984s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1416).
[05/28 13:57:40    984s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] # Resetting pin-track-align track data.
[05/28 13:57:40    984s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3701.5M)
[05/28 13:57:40    984s] OPERPROF: Finished checkPlace at level 1, CPU:0.220, REAL:0.226, MEM:3701.5M, EPOCH TIME: 1748455060.576949
[05/28 13:57:40    984s] #optDebug: { P: 22 W: 5195 FE: standard PE: none LDR: 1}
[05/28 13:57:40    984s]  Initial DC engine is -> aae
[05/28 13:57:40    984s]  
[05/28 13:57:40    984s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/28 13:57:40    984s]  
[05/28 13:57:40    984s]  
[05/28 13:57:40    984s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/28 13:57:40    984s]  
[05/28 13:57:40    984s] Reset EOS DB
[05/28 13:57:40    984s] Ignoring AAE DB Resetting ...
[05/28 13:57:40    984s]  Set Options for AAE Based Opt flow 
[05/28 13:57:40    984s] *** optDesign -postRoute ***
[05/28 13:57:40    984s] DRC Margin: user margin 0.0; extra margin 0
[05/28 13:57:40    984s] Setup Target Slack: user slack 0
[05/28 13:57:40    984s] Hold Target Slack: user slack 0
[05/28 13:57:40    984s] Cell TOP LLGs are deleted
[05/28 13:57:40    984s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3701.5M, EPOCH TIME: 1748455060.600001
[05/28 13:57:40    984s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3701.5M, EPOCH TIME: 1748455060.600498
[05/28 13:57:40    984s] Max number of tech site patterns supported in site array is 256.
[05/28 13:57:40    984s] Core basic site is GF22_DST
[05/28 13:57:40    984s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 13:57:40    984s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 13:57:40    984s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 13:57:40    984s] SiteArray: use 159,744 bytes
[05/28 13:57:40    984s] SiteArray: current memory after site array memory allocation 3701.5M
[05/28 13:57:40    984s] SiteArray: FP blocked sites are writable
[05/28 13:57:40    984s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3701.5M, EPOCH TIME: 1748455060.778869
[05/28 13:57:40    984s] Process 186 wires and vias for routing blockage analysis
[05/28 13:57:40    984s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3701.5M, EPOCH TIME: 1748455060.779021
[05/28 13:57:40    984s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 13:57:40    984s] Atter site array init, number of instance map data is 0.
[05/28 13:57:40    984s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.253, MEM:3701.5M, EPOCH TIME: 1748455060.853780
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:57:40    984s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.255, MEM:3701.5M, EPOCH TIME: 1748455060.854906
[05/28 13:57:40    984s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:57:40    984s] Deleting Lib Analyzer.
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] TimeStamp Deleting Cell Server End ...
[05/28 13:57:40    984s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:57:40    984s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:57:40    984s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:57:40    984s] Summary for sequential cells identification: 
[05/28 13:57:40    984s]   Identified SBFF number: 299
[05/28 13:57:40    984s]   Identified MBFF number: 75
[05/28 13:57:40    984s]   Identified SB Latch number: 22
[05/28 13:57:40    984s]   Identified MB Latch number: 0
[05/28 13:57:40    984s]   Not identified SBFF number: 15
[05/28 13:57:40    984s]   Not identified MBFF number: 0
[05/28 13:57:40    984s]   Not identified SB Latch number: 0
[05/28 13:57:40    984s]   Not identified MB Latch number: 0
[05/28 13:57:40    984s]   Number of sequential cells which are not FFs: 45
[05/28 13:57:40    984s]  Visiting view : view_slow_mission
[05/28 13:57:40    984s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:57:40    984s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:57:40    984s]  Visiting view : view_fast_mission
[05/28 13:57:40    984s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:57:40    984s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:57:40    984s] TLC MultiMap info (StdDelay):
[05/28 13:57:40    984s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 13:57:40    984s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 13:57:40    984s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 13:57:40    984s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 13:57:40    984s]  Setting StdDelay to: 6.1ps
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] TimeStamp Deleting Cell Server End ...
[05/28 13:57:40    984s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:16:25.8/0:29:47.7 (0.6), mem = 3701.5M
[05/28 13:57:40    984s] 
[05/28 13:57:40    984s] =============================================================================================
[05/28 13:57:40    984s]  Step TAT Report : InitOpt #1 / optDesign #4                                    23.10-p003_1
[05/28 13:57:40    984s] =============================================================================================
[05/28 13:57:40    984s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:57:40    984s] ---------------------------------------------------------------------------------------------
[05/28 13:57:40    984s] [ CellServerInit         ]      2   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.2    1.0
[05/28 13:57:40    984s] [ LibAnalyzerInit        ]      1   0:00:02.9  (  71.4 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 13:57:40    984s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:57:40    984s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:57:40    984s] [ CheckPlace             ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:57:40    984s] [ DetailPlaceInit        ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:57:40    984s] [ MISC                   ]          0:00:00.5  (  12.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 13:57:40    984s] ---------------------------------------------------------------------------------------------
[05/28 13:57:40    984s]  InitOpt #1 TOTAL                   0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[05/28 13:57:40    984s] ---------------------------------------------------------------------------------------------
[05/28 13:57:40    984s] 
[05/28 13:57:41    985s] Include MVT Delays for Hold Opt
[05/28 13:57:41    985s] ** INFO : this run is activating 'postRoute' automaton
[05/28 13:57:41    985s] **INFO: flowCheckPoint #1 InitialSummary
[05/28 13:57:41    985s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d': 1147 access done (mem: 3701.508M)
[05/28 13:57:41    985s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 13:57:41    985s] #Start Design Signature (0)
[05/28 13:57:41    985s] #Finish Inst Signature in MT(27887646)
[05/28 13:57:41    985s] #Finish Net Signature in MT(88810356)
[05/28 13:57:41    985s] #Finish SNet Signature in MT (108523344)
[05/28 13:57:41    985s] #Run time and memory report for RC extraction:
[05/28 13:57:41    985s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 13:57:41    985s] #Run Statistics for snet signature:
[05/28 13:57:41    985s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:57:41    985s] #   Increased memory =     0.00 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
[05/28 13:57:41    985s] #Run Statistics for Net Final Signature:
[05/28 13:57:41    985s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:57:41    985s] #   Increased memory =     0.00 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
[05/28 13:57:41    985s] #Run Statistics for Net launch:
[05/28 13:57:41    985s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:57:41    985s] #   Increased memory =     0.00 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
[05/28 13:57:41    985s] #Run Statistics for Net init_dbsNet_slist:
[05/28 13:57:41    985s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:57:41    985s] #   Increased memory =     0.00 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
[05/28 13:57:41    985s] #Run Statistics for net signature:
[05/28 13:57:41    985s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:57:41    985s] #   Increased memory =     0.00 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
[05/28 13:57:41    985s] #Run Statistics for inst signature:
[05/28 13:57:41    985s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 13:57:41    985s] #   Increased memory =    -5.07 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
[05/28 13:57:41    985s] tQuantus: Original signature = 108523344, new signature = 108523344
[05/28 13:57:41    985s] tQuantus: Design is clean by design signature
[05/28 13:57:41    985s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d' for reading (mem: 3692.508M)
[05/28 13:57:41    985s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3692.508M)
[05/28 13:57:41    985s] The design is extracted. Skipping TQuantus.
[05/28 13:57:41    985s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3692.5M, EPOCH TIME: 1748455061.216858
[05/28 13:57:41    985s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:41    985s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:41    985s] 
[05/28 13:57:41    985s] 
[05/28 13:57:41    985s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:57:41    985s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.230, REAL:0.237, MEM:3692.5M, EPOCH TIME: 1748455061.453987
[05/28 13:57:41    985s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:41    985s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:41    985s] ** INFO: Initializing Glitch Interface
[05/28 13:57:41    985s] ** INFO: Initializing Glitch Cache
[05/28 13:57:41    985s] **INFO: flowCheckPoint #2 OptimizationHold
[05/28 13:57:41    985s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3721.6M, EPOCH TIME: 1748455061.490644
[05/28 13:57:41    985s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:41    985s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:41    985s] 
[05/28 13:57:41    985s] 
[05/28 13:57:41    985s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:57:41    985s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.248, MEM:3721.6M, EPOCH TIME: 1748455061.738728
[05/28 13:57:41    985s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:41    985s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:57:41    985s] GigaOpt Hold Optimizer is used
[05/28 13:57:41    985s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[05/28 13:57:41    985s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d' for reading (mem: 3721.586M)
[05/28 13:57:41    985s] Reading RCDB with compressed RC data.
[05/28 13:57:41    985s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3739.6M)
[05/28 13:57:41    985s] End AAE Lib Interpolated Model. (MEM=3739.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:57:41    985s] 
[05/28 13:57:41    985s] Creating Lib Analyzer ...
[05/28 13:57:41    985s] 
[05/28 13:57:41    985s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:57:41    985s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:57:41    985s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:57:41    985s] Summary for sequential cells identification: 
[05/28 13:57:41    985s]   Identified SBFF number: 299
[05/28 13:57:41    985s]   Identified MBFF number: 75
[05/28 13:57:41    985s]   Identified SB Latch number: 22
[05/28 13:57:41    985s]   Identified MB Latch number: 0
[05/28 13:57:41    985s]   Not identified SBFF number: 15
[05/28 13:57:41    985s]   Not identified MBFF number: 0
[05/28 13:57:41    985s]   Not identified SB Latch number: 0
[05/28 13:57:41    985s]   Not identified MB Latch number: 0
[05/28 13:57:41    985s]   Number of sequential cells which are not FFs: 45
[05/28 13:57:41    985s]  Visiting view : view_slow_mission
[05/28 13:57:41    985s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:57:41    985s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:57:41    985s]  Visiting view : view_fast_mission
[05/28 13:57:41    985s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:57:41    985s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:57:41    985s] TLC MultiMap info (StdDelay):
[05/28 13:57:41    985s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 13:57:41    985s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 13:57:41    985s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 13:57:41    985s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 13:57:41    985s]  Setting StdDelay to: 6.1ps
[05/28 13:57:41    985s] 
[05/28 13:57:41    985s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:57:42    986s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 13:57:42    986s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 13:57:42    986s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:57:42    986s] 
[05/28 13:57:42    986s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:57:44    988s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:29 mem=3747.6M
[05/28 13:57:44    988s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:29 mem=3747.6M
[05/28 13:57:44    988s] Creating Lib Analyzer, finished. 
[05/28 13:57:44    988s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:16:29 mem=3747.6M ***
[05/28 13:57:44    988s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:16:29.4/0:29:51.3 (0.6), mem = 3747.6M
[05/28 13:57:44    988s] Effort level <high> specified for reg2reg path_group
[05/28 13:57:44    988s] OPTC: user 20.0
[05/28 13:57:44    988s] 
[05/28 13:57:44    988s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:57:44    988s] Deleting Lib Analyzer.
[05/28 13:57:44    988s] 
[05/28 13:57:44    988s] TimeStamp Deleting Cell Server End ...
[05/28 13:57:45    988s] Starting delay calculation for Hold views
[05/28 13:57:45    989s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 13:57:45    989s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 13:57:45    989s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 13:57:49    990s] #################################################################################
[05/28 13:57:49    990s] # Design Stage: PostRoute
[05/28 13:57:49    990s] # Design Name: TOP
[05/28 13:57:49    990s] # Design Mode: 22nm
[05/28 13:57:49    990s] # Analysis Mode: MMMC OCV 
[05/28 13:57:49    990s] # Parasitics Mode: SPEF/RCDB 
[05/28 13:57:49    990s] # Signoff Settings: SI On 
[05/28 13:57:49    990s] #################################################################################
[05/28 13:57:49    990s] AAE_INFO: 1 threads acquired from CTE.
[05/28 13:57:49    990s] Setting infinite Tws ...
[05/28 13:57:49    990s] First Iteration Infinite Tw... 
[05/28 13:57:49    990s] Calculate late delays in OCV mode...
[05/28 13:57:49    990s] Calculate early delays in OCV mode...
[05/28 13:57:49    990s] Topological Sorting (REAL = 0:00:00.0, MEM = 3757.2M, InitMEM = 3757.2M)
[05/28 13:57:49    990s] Start delay calculation (fullDC) (1 T). (MEM=3152.99)
[05/28 13:57:49    990s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 13:57:49    991s] End AAE Lib Interpolated Model. (MEM=3757.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:57:49    991s] Total number of fetched objects 1148
[05/28 13:57:49    991s] AAE_INFO-618: Total number of nets in the design is 1150,  100.0 percent of the nets selected for SI analysis
[05/28 13:57:49    991s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:57:49    991s] End delay calculation. (MEM=3163.91 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 13:57:49    991s] End delay calculation (fullDC). (MEM=3163.91 CPU=0:00:00.6 REAL=0:00:00.0)
[05/28 13:57:49    991s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 13:57:49    991s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3782.9M) ***
[05/28 13:57:50    991s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3790.9M)
[05/28 13:57:50    991s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 13:57:50    991s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3790.9M)
[05/28 13:57:50    991s] 
[05/28 13:57:50    991s] Executing IPO callback for view pruning ..
[05/28 13:57:50    991s] Starting SI iteration 2
[05/28 13:57:50    992s] Calculate late delays in OCV mode...
[05/28 13:57:50    992s] Calculate early delays in OCV mode...
[05/28 13:57:50    992s] Start delay calculation (fullDC) (1 T). (MEM=3164.5)
[05/28 13:57:50    992s] End AAE Lib Interpolated Model. (MEM=3725.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:57:50    992s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 13:57:50    992s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1148. 
[05/28 13:57:50    992s] Total number of fetched objects 1148
[05/28 13:57:50    992s] AAE_INFO-618: Total number of nets in the design is 1150,  20.0 percent of the nets selected for SI analysis
[05/28 13:57:50    992s] End delay calculation. (MEM=3166.05 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 13:57:50    992s] End delay calculation (fullDC). (MEM=3166.05 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 13:57:50    992s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3779.7M) ***
[05/28 13:57:51    992s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:06.0 totSessionCpu=0:16:34 mem=3787.7M)
[05/28 13:57:51    992s] 
[05/28 13:57:51    992s] Active hold views:
[05/28 13:57:51    992s]  view_fast_mission
[05/28 13:57:51    992s]   Dominating endpoints: 0
[05/28 13:57:51    992s]   Dominating TNS: -0.000
[05/28 13:57:51    992s] 
[05/28 13:57:51    992s] Done building cte hold timing graph (fixHold) cpu=0:00:04.3 real=0:00:07.0 totSessionCpu=0:16:34 mem=3838.8M ***
[05/28 13:57:51    992s] OPTC: user 20.0
[05/28 13:57:51    992s] Done building hold timer [4390 node(s), 6584 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.5 real=0:00:07.0 totSessionCpu=0:16:34 mem=3838.8M ***
[05/28 13:57:51    993s] Starting delay calculation for Setup views
[05/28 13:57:51    993s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 13:57:51    993s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 13:57:51    993s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 13:57:55    994s] #################################################################################
[05/28 13:57:55    994s] # Design Stage: PostRoute
[05/28 13:57:55    994s] # Design Name: TOP
[05/28 13:57:55    994s] # Design Mode: 22nm
[05/28 13:57:55    994s] # Analysis Mode: MMMC OCV 
[05/28 13:57:55    994s] # Parasitics Mode: SPEF/RCDB 
[05/28 13:57:55    994s] # Signoff Settings: SI On 
[05/28 13:57:55    994s] #################################################################################
[05/28 13:57:55    994s] AAE_INFO: 1 threads acquired from CTE.
[05/28 13:57:55    994s] Setting infinite Tws ...
[05/28 13:57:55    994s] First Iteration Infinite Tw... 
[05/28 13:57:55    994s] Calculate early delays in OCV mode...
[05/28 13:57:55    994s] Calculate late delays in OCV mode...
[05/28 13:57:55    994s] Topological Sorting (REAL = 0:00:00.0, MEM = 3822.7M, InitMEM = 3822.7M)
[05/28 13:57:55    994s] Start delay calculation (fullDC) (1 T). (MEM=3167.66)
[05/28 13:57:55    994s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 13:57:55    995s] End AAE Lib Interpolated Model. (MEM=3822.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:57:55    995s] Total number of fetched objects 1148
[05/28 13:57:55    995s] AAE_INFO-618: Total number of nets in the design is 1150,  100.0 percent of the nets selected for SI analysis
[05/28 13:57:55    995s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:57:55    995s] End delay calculation. (MEM=3172.71 CPU=0:00:00.4 REAL=0:00:00.0)
[05/28 13:57:55    995s] End delay calculation (fullDC). (MEM=3172.71 CPU=0:00:00.6 REAL=0:00:00.0)
[05/28 13:57:55    995s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 13:57:55    995s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3790.7M) ***
[05/28 13:57:56    995s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3798.7M)
[05/28 13:57:56    995s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 13:57:56    995s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3798.7M)
[05/28 13:57:56    995s] 
[05/28 13:57:56    995s] Executing IPO callback for view pruning ..
[05/28 13:57:56    995s] Starting SI iteration 2
[05/28 13:57:56    995s] Calculate early delays in OCV mode...
[05/28 13:57:56    995s] Calculate late delays in OCV mode...
[05/28 13:57:56    995s] Start delay calculation (fullDC) (1 T). (MEM=3171.2)
[05/28 13:57:56    995s] End AAE Lib Interpolated Model. (MEM=3726.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:57:56    995s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 13:57:56    995s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1148. 
[05/28 13:57:56    995s] Total number of fetched objects 1148
[05/28 13:57:56    995s] AAE_INFO-618: Total number of nets in the design is 1150,  0.1 percent of the nets selected for SI analysis
[05/28 13:57:56    995s] End delay calculation. (MEM=3173.24 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 13:57:56    995s] End delay calculation (fullDC). (MEM=3173.24 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 13:57:56    995s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3776.9M) ***
[05/28 13:57:56    996s] 
[05/28 13:57:56    996s] Creating Lib Analyzer ...
[05/28 13:57:56    996s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:57:56    996s] 
[05/28 13:57:56    996s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:57:56    996s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:57:56    996s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:57:57    996s] Summary for sequential cells identification: 
[05/28 13:57:57    996s]   Identified SBFF number: 299
[05/28 13:57:57    996s]   Identified MBFF number: 75
[05/28 13:57:57    996s]   Identified SB Latch number: 22
[05/28 13:57:57    996s]   Identified MB Latch number: 0
[05/28 13:57:57    996s]   Not identified SBFF number: 15
[05/28 13:57:57    996s]   Not identified MBFF number: 0
[05/28 13:57:57    996s]   Not identified SB Latch number: 0
[05/28 13:57:57    996s]   Not identified MB Latch number: 0
[05/28 13:57:57    996s]   Number of sequential cells which are not FFs: 45
[05/28 13:57:57    996s]  Visiting view : view_slow_mission
[05/28 13:57:57    996s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:57:57    996s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:57:57    996s]  Visiting view : view_fast_mission
[05/28 13:57:57    996s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:57:57    996s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:57:57    996s] TLC MultiMap info (StdDelay):
[05/28 13:57:57    996s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 13:57:57    996s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 13:57:57    996s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 13:57:57    996s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 13:57:57    996s]  Setting StdDelay to: 6.1ps
[05/28 13:57:57    996s] 
[05/28 13:57:57    996s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:57:57    997s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 13:57:57    997s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 13:57:57    997s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:57:57    997s] 
[05/28 13:57:57    997s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:57:59    999s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:40 mem=3800.9M
[05/28 13:57:59    999s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:40 mem=3800.9M
[05/28 13:57:59    999s] Creating Lib Analyzer, finished. 
[05/28 13:57:59    999s] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:08.0 totSessionCpu=0:16:41 mem=3800.9M)
[05/28 13:57:59    999s] Done building cte setup timing graph (fixHold) cpu=0:00:11.1 real=0:00:15.0 totSessionCpu=0:16:41 mem=3800.9M ***
[05/28 13:57:59    999s] *info: category slack lower bound [L 0.0] default
[05/28 13:57:59    999s] *info: category slack lower bound [H 0.0] reg2reg 
[05/28 13:57:59    999s] --------------------------------------------------- 
[05/28 13:57:59    999s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/28 13:57:59    999s] --------------------------------------------------- 
[05/28 13:57:59    999s]          WNS    reg2regWNS
[05/28 13:57:59    999s]    49.147 ns     49.721 ns
[05/28 13:57:59    999s] --------------------------------------------------- 
[05/28 13:57:59    999s] ** INFO: Initializing Glitch Interface
[05/28 13:58:00    999s]   Timing/DRV Snapshot: (REF)
[05/28 13:58:00    999s]      Weighted WNS: 0.000
[05/28 13:58:00    999s]       All  PG WNS: 0.000
[05/28 13:58:00    999s]       High PG WNS: 0.000
[05/28 13:58:00    999s]       All  PG TNS: 0.000
[05/28 13:58:00    999s]       High PG TNS: 0.000
[05/28 13:58:00    999s]       Low  PG TNS: 0.000
[05/28 13:58:00    999s]          Tran DRV: 0 (0)
[05/28 13:58:00    999s]           Cap DRV: 0 (0)
[05/28 13:58:00    999s]        Fanout DRV: 0 (0)
[05/28 13:58:00    999s]            Glitch: 0 (0)
[05/28 13:58:00    999s]    Category Slack: { [L, 49.147] [H, 49.721] }
[05/28 13:58:00    999s] 
[05/28 13:58:00    999s] OPTC: m4 20.0 50.0
[05/28 13:58:00    999s] OPTC: view 50.0
[05/28 13:58:00    999s] Setting latch borrow mode to budget during optimization.
[05/28 13:58:00    999s] 
[05/28 13:58:00    999s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:58:00    999s] Deleting Lib Analyzer.
[05/28 13:58:00    999s] 
[05/28 13:58:00    999s] TimeStamp Deleting Cell Server End ...
[05/28 13:58:00    999s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:58:00    999s] 
[05/28 13:58:00    999s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:58:00    999s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:58:00    999s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:58:00   1000s] Summary for sequential cells identification: 
[05/28 13:58:00   1000s]   Identified SBFF number: 299
[05/28 13:58:00   1000s]   Identified MBFF number: 75
[05/28 13:58:00   1000s]   Identified SB Latch number: 22
[05/28 13:58:00   1000s]   Identified MB Latch number: 0
[05/28 13:58:00   1000s]   Not identified SBFF number: 15
[05/28 13:58:00   1000s]   Not identified MBFF number: 0
[05/28 13:58:00   1000s]   Not identified SB Latch number: 0
[05/28 13:58:00   1000s]   Not identified MB Latch number: 0
[05/28 13:58:00   1000s]   Number of sequential cells which are not FFs: 45
[05/28 13:58:00   1000s]  Visiting view : view_slow_mission
[05/28 13:58:00   1000s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:58:00   1000s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:58:00   1000s]  Visiting view : view_fast_mission
[05/28 13:58:00   1000s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:58:00   1000s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:58:00   1000s] TLC MultiMap info (StdDelay):
[05/28 13:58:00   1000s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 13:58:00   1000s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 13:58:00   1000s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 13:58:00   1000s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 13:58:00   1000s]  Setting StdDelay to: 6.1ps
[05/28 13:58:00   1000s] 
[05/28 13:58:00   1000s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:58:00   1000s] 
[05/28 13:58:00   1000s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:58:00   1000s] 
[05/28 13:58:00   1000s] TimeStamp Deleting Cell Server End ...
[05/28 13:58:00   1000s] 
[05/28 13:58:00   1000s] Creating Lib Analyzer ...
[05/28 13:58:00   1000s] 
[05/28 13:58:00   1000s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:58:00   1000s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:58:00   1000s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:58:00   1000s] Summary for sequential cells identification: 
[05/28 13:58:00   1000s]   Identified SBFF number: 299
[05/28 13:58:00   1000s]   Identified MBFF number: 75
[05/28 13:58:00   1000s]   Identified SB Latch number: 22
[05/28 13:58:00   1000s]   Identified MB Latch number: 0
[05/28 13:58:00   1000s]   Not identified SBFF number: 15
[05/28 13:58:00   1000s]   Not identified MBFF number: 0
[05/28 13:58:00   1000s]   Not identified SB Latch number: 0
[05/28 13:58:00   1000s]   Not identified MB Latch number: 0
[05/28 13:58:00   1000s]   Number of sequential cells which are not FFs: 45
[05/28 13:58:00   1000s]  Visiting view : view_slow_mission
[05/28 13:58:00   1000s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:58:00   1000s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:58:00   1000s]  Visiting view : view_fast_mission
[05/28 13:58:00   1000s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:58:00   1000s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:58:00   1000s] TLC MultiMap info (StdDelay):
[05/28 13:58:00   1000s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 13:58:00   1000s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 13:58:00   1000s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 13:58:00   1000s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 13:58:00   1000s]  Setting StdDelay to: 6.1ps
[05/28 13:58:00   1000s] 
[05/28 13:58:00   1000s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:58:01   1000s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 13:58:01   1000s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 13:58:01   1000s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:58:01   1000s] 
[05/28 13:58:01   1000s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:58:03   1002s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:44 mem=3820.0M
[05/28 13:58:03   1002s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:44 mem=3820.0M
[05/28 13:58:03   1002s] Creating Lib Analyzer, finished. 
[05/28 13:58:03   1002s] 
[05/28 13:58:03   1002s] *Info: minBufDelay = 13.9 ps, libStdDelay = 6.1 ps, minBufSize = 187920 (3.0)
[05/28 13:58:03   1002s] *Info: worst delay setup view: view_slow_mission
[05/28 13:58:03   1002s] Footprint list for hold buffering (delay unit: ps)
[05/28 13:58:03   1002s] =================================================================
[05/28 13:58:03   1002s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/28 13:58:03   1002s] ------------------------------------------------------------------
[05/28 13:58:03   1002s] *Info:       10.9       1.72     45.63    3.0  44.80 UDB116SVT24_BUF_1 (A,X)
[05/28 13:58:03   1002s] *Info:        9.3       1.71     23.34    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[05/28 13:58:03   1002s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[05/28 13:58:03   1002s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[05/28 13:58:03   1002s] *Info:       11.0       1.65     44.57    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[05/28 13:58:03   1002s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[05/28 13:58:03   1002s] *Info:       10.6       1.60     16.98    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[05/28 13:58:03   1002s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[05/28 13:58:03   1002s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[05/28 13:58:03   1002s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[05/28 13:58:03   1002s] *Info:       10.7       1.60     25.47    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[05/28 13:58:03   1002s] *Info:       11.1       1.51     25.47    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[05/28 13:58:03   1002s] *Info:        8.5       1.64     11.67    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[05/28 13:58:03   1002s] *Info:        8.9       1.56     12.73    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[05/28 13:58:03   1002s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[05/28 13:58:03   1002s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[05/28 13:58:03   1002s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[05/28 13:58:03   1002s] *Info:       10.9       1.62     15.92    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[05/28 13:58:03   1002s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[05/28 13:58:03   1002s] *Info:        9.6       1.56      7.43    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[05/28 13:58:03   1002s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[05/28 13:58:03   1002s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[05/28 13:58:03   1002s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[05/28 13:58:03   1002s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[05/28 13:58:03   1002s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[05/28 13:58:03   1002s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[05/28 13:58:03   1002s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[05/28 13:58:03   1002s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[05/28 13:58:03   1002s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[05/28 13:58:03   1002s] *Info:        9.2       1.67      6.37   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[05/28 13:58:03   1002s] *Info:        9.1       1.67      5.31   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[05/28 13:58:03   1002s] *Info:       10.4       1.67      4.24   21.0   2.90 UDB116SVT24_BUF_D_16 (A,X)
[05/28 13:58:03   1002s] *Info:        9.4       1.64      5.31   21.0   3.59 UDB116SVT24_BUF_12P5 (A,X)
[05/28 13:58:03   1002s] *Info:        9.2       1.75      6.37   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[05/28 13:58:03   1002s] *Info:        9.5       1.66      4.24   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[05/28 13:58:03   1002s] *Info:        9.7       1.66      3.18   37.0   2.11 UDB116SVT24_BUF_24 (A,X)
[05/28 13:58:03   1002s] *Info:        9.8       1.69      2.12   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[05/28 13:58:03   1002s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[05/28 13:58:03   1002s] *Info:       10.3       1.64      3.18   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[05/28 13:58:03   1002s] *Info:       10.5       1.65      3.18   51.0   1.80 UDB116SVT24_BUF_S_32 (A,X)
[05/28 13:58:03   1002s] =================================================================
[05/28 13:58:03   1002s] 
[05/28 13:58:03   1002s] TimeStamp Deleting Cell Server Begin ...
[05/28 13:58:03   1002s] Deleting Lib Analyzer.
[05/28 13:58:03   1002s] 
[05/28 13:58:03   1002s] TimeStamp Deleting Cell Server End ...
[05/28 13:58:03   1003s] 
[05/28 13:58:03   1003s] Creating Lib Analyzer ...
[05/28 13:58:03   1003s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 13:58:03   1003s] 
[05/28 13:58:03   1003s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 13:58:03   1003s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 13:58:03   1003s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 13:58:03   1003s] Summary for sequential cells identification: 
[05/28 13:58:03   1003s]   Identified SBFF number: 299
[05/28 13:58:03   1003s]   Identified MBFF number: 75
[05/28 13:58:03   1003s]   Identified SB Latch number: 22
[05/28 13:58:03   1003s]   Identified MB Latch number: 0
[05/28 13:58:03   1003s]   Not identified SBFF number: 15
[05/28 13:58:03   1003s]   Not identified MBFF number: 0
[05/28 13:58:03   1003s]   Not identified SB Latch number: 0
[05/28 13:58:03   1003s]   Not identified MB Latch number: 0
[05/28 13:58:03   1003s]   Number of sequential cells which are not FFs: 45
[05/28 13:58:03   1003s]  Visiting view : view_slow_mission
[05/28 13:58:03   1003s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 13:58:03   1003s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 13:58:03   1003s]  Visiting view : view_fast_mission
[05/28 13:58:03   1003s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:58:03   1003s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:58:03   1003s] TLC MultiMap info (StdDelay):
[05/28 13:58:03   1003s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 13:58:03   1003s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 13:58:03   1003s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 13:58:03   1003s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 13:58:03   1003s]  Setting StdDelay to: 6.1ps
[05/28 13:58:03   1003s] 
[05/28 13:58:03   1003s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 13:58:04   1003s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 13:58:04   1003s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 13:58:04   1003s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 13:58:04   1003s] 
[05/28 13:58:04   1003s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 13:58:06   1005s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:47 mem=3820.0M
[05/28 13:58:06   1005s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:47 mem=3820.0M
[05/28 13:58:06   1005s] Creating Lib Analyzer, finished. 
[05/28 13:58:06   1006s] Hold Timer stdDelay =  3.8ps
[05/28 13:58:06   1006s]  Visiting view : view_fast_mission
[05/28 13:58:06   1006s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 13:58:06   1006s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 13:58:06   1006s] Hold Timer stdDelay =  3.8ps (view_fast_mission)
[05/28 13:58:06   1006s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3820.0M, EPOCH TIME: 1748455086.525926
[05/28 13:58:06   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:06   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:06   1006s] 
[05/28 13:58:06   1006s] 
[05/28 13:58:06   1006s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:58:06   1006s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.258, MEM:3820.0M, EPOCH TIME: 1748455086.783460
[05/28 13:58:06   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:06   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:06   1006s] ** INFO: Initializing Glitch Interface
[05/28 13:58:06   1006s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.147  | 49.721  | 49.147  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.086  | -0.069  | -0.086  |
|           TNS (ns):| -10.839 | -10.307 | -1.002  |
|    Violating Paths:|   273   |   221   |   70    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -71     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.580%
       (71.962% with Fillers)
------------------------------------------------------------------

[05/28 13:58:06   1006s] **optDesign ... cpu = 0:00:26, real = 0:00:30, mem = 3732.0M, totSessionCpu=0:16:47 **
[05/28 13:58:06   1006s] Begin: Collecting metrics
[05/28 13:58:07   1006s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.147 | 49.147 |   0 |       46.58 | 0:00:22  |        3757 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/28 13:58:07   1006s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3732.0M, current mem=3732.0M)

[05/28 13:58:07   1006s] End: Collecting metrics
[05/28 13:58:07   1006s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:18.2/0:00:22.5 (0.8), totSession cpu/real = 0:16:47.6/0:30:13.8 (0.6), mem = 3757.0M
[05/28 13:58:07   1006s] 
[05/28 13:58:07   1006s] =============================================================================================
[05/28 13:58:07   1006s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              23.10-p003_1
[05/28 13:58:07   1006s] =============================================================================================
[05/28 13:58:07   1006s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:58:07   1006s] ---------------------------------------------------------------------------------------------
[05/28 13:58:07   1006s] [ ViewPruning            ]      7   0:00:02.9  (  12.9 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 13:58:07   1006s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:58:07   1006s] [ MetricReport           ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 13:58:07   1006s] [ DrvReport              ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:58:07   1006s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 13:58:07   1006s] [ CellServerInit         ]      3   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 13:58:07   1006s] [ LibAnalyzerInit        ]      2   0:00:05.7  (  25.3 % )     0:00:05.7 /  0:00:05.7    1.0
[05/28 13:58:07   1006s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:58:07   1006s] [ HoldTimerInit          ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:58:07   1006s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:58:07   1006s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 13:58:07   1006s] [ UpdateTimingGraph      ]      4   0:00:09.4  (  41.6 % )     0:00:14.0 /  0:00:10.2    0.7
[05/28 13:58:07   1006s] [ FullDelayCalc          ]      4   0:00:01.5  (   6.9 % )     0:00:01.5 /  0:00:01.6    1.0
[05/28 13:58:07   1006s] [ TimingUpdate           ]     10   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:58:07   1006s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 13:58:07   1006s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:58:07   1006s] [ MISC                   ]          0:00:01.5  (   6.8 % )     0:00:01.5 /  0:00:01.1    0.7
[05/28 13:58:07   1006s] ---------------------------------------------------------------------------------------------
[05/28 13:58:07   1006s]  BuildHoldData #1 TOTAL             0:00:22.5  ( 100.0 % )     0:00:22.5 /  0:00:18.2    0.8
[05/28 13:58:07   1006s] ---------------------------------------------------------------------------------------------
[05/28 13:58:07   1006s] 
[05/28 13:58:07   1006s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:16:47.6/0:30:13.8 (0.6), mem = 3757.0M
[05/28 13:58:07   1006s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.74622.8
[05/28 13:58:07   1006s] #optDebug: Start CG creation (mem=3757.0M)
[05/28 13:58:07   1006s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:58:07   1006s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:58:07   1007s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:58:07   1007s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 13:58:08   1007s] ToF 82.9880um
[05/28 13:58:08   1007s] (cpu=0:00:01.2, mem=3927.3M)
[05/28 13:58:08   1007s]  ...processing cgPrt (cpu=0:00:01.2, mem=3927.3M)
[05/28 13:58:08   1007s]  ...processing cgEgp (cpu=0:00:01.2, mem=3927.3M)
[05/28 13:58:08   1007s]  ...processing cgPbk (cpu=0:00:01.2, mem=3927.3M)
[05/28 13:58:08   1007s]  ...processing cgNrb(cpu=0:00:01.2, mem=3927.3M)
[05/28 13:58:08   1007s]  ...processing cgObs (cpu=0:00:01.2, mem=3927.3M)
[05/28 13:58:08   1007s]  ...processing cgCon (cpu=0:00:01.2, mem=3927.3M)
[05/28 13:58:08   1007s]  ...processing cgPdm (cpu=0:00:01.2, mem=3927.3M)
[05/28 13:58:08   1007s] #optDebug: Finish CG creation (cpu=0:00:01.2, mem=3927.3M)
[05/28 13:58:08   1008s] 
[05/28 13:58:08   1008s] Active Setup views: view_slow_mission 
[05/28 13:58:08   1008s] HoldSingleBuffer minRootGain=2
[05/28 13:58:08   1008s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 540 dbu)
[05/28 13:58:08   1008s] HoldSingleBuffer minRootGain=2
[05/28 13:58:08   1008s] HoldSingleBuffer minRootGain=2
[05/28 13:58:08   1008s] HoldSingleBuffer minRootGain=2
[05/28 13:58:08   1008s] *info: Run optDesign holdfix with 1 thread.
[05/28 13:58:08   1008s] Info: 1 ideal net excluded from IPO operation.
[05/28 13:58:08   1008s] Info: 1 clock net  excluded from IPO operation.
[05/28 13:58:08   1008s] --------------------------------------------------- 
[05/28 13:58:08   1008s]    Hold Timing Summary  - Initial 
[05/28 13:58:08   1008s] --------------------------------------------------- 
[05/28 13:58:08   1008s]  Target slack:       0.0000 ns
[05/28 13:58:08   1008s]  View: view_fast_mission 
[05/28 13:58:08   1008s]    WNS:      -0.0859
[05/28 13:58:08   1008s]    TNS:     -10.8392
[05/28 13:58:08   1008s]    VP :          273
[05/28 13:58:08   1008s]    Worst hold path end point: SPI_slave_inst/MOSI_sync_0_reg/D 
[05/28 13:58:08   1008s] --------------------------------------------------- 
[05/28 13:58:08   1008s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3927.3M, EPOCH TIME: 1748455088.934771
[05/28 13:58:08   1008s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:08   1008s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:09   1008s] 
[05/28 13:58:09   1008s] 
[05/28 13:58:09   1008s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:58:09   1008s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.250, MEM:3927.3M, EPOCH TIME: 1748455089.184864
[05/28 13:58:09   1008s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:09   1008s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:09   1008s] [oiPhyDebug] optDemand 797407200.00, spDemand 516153600.00.
[05/28 13:58:09   1008s] InstCnt mismatch: prevInstCnt = 1127, ttlInstCnt = 1416
[05/28 13:58:09   1008s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1416
[05/28 13:58:09   1008s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 13:58:09   1008s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:16:50 mem=3927.3M
[05/28 13:58:09   1008s] OPERPROF: Starting DPlace-Init at level 1, MEM:3927.3M, EPOCH TIME: 1748455089.205158
[05/28 13:58:09   1008s] Processing tracks to init pin-track alignment.
[05/28 13:58:09   1008s] z: 1, totalTracks: 1
[05/28 13:58:09   1008s] z: 3, totalTracks: 1
[05/28 13:58:09   1008s] z: 5, totalTracks: 1
[05/28 13:58:09   1008s] z: 7, totalTracks: 1
[05/28 13:58:09   1008s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 13:58:09   1008s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:58:09   1008s] Initializing Route Infrastructure for color support ...
[05/28 13:58:09   1008s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3927.3M, EPOCH TIME: 1748455089.205489
[05/28 13:58:09   1008s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:3927.3M, EPOCH TIME: 1748455089.211730
[05/28 13:58:09   1008s] Route Infrastructure Initialized for color support successfully.
[05/28 13:58:09   1008s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:58:09   1008s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3927.3M, EPOCH TIME: 1748455089.218689
[05/28 13:58:09   1008s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:09   1008s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:09   1008s] 
[05/28 13:58:09   1008s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:58:09   1008s] 
[05/28 13:58:09   1008s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:58:09   1008s] 
[05/28 13:58:09   1008s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 13:58:09   1008s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.230, REAL:0.234, MEM:3927.3M, EPOCH TIME: 1748455089.452463
[05/28 13:58:09   1008s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3927.3M, EPOCH TIME: 1748455089.452607
[05/28 13:58:09   1008s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3927.3M, EPOCH TIME: 1748455089.452829
[05/28 13:58:09   1008s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3927.3MB).
[05/28 13:58:09   1008s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.248, MEM:3927.3M, EPOCH TIME: 1748455089.453374
[05/28 13:58:09   1008s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/28 13:58:09   1008s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 1416
[05/28 13:58:09   1008s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:16:50 mem=3927.3M
[05/28 13:58:09   1008s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3927.3M, EPOCH TIME: 1748455089.461765
[05/28 13:58:09   1008s] Found 0 hard placement blockage before merging.
[05/28 13:58:09   1008s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3927.3M, EPOCH TIME: 1748455089.461895
[05/28 13:58:09   1008s] 
[05/28 13:58:09   1008s] *** Starting Core Fixing (fixHold) cpu=0:00:20.6 real=0:00:25.0 totSessionCpu=0:16:50 mem=3927.3M density=71.962% ***
[05/28 13:58:09   1008s] Optimizer Target Slack 0.000 StdDelay is 0.00380  
[05/28 13:58:09   1008s] ### Creating RouteCongInterface, started
[05/28 13:58:09   1008s] {MMLU 0 0 1148}
[05/28 13:58:09   1008s] [oiLAM] Zs 11, 12
[05/28 13:58:09   1008s] ### Creating LA Mngr. totSessionCpu=0:16:50 mem=3943.3M
[05/28 13:58:09   1008s] ### Creating LA Mngr, finished. totSessionCpu=0:16:50 mem=3943.3M
[05/28 13:58:09   1008s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.147  | 49.721  | 49.147  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 46.580%
       (71.962% with Fillers)
------------------------------------------------------------------
[05/28 13:58:09   1009s] *info: Hold Batch Commit is enabled
[05/28 13:58:09   1009s] *info: Levelized Batch Commit is enabled
[05/28 13:58:09   1009s] 
[05/28 13:58:09   1009s] Phase I ......
[05/28 13:58:09   1009s] Executing transform: ECO Safe Resize
[05/28 13:58:09   1009s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 13:58:09   1009s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 13:58:09   1009s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 13:58:09   1009s] Worst hold path end point:
[05/28 13:58:09   1009s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 13:58:09   1009s]     net: CS (nrTerm=2)
[05/28 13:58:09   1009s] |   0|  -0.086|   -10.84|     273|          0|       0(     0)|   71.96%|   0:00:00.0|  3943.3M|
[05/28 13:58:09   1009s] Worst hold path end point:
[05/28 13:58:09   1009s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 13:58:09   1009s]     net: CS (nrTerm=2)
[05/28 13:58:09   1009s] |   1|  -0.086|   -10.84|     273|          0|       0(     0)|   71.96%|   0:00:00.0|  3943.3M|
[05/28 13:58:09   1009s] 
[05/28 13:58:09   1009s] Capturing REF for hold ...
[05/28 13:58:09   1009s]    Hold Timing Snapshot: (REF)
[05/28 13:58:09   1009s]              All PG WNS: -0.086
[05/28 13:58:09   1009s]              All PG TNS: -10.839
[05/28 13:58:09   1009s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 13:58:09   1009s] Executing transform: AddBuffer + LegalResize
[05/28 13:58:09   1009s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 13:58:09   1009s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 13:58:09   1009s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 13:58:09   1009s] Worst hold path end point:
[05/28 13:58:09   1009s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 13:58:09   1009s]     net: CS (nrTerm=2)
[05/28 13:58:09   1009s] |   0|  -0.086|   -10.84|     273|          0|       0(     0)|   71.96%|   0:00:00.0|  3943.3M|
[05/28 13:58:13   1012s] Worst hold path end point:
[05/28 13:58:13   1012s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 13:58:13   1012s]     net: FE_PHN99_CS (nrTerm=2)
[05/28 13:58:13   1012s] |   1|  -0.076|    -7.51|     270|        263|       0(     0)|   79.29%|   0:00:04.0|  3961.3M|
[05/28 13:58:16   1016s] Worst hold path end point:
[05/28 13:58:16   1016s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 13:58:16   1016s]     net: FE_PHN99_CS (nrTerm=2)
[05/28 13:58:16   1016s] |   2|  -0.076|    -5.24|     191|        122|       1(     0)|   82.51%|   0:00:03.0|  3961.3M|
[05/28 13:58:20   1019s] Worst hold path end point:
[05/28 13:58:20   1019s]   SPI_slave_inst/SS_sync_0_reg/D
[05/28 13:58:20   1019s]     net: FE_PHN99_CS (nrTerm=2)
[05/28 13:58:20   1019s] |   3|  -0.060|    -2.71|     150|        207|       0(     0)|   86.02%|   0:00:04.0|  3961.3M|
[05/28 13:58:24   1023s] Worst hold path end point:
[05/28 13:58:24   1023s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 13:58:24   1023s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 13:58:24   1023s] |   4|  -0.059|    -1.45|      98|         70|       0(     0)|   87.21%|   0:00:04.0|  3961.3M|
[05/28 13:58:29   1028s] Worst hold path end point:
[05/28 13:58:29   1028s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 13:58:29   1028s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 13:58:29   1028s] |   5|  -0.059|    -1.32|      90|          9|       7(     0)|   87.41%|   0:00:05.0|  3961.3M|
[05/28 13:58:31   1031s] Worst hold path end point:
[05/28 13:58:31   1031s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 13:58:31   1031s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 13:58:31   1031s] |   6|  -0.059|    -1.28|      87|          2|       3(     0)|   87.44%|   0:00:02.0|  3961.3M|
[05/28 13:58:33   1033s] Worst hold path end point:
[05/28 13:58:33   1033s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 13:58:33   1033s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 13:58:33   1033s] |   7|  -0.059|    -1.26|      85|          0|       6(     0)|   87.48%|   0:00:02.0|  3961.3M|
[05/28 13:58:33   1033s] Worst hold path end point:
[05/28 13:58:33   1033s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 13:58:33   1033s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 13:58:33   1033s] |   8|  -0.059|    -1.26|      85|          0|       0(     0)|   87.48%|   0:00:00.0|  3961.3M|
[05/28 13:58:33   1033s] 
[05/28 13:58:33   1033s] Capturing REF for hold ...
[05/28 13:58:33   1033s]    Hold Timing Snapshot: (REF)
[05/28 13:58:33   1033s]              All PG WNS: -0.059
[05/28 13:58:33   1033s]              All PG TNS: -1.263
[05/28 13:58:33   1033s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 13:58:33   1033s] 
[05/28 13:58:33   1033s] *info:    Total 673 cells added for Phase I
[05/28 13:58:33   1033s] *info:        in which 0 is ripple commits (0.000%)
[05/28 13:58:33   1033s] *info:    Total 17 instances resized for Phase I
[05/28 13:58:33   1033s] *info:        in which 0 FF resizing 
[05/28 13:58:33   1033s] *info:        in which 0 ripple resizing (0.000%)
[05/28 13:58:33   1033s] --------------------------------------------------- 
[05/28 13:58:33   1033s]    Hold Timing Summary  - Phase I 
[05/28 13:58:33   1033s] --------------------------------------------------- 
[05/28 13:58:33   1033s]  Target slack:       0.0000 ns
[05/28 13:58:33   1033s]  View: view_fast_mission 
[05/28 13:58:33   1033s]    WNS:      -0.0590
[05/28 13:58:33   1033s]    TNS:      -1.2631
[05/28 13:58:33   1033s]    VP :           85
[05/28 13:58:33   1033s]    Worst hold path end point: SPI_slave_inst/MOSI_sync_0_reg/D 
[05/28 13:58:33   1033s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.051  | 49.438  | 49.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.103%
       (87.484% with Fillers)
------------------------------------------------------------------
[05/28 13:58:33   1033s] *info: Hold Batch Commit is enabled
[05/28 13:58:33   1033s] *info: Levelized Batch Commit is enabled
[05/28 13:58:33   1033s] 
[05/28 13:58:33   1033s] Phase II ......
[05/28 13:58:33   1033s] Executing transform: AddBuffer + LegalResize
[05/28 13:58:33   1033s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 13:58:33   1033s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 13:58:33   1033s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 13:58:33   1033s] Worst hold path end point:
[05/28 13:58:33   1033s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 13:58:33   1033s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 13:58:33   1033s] |   0|  -0.059|    -1.26|      85|          0|       0(     0)|   87.48%|   0:00:00.0|  3969.3M|
[05/28 13:58:43   1042s] Worst hold path end point:
[05/28 13:58:43   1042s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 13:58:43   1042s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 13:58:43   1042s] |   1|  -0.059|    -1.19|      82|          0|      16(     0)|   87.55%|   0:00:10.0|  3969.3M|
[05/28 13:58:44   1043s] Worst hold path end point:
[05/28 13:58:44   1043s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 13:58:44   1043s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 13:58:44   1043s] |   2|  -0.059|    -1.19|      82|          0|       0(     0)|   87.55%|   0:00:01.0|  3969.3M|
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] Capturing REF for hold ...
[05/28 13:58:44   1043s]    Hold Timing Snapshot: (REF)
[05/28 13:58:44   1043s]              All PG WNS: -0.059
[05/28 13:58:44   1043s]              All PG TNS: -1.193
[05/28 13:58:44   1043s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 13:58:44   1043s] *info:    Total 16 instances resized for Phase II
[05/28 13:58:44   1043s] *info:        in which 0 FF resizing 
[05/28 13:58:44   1043s] *info:        in which 0 ripple resizing (0.000%)
[05/28 13:58:44   1043s] --------------------------------------------------- 
[05/28 13:58:44   1043s]    Hold Timing Summary  - Phase II 
[05/28 13:58:44   1043s] --------------------------------------------------- 
[05/28 13:58:44   1043s]  Target slack:       0.0000 ns
[05/28 13:58:44   1043s]  View: view_fast_mission 
[05/28 13:58:44   1043s]    WNS:      -0.0590
[05/28 13:58:44   1043s]    TNS:      -1.1931
[05/28 13:58:44   1043s]    VP :           82
[05/28 13:58:44   1043s]    Worst hold path end point: SPI_slave_inst/MOSI_sync_0_reg/D 
[05/28 13:58:44   1043s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.051  | 49.438  | 49.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------
[05/28 13:58:44   1043s] Bottom Preferred Layer:
[05/28 13:58:44   1043s]     None
[05/28 13:58:44   1043s] Via Pillar Rule:
[05/28 13:58:44   1043s]     None
[05/28 13:58:44   1043s] Finished writing unified metrics of routing constraints.
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] =======================================================================
[05/28 13:58:44   1043s]                 Reasons for remaining hold violations
[05/28 13:58:44   1043s] =======================================================================
[05/28 13:58:44   1043s] *info: Total 407 net(s) have violated hold timing slacks.
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] Buffering failure reasons
[05/28 13:58:44   1043s] ------------------------------------------------
[05/28 13:58:44   1043s] *info:   407 net(s): Could not be fixed because of no legal loc.
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] Resizing failure reasons
[05/28 13:58:44   1043s] ------------------------------------------------
[05/28 13:58:44   1043s] *info:   257 net(s): Could not be fixed because of no legal loc.
[05/28 13:58:44   1043s] *info:    62 net(s): Could not be fixed because of hold slack degradation.
[05/28 13:58:44   1043s] *info:     4 net(s): Could not be fixed because of internal reason: FTermNode.
[05/28 13:58:44   1043s] *info:    73 net(s): Could not be fixed because all the cells are filtered.
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] *** Finished Core Fixing (fixHold) cpu=0:00:55.3 real=0:01:00.0 totSessionCpu=0:17:25 mem=3969.3M density=87.547% ***
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] *info:
[05/28 13:58:44   1043s] *info: Added a total of 673 cells to fix/reduce hold violation
[05/28 13:58:44   1043s] *info:          in which 477 termBuffering
[05/28 13:58:44   1043s] *info:          in which 0 dummyBuffering
[05/28 13:58:44   1043s] *info:
[05/28 13:58:44   1043s] *info: Summary: 
[05/28 13:58:44   1043s] *info:          318 cells of type 'UDB116SVT24_BUF_1' (3.0, 	44.796) used
[05/28 13:58:44   1043s] *info:            1 cell  of type 'UDB116SVT24_BUF_1P5' (4.0, 	27.113) used
[05/28 13:58:44   1043s] *info:            1 cell  of type 'UDB116SVT24_BUF_1P75' (4.0, 	22.876) used
[05/28 13:58:44   1043s] *info:            3 cells of type 'UDB116SVT24_BUF_2' (4.0, 	22.211) used
[05/28 13:58:44   1043s] *info:            4 cells of type 'UDB116SVT24_BUF_3' (6.0, 	14.589) used
[05/28 13:58:44   1043s] *info:            2 cells of type 'UDB116SVT24_BUF_D_4' (6.0, 	10.895) used
[05/28 13:58:44   1043s] *info:            1 cell  of type 'UDB116SVT24_BUF_M_4' (8.0, 	11.118) used
[05/28 13:58:44   1043s] *info:          343 cells of type 'UDB116SVT24_BUF_S_1' (5.0, 	51.426) used
[05/28 13:58:44   1043s] *info:
[05/28 13:58:44   1043s] *info: Total 33 instances resized
[05/28 13:58:44   1043s] *info:       in which 0 FF resizing
[05/28 13:58:44   1043s] *info:
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] *** Finish Post Route Hold Fixing (cpu=0:00:55.3 real=0:01:00.0 totSessionCpu=0:17:25 mem=3969.3M density=87.547%) ***
[05/28 13:58:44   1043s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.74622.8
[05/28 13:58:44   1043s] **INFO: total 699 insts, 0 nets marked don't touch
[05/28 13:58:44   1043s] **INFO: total 699 insts, 0 nets marked don't touch DB property
[05/28 13:58:44   1043s] **INFO: total 699 insts, 0 nets unmarked don't touch
[05/28 13:58:44   1043s] Deleting 0 temporary hard placement blockage(s).
[05/28 13:58:44   1043s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2089
[05/28 13:58:44   1043s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3969.3M, EPOCH TIME: 1748455124.127643
[05/28 13:58:44   1043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2089).
[05/28 13:58:44   1043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:44   1043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:44   1043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:44   1043s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:3870.3M, EPOCH TIME: 1748455124.177619
[05/28 13:58:44   1043s] Begin: Collecting metrics
[05/28 13:58:44   1043s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.147 | 49.147 |   0 |       46.58 | 0:00:22  |        3757 |    0 |   0 |
| hold_fixing     |           | 49.051 |   0 |       87.55 | 0:00:37  |        3870 |      |     |
 ------------------------------------------------------------------------------------------------ 
[05/28 13:58:44   1043s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3876.5M, current mem=3850.0M)

[05/28 13:58:44   1043s] End: Collecting metrics
[05/28 13:58:44   1043s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:37.4/0:00:37.3 (1.0), totSession cpu/real = 0:17:25.0/0:30:51.1 (0.6), mem = 3870.3M
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] =============================================================================================
[05/28 13:58:44   1043s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    23.10-p003_1
[05/28 13:58:44   1043s] =============================================================================================
[05/28 13:58:44   1043s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:58:44   1043s] ---------------------------------------------------------------------------------------------
[05/28 13:58:44   1043s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:58:44   1043s] [ MetricReport           ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:58:44   1043s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:58:44   1043s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:58:44   1043s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:58:44   1043s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 13:58:44   1043s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:58:44   1043s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:58:44   1043s] [ OptimizationStep       ]      3   0:00:00.0  (   0.0 % )     0:00:34.5 /  0:00:34.6    1.0
[05/28 13:58:44   1043s] [ OptSingleIteration     ]     14   0:00:00.1  (   0.1 % )     0:00:34.5 /  0:00:34.5    1.0
[05/28 13:58:44   1043s] [ OptGetWeight           ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:58:44   1043s] [ OptEval                ]     11   0:00:26.7  (  71.6 % )     0:00:26.7 /  0:00:26.7    1.0
[05/28 13:58:44   1043s] [ OptCommit              ]     11   0:00:03.1  (   8.3 % )     0:00:07.4 /  0:00:07.5    1.0
[05/28 13:58:44   1043s] [ PostCommitDelayUpdate  ]     22   0:00:00.1  (   0.3 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 13:58:44   1043s] [ IncrDelayCalc          ]    112   0:00:01.2  (   3.2 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 13:58:44   1043s] [ HoldReEval             ]     18   0:00:02.0  (   5.3 % )     0:00:02.0 /  0:00:02.0    1.0
[05/28 13:58:44   1043s] [ HoldDelayCalc          ]     14   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:58:44   1043s] [ HoldRefreshTiming      ]      7   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 13:58:44   1043s] [ HoldValidateSetup      ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.7
[05/28 13:58:44   1043s] [ HoldValidateHold       ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/28 13:58:44   1043s] [ HoldCollectNode        ]     15   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:58:44   1043s] [ HoldSortNodeList       ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:58:44   1043s] [ HoldBottleneckCount    ]     12   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.4
[05/28 13:58:44   1043s] [ HoldCacheNodeWeight    ]     11   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:58:44   1043s] [ HoldBuildSlackGraph    ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 13:58:44   1043s] [ HoldDBCommit           ]     46   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 13:58:44   1043s] [ HoldTimerCalcSummary   ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:58:44   1043s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.0
[05/28 13:58:44   1043s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:58:44   1043s] [ TimingUpdate           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:58:44   1043s] [ TimingReport           ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[05/28 13:58:44   1043s] [ IncrTimingUpdate       ]     34   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:58:44   1043s] [ MISC                   ]          0:00:02.2  (   5.9 % )     0:00:02.2 /  0:00:02.2    1.0
[05/28 13:58:44   1043s] ---------------------------------------------------------------------------------------------
[05/28 13:58:44   1043s]  HoldOpt #1 TOTAL                   0:00:37.3  ( 100.0 % )     0:00:37.3 /  0:00:37.4    1.0
[05/28 13:58:44   1043s] ---------------------------------------------------------------------------------------------
[05/28 13:58:44   1043s] 
[05/28 13:58:44   1043s] **INFO: Skipping refine place as no non-legal commits were detected
[05/28 13:58:44   1043s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3870.3M, EPOCH TIME: 1748455124.419535
[05/28 13:58:44   1043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:44   1043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:44   1044s] 
[05/28 13:58:44   1044s] 
[05/28 13:58:44   1044s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:58:44   1044s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.254, MEM:3870.3M, EPOCH TIME: 1748455124.673936
[05/28 13:58:44   1044s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:44   1044s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:44   1044s] Running postRoute recovery in preEcoRoute mode
[05/28 13:58:44   1044s] **optDesign ... cpu = 0:01:03, real = 0:01:08, mem = 3848.9M, totSessionCpu=0:17:25 **
[05/28 13:58:44   1044s] ** INFO: Initializing Glitch Interface
[05/28 13:58:44   1044s]   DRV Snapshot: (TGT)
[05/28 13:58:44   1044s]          Tran DRV: 0 (0)
[05/28 13:58:44   1044s]           Cap DRV: 0 (0)
[05/28 13:58:44   1044s]        Fanout DRV: 0 (0)
[05/28 13:58:44   1044s]            Glitch: 0 (0)
[05/28 13:58:44   1044s] Checking DRV degradation...
[05/28 13:58:44   1044s] 
[05/28 13:58:44   1044s] Recovery Manager:
[05/28 13:58:44   1044s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 13:58:44   1044s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 13:58:44   1044s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 13:58:44   1044s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 13:58:44   1044s] 
[05/28 13:58:44   1044s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 13:58:44   1044s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3870.50M, totSessionCpu=0:17:25).
[05/28 13:58:44   1044s] **optDesign ... cpu = 0:01:03, real = 0:01:08, mem = 3848.9M, totSessionCpu=0:17:25 **
[05/28 13:58:44   1044s] 
[05/28 13:58:44   1044s] ** INFO: Initializing Glitch Interface
[05/28 13:58:44   1044s]   DRV Snapshot: (REF)
[05/28 13:58:44   1044s]          Tran DRV: 0 (0)
[05/28 13:58:44   1044s]           Cap DRV: 0 (0)
[05/28 13:58:44   1044s]        Fanout DRV: 0 (0)
[05/28 13:58:44   1044s]            Glitch: 0 (0)
[05/28 13:58:44   1044s] Running refinePlace -preserveRouting true -hardFence false
[05/28 13:58:44   1044s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3928.7M, EPOCH TIME: 1748455124.782639
[05/28 13:58:44   1044s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3928.7M, EPOCH TIME: 1748455124.782735
[05/28 13:58:44   1044s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3928.7M, EPOCH TIME: 1748455124.782843
[05/28 13:58:44   1044s] Processing tracks to init pin-track alignment.
[05/28 13:58:44   1044s] z: 1, totalTracks: 1
[05/28 13:58:44   1044s] z: 3, totalTracks: 1
[05/28 13:58:44   1044s] z: 5, totalTracks: 1
[05/28 13:58:44   1044s] z: 7, totalTracks: 1
[05/28 13:58:44   1044s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 13:58:44   1044s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 13:58:44   1044s] Initializing Route Infrastructure for color support ...
[05/28 13:58:44   1044s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3928.7M, EPOCH TIME: 1748455124.783133
[05/28 13:58:44   1044s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.020, REAL:0.006, MEM:3928.7M, EPOCH TIME: 1748455124.789443
[05/28 13:58:44   1044s] Route Infrastructure Initialized for color support successfully.
[05/28 13:58:44   1044s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 13:58:44   1044s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3928.7M, EPOCH TIME: 1748455124.797914
[05/28 13:58:44   1044s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:44   1044s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:44   1044s] Processing tracks to init pin-track alignment.
[05/28 13:58:44   1044s] z: 1, totalTracks: 1
[05/28 13:58:44   1044s] z: 3, totalTracks: 1
[05/28 13:58:44   1044s] z: 5, totalTracks: 1
[05/28 13:58:44   1044s] z: 7, totalTracks: 1
[05/28 13:58:45   1044s] 
[05/28 13:58:45   1044s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:58:45   1044s] 
[05/28 13:58:45   1044s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:58:45   1044s] 
[05/28 13:58:45   1044s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 13:58:45   1044s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.250, REAL:0.244, MEM:3928.7M, EPOCH TIME: 1748455125.041767
[05/28 13:58:45   1044s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3928.7M, EPOCH TIME: 1748455125.041885
[05/28 13:58:45   1044s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3928.7M, EPOCH TIME: 1748455125.042152
[05/28 13:58:45   1044s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3928.7MB).
[05/28 13:58:45   1044s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.270, REAL:0.260, MEM:3928.7M, EPOCH TIME: 1748455125.042925
[05/28 13:58:45   1044s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.270, REAL:0.260, MEM:3928.7M, EPOCH TIME: 1748455125.042984
[05/28 13:58:45   1044s] TDRefine: refinePlace mode is spiral
[05/28 13:58:45   1044s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.74622.3
[05/28 13:58:45   1044s] OPERPROF:   Starting Refine-Place at level 2, MEM:3928.7M, EPOCH TIME: 1748455125.043132
[05/28 13:58:45   1044s] *** Starting refinePlace (0:17:26 mem=3928.7M) ***
[05/28 13:58:45   1044s] Total net bbox length = 1.191e+04 (6.722e+03 5.183e+03) (ext = 9.920e+01)
[05/28 13:58:45   1044s] 
[05/28 13:58:45   1044s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 13:58:45   1044s] 
[05/28 13:58:45   1044s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:58:45   1044s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3928.7M, EPOCH TIME: 1748455125.044608
[05/28 13:58:45   1044s] # Found 0 legal fixed insts to color.
[05/28 13:58:45   1044s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3928.7M, EPOCH TIME: 1748455125.044782
[05/28 13:58:45   1044s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3928.7M, EPOCH TIME: 1748455125.045524
[05/28 13:58:45   1044s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 13:58:45   1044s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.004, MEM:3928.7M, EPOCH TIME: 1748455125.049269
[05/28 13:58:45   1044s] Set min layer with default ( 2 )
[05/28 13:58:45   1044s] Set max layer with default ( 127 )
[05/28 13:58:45   1044s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:58:45   1044s] Min route layer (adjusted) = 2
[05/28 13:58:45   1044s] Max route layer (adjusted) = 11
[05/28 13:58:45   1044s] Set min layer with default ( 2 )
[05/28 13:58:45   1044s] Set max layer with default ( 127 )
[05/28 13:58:45   1044s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:58:45   1044s] Min route layer (adjusted) = 2
[05/28 13:58:45   1044s] Max route layer (adjusted) = 11
[05/28 13:58:45   1044s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3928.7M, EPOCH TIME: 1748455125.060234
[05/28 13:58:45   1044s] Starting refinePlace ...
[05/28 13:58:45   1044s] Set min layer with default ( 2 )
[05/28 13:58:45   1044s] Set max layer with default ( 127 )
[05/28 13:58:45   1044s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:58:45   1044s] Min route layer (adjusted) = 2
[05/28 13:58:45   1044s] Max route layer (adjusted) = 11
[05/28 13:58:45   1044s] One DDP V2 for no tweak run.
[05/28 13:58:45   1044s] Set min layer with default ( 2 )
[05/28 13:58:45   1044s] Set max layer with default ( 127 )
[05/28 13:58:45   1044s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 13:58:45   1044s] Min route layer (adjusted) = 2
[05/28 13:58:45   1044s] Max route layer (adjusted) = 11
[05/28 13:58:45   1044s] DDP initSite1 nrRow 61 nrJob 61
[05/28 13:58:45   1044s] DDP markSite nrRow 61 nrJob 61
[05/28 13:58:45   1044s]   Spread Effort: high, post-route mode, useDDP on.
[05/28 13:58:45   1044s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3928.7MB) @(0:17:26 - 0:17:26).
[05/28 13:58:45   1044s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 13:58:45   1044s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 13:58:45   1044s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 13:58:45   1044s] 
[05/28 13:58:45   1044s]   === Spiral for Logical II: (movable: 1800) ===
[05/28 13:58:45   1044s] 
[05/28 13:58:45   1044s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[05/28 13:58:45   1044s] 
[05/28 13:58:45   1044s]   === Spiral for Physical II: (movable: 289) ===
[05/28 13:58:45   1044s] 
[05/28 13:58:45   1044s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[05/28 13:58:45   1044s] 
[05/28 13:58:45   1044s]  Info: 0 filler has been deleted!
[05/28 13:58:45   1044s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/28 13:58:45   1044s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/28 13:58:45   1044s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 13:58:45   1044s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3896.6MB) @(0:17:26 - 0:17:26).
[05/28 13:58:45   1044s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 13:58:45   1044s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3896.6MB
[05/28 13:58:45   1044s] Statistics of distance of Instance movement in refine placement:
[05/28 13:58:45   1044s]   maximum (X+Y) =         0.00 um
[05/28 13:58:45   1044s]   mean    (X+Y) =         0.00 um
[05/28 13:58:45   1044s] Summary Report:
[05/28 13:58:45   1044s] Instances move: 0 (out of 1800 movable)
[05/28 13:58:45   1044s] Instances flipped: 0
[05/28 13:58:45   1044s] Mean displacement: 0.00 um
[05/28 13:58:45   1044s] Max displacement: 0.00 um 
[05/28 13:58:45   1044s] Physical-only instances move: 0 (out of 289 movable physical-only)
[05/28 13:58:45   1044s] Total instances moved : 0
[05/28 13:58:45   1044s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.310, REAL:0.283, MEM:3896.6M, EPOCH TIME: 1748455125.343217
[05/28 13:58:45   1044s] Total net bbox length = 1.191e+04 (6.722e+03 5.183e+03) (ext = 9.920e+01)
[05/28 13:58:45   1044s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3896.6MB
[05/28 13:58:45   1044s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3896.6MB) @(0:17:26 - 0:17:26).
[05/28 13:58:45   1044s] *** Finished refinePlace (0:17:26 mem=3896.6M) ***
[05/28 13:58:45   1044s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.74622.3
[05/28 13:58:45   1044s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.330, REAL:0.302, MEM:3896.6M, EPOCH TIME: 1748455125.344714
[05/28 13:58:45   1044s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3896.6M, EPOCH TIME: 1748455125.344794
[05/28 13:58:45   1044s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2089).
[05/28 13:58:45   1044s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:45   1044s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:45   1044s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:45   1044s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.030, REAL:0.031, MEM:3838.6M, EPOCH TIME: 1748455125.375323
[05/28 13:58:45   1044s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.630, REAL:0.593, MEM:3838.6M, EPOCH TIME: 1748455125.375432
[05/28 13:58:45   1044s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3838.6M, EPOCH TIME: 1748455125.396291
[05/28 13:58:45   1044s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:45   1044s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:45   1045s] 
[05/28 13:58:45   1045s] 
[05/28 13:58:45   1045s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 13:58:45   1045s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.247, MEM:3838.6M, EPOCH TIME: 1748455125.643274
[05/28 13:58:45   1045s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:45   1045s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 13:58:45   1045s] ** INFO: Initializing Glitch Interface
[05/28 13:58:45   1045s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.051  | 49.438  | 49.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------

[05/28 13:58:45   1045s] **optDesign ... cpu = 0:01:04, real = 0:01:09, mem = 3847.7M, totSessionCpu=0:17:26 **
[05/28 13:58:45   1045s] Begin: Collecting metrics
[05/28 13:58:45   1045s] 
 -------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary   |    49.147 | 49.147 |   0 |       46.58 | 0:00:22  |        3757 |    0 |   0 |
| hold_fixing       |           | 49.051 |   0 |       87.55 | 0:00:37  |        3870 |      |     |
| pre_route_summary |    49.051 | 49.051 |   0 |       62.17 | 0:00:00  |        3855 |    0 |   0 |
 -------------------------------------------------------------------------------------------------- 
[05/28 13:58:45   1045s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3850.0M, current mem=3847.7M)

[05/28 13:58:45   1045s] End: Collecting metrics
[05/28 13:58:45   1045s] **INFO: flowCheckPoint #3 GlobalDetailRoute
[05/28 13:58:45   1045s] ** INFO Cleaning up Glitch Interface
[05/28 13:58:45   1045s] -route_with_eco false                     # bool, default=false
[05/28 13:58:45   1045s] -route_selected_net_only false            # bool, default=false
[05/28 13:58:45   1045s] -route_with_timing_driven true            # bool, default=false, user setting
[05/28 13:58:45   1045s] -route_with_si_driven true                # bool, default=false, user setting
[05/28 13:58:45   1045s] Existing Dirty Nets : 1052
[05/28 13:58:45   1045s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/28 13:58:45   1045s] Reset Dirty Nets : 1052
[05/28 13:58:45   1045s] *** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:17:26.5/0:30:52.7 (0.6), mem = 3854.8M
[05/28 13:58:45   1045s] 
[05/28 13:58:45   1045s] globalDetailRoute
[05/28 13:58:45   1045s] 
[05/28 13:58:45   1045s] #Start globalDetailRoute on Wed May 28 13:58:45 2025
[05/28 13:58:45   1045s] #
[05/28 13:58:46   1045s] ### Time Record (globalDetailRoute) is installed.
[05/28 13:58:46   1045s] ### Time Record (Pre Callback) is installed.
[05/28 13:58:46   1045s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_W9ft1o.rcdb.d/TOP.rcdb.d': 3278 access done (mem: 3841.816M)
[05/28 13:58:46   1045s] eee: RC Grid memory freed = 10692 (9 X 9 X 11 X 12b)
[05/28 13:58:46   1045s] ### Time Record (Pre Callback) is uninstalled.
[05/28 13:58:46   1045s] ### Time Record (DB Import) is installed.
[05/28 13:58:46   1045s] ### Time Record (Timing Data Generation) is installed.
[05/28 13:58:46   1045s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 13:58:46   1045s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 13:58:46   1045s] #To increase the message display limit, refer to the product command reference manual.
[05/28 13:58:46   1045s] ### Net info: total nets: 1823
[05/28 13:58:46   1045s] ### Net info: dirty nets: 0
[05/28 13:58:46   1045s] ### Net info: marked as disconnected nets: 0
[05/28 13:58:46   1045s] ### Net info: fully routed nets: 1342
[05/28 13:58:46   1045s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 13:58:46   1045s] ### Net info: unrouted nets: 479
[05/28 13:58:46   1045s] ### Net info: re-extraction nets: 0
[05/28 13:58:46   1045s] ### Net info: ignored nets: 0
[05/28 13:58:46   1045s] ### Net info: skip routing nets: 0
[05/28 13:58:46   1045s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:46   1045s] ### import design signature (113): route=1362860719 fixed_route=507140807 flt_obj=0 vio=1683440750 swire=282492057 shield_wire=1 net_attr=2107472615 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2033190127 pin_access=1116302997 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 13:58:46   1045s] ### Time Record (DB Import) is uninstalled.
[05/28 13:58:46   1045s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 13:58:46   1045s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:46   1045s] #Skip comparing routing design signature in db-snapshot flow
[05/28 13:58:46   1045s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:46   1045s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:46   1045s] ### Time Record (Data Preparation) is installed.
[05/28 13:58:46   1045s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:46   1045s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:58:46   1045s] ### Time Record (Global Routing) is installed.
[05/28 13:58:46   1045s] ### Time Record (Global Routing) is uninstalled.
[05/28 13:58:46   1045s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 13:58:46   1045s] #Total number of routable nets = 1821.
[05/28 13:58:46   1045s] #Total number of nets in the design = 1823.
[05/28 13:58:46   1045s] #1085 routable nets do not have any wires.
[05/28 13:58:46   1045s] #736 routable nets have routed wires.
[05/28 13:58:46   1045s] #1085 nets will be global routed.
[05/28 13:58:46   1045s] ### Time Record (Data Preparation) is installed.
[05/28 13:58:46   1045s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:46   1045s] #Start routing data preparation on Wed May 28 13:58:46 2025
[05/28 13:58:46   1045s] #
[05/28 13:58:46   1045s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:46   1045s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:46   1045s] ### Time Record (Cell Pin Access) is installed.
[05/28 13:58:46   1045s] #Initial pin access analysis.
[05/28 13:58:47   1046s] #Detail pin access analysis.
[05/28 13:58:49   1048s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 13:58:49   1048s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 13:58:49   1048s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 13:58:49   1048s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:58:49   1048s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:58:49   1048s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:58:49   1048s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:58:49   1048s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 13:58:49   1048s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 13:58:49   1048s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 13:58:49   1048s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 13:58:49   1048s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 13:58:49   1048s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 13:58:49   1048s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 13:58:49   1048s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 13:58:49   1048s] #pin_access_rlayer=3(C1)
[05/28 13:58:49   1048s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 13:58:49   1048s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 13:58:49   1048s] #enable_dpt_layer_shield=F
[05/28 13:58:49   1048s] #has_line_end_grid=F
[05/28 13:58:49   1048s] #Processed 704/0 dirty instances, 2081/396 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(699 insts marked dirty, reset pre-exisiting dirty flag on 699 insts, 0 nets marked need extraction)
[05/28 13:58:49   1049s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3852.50 (MB), peak = 4092.57 (MB)
[05/28 13:58:49   1049s] #Regenerating Ggrids automatically.
[05/28 13:58:49   1049s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 13:58:49   1049s] #Using automatically generated G-grids.
[05/28 13:58:50   1050s] #Done routing data preparation.
[05/28 13:58:50   1050s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3857.26 (MB), peak = 4092.57 (MB)
[05/28 13:58:50   1050s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:50   1050s] #Start instance access analysis using 1 thread...
[05/28 13:58:50   1050s] #Set layer M1 to be advanced pin access layer.
[05/28 13:58:50   1050s] ### Time Record (Instance Pin Access) is installed.
[05/28 13:58:51   1050s] #890 out of 2090(42.58%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 13:58:51   1050s] #206 instance pins are hard to access
[05/28 13:58:51   1050s] #Instance access analysis statistics:
[05/28 13:58:51   1050s] #Cpu time = 00:00:00
[05/28 13:58:51   1050s] #Elapsed time = 00:00:00
[05/28 13:58:51   1050s] #Increased memory = 0.02 (MB)
[05/28 13:58:51   1050s] #Total memory = 3857.28 (MB)
[05/28 13:58:51   1050s] #Peak memory = 4092.57 (MB)
[05/28 13:58:51   1050s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 13:58:51   1050s] #Found 0 nets for post-route si or timing fixing.
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #Finished routing data preparation on Wed May 28 13:58:51 2025
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #Cpu time = 00:00:05
[05/28 13:58:51   1050s] #Elapsed time = 00:00:05
[05/28 13:58:51   1050s] #Increased memory = 8.81 (MB)
[05/28 13:58:51   1050s] #Total memory = 3857.29 (MB)
[05/28 13:58:51   1050s] #Peak memory = 4092.57 (MB)
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:58:51   1050s] ### Time Record (Global Routing) is installed.
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #Start global routing on Wed May 28 13:58:51 2025
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #Start global routing initialization on Wed May 28 13:58:51 2025
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #Number of eco nets is 606
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #Start global routing data preparation on Wed May 28 13:58:51 2025
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] ### build_merged_routing_blockage_rect_list starts on Wed May 28 13:58:51 2025 with memory = 3857.29 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] #Start routing resource analysis on Wed May 28 13:58:51 2025
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] ### init_is_bin_blocked starts on Wed May 28 13:58:51 2025 with memory = 3857.29 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### adjust_flow_cap starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### set_via_blocked starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### copy_flow starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] #Routing resource analysis is done on Wed May 28 13:58:51 2025
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] ### report_flow_cap starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] #  Resource Analysis:
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 13:58:51   1050s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 13:58:51   1050s] #  --------------------------------------------------------------
[05/28 13:58:51   1050s] #  M1             V          20         340         930    93.33%
[05/28 13:58:51   1050s] #  M2             H         156         355         930    19.25%
[05/28 13:58:51   1050s] #  C1             V         259         204         930     8.92%
[05/28 13:58:51   1050s] #  C2             H         337         117         930     0.00%
[05/28 13:58:51   1050s] #  C3             V         397          66         930     0.00%
[05/28 13:58:51   1050s] #  C4             H         443          11         930     0.00%
[05/28 13:58:51   1050s] #  C5             V         462           1         930     0.00%
[05/28 13:58:51   1050s] #  JA             H          45           0         930     0.00%
[05/28 13:58:51   1050s] #  QA             V          17           0         930    45.16%
[05/28 13:58:51   1050s] #  QB             H          17           0         930    43.33%
[05/28 13:58:51   1050s] #  LB             V          11           0         930    64.52%
[05/28 13:58:51   1050s] #  --------------------------------------------------------------
[05/28 13:58:51   1050s] #  Total                   2166      22.74%       10230    24.96%
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### analyze_m2_tracks starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### report_initial_resource starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### mark_pg_pins_accessibility starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### set_net_region starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #Global routing data preparation is done on Wed May 28 13:58:51 2025
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] ### prepare_level starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### init level 1 starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### Level 1 hgrid = 31 X 30
[05/28 13:58:51   1050s] ### prepare_level_flow starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #Global routing initialization is done on Wed May 28 13:58:51 2025
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] #
[05/28 13:58:51   1050s] #start global routing iteration 1...
[05/28 13:58:51   1050s] ### init_flow_edge starts on Wed May 28 13:58:51 2025 with memory = 3857.43 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1050s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1050s] ### routing at level 1 (topmost level) iter 0
[05/28 13:58:51   1051s] ### measure_qor starts on Wed May 28 13:58:51 2025 with memory = 3858.33 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### measure_congestion starts on Wed May 28 13:58:51 2025 with memory = 3858.33 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3858.33 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #start global routing iteration 2...
[05/28 13:58:51   1051s] ### routing at level 1 (topmost level) iter 1
[05/28 13:58:51   1051s] ### measure_qor starts on Wed May 28 13:58:51 2025 with memory = 3858.33 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### measure_congestion starts on Wed May 28 13:58:51 2025 with memory = 3858.33 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3858.33 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] ### route_end starts on Wed May 28 13:58:51 2025 with memory = 3858.33 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 13:58:51   1051s] #Total number of routable nets = 1821.
[05/28 13:58:51   1051s] #Total number of nets in the design = 1823.
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #1821 routable nets have routed wires.
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #Routed nets constraints summary:
[05/28 13:58:51   1051s] #-----------------------------
[05/28 13:58:51   1051s] #        Rules   Unconstrained  
[05/28 13:58:51   1051s] #-----------------------------
[05/28 13:58:51   1051s] #      Default            1085  
[05/28 13:58:51   1051s] #-----------------------------
[05/28 13:58:51   1051s] #        Total            1085  
[05/28 13:58:51   1051s] #-----------------------------
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #Routing constraints summary of the whole design:
[05/28 13:58:51   1051s] #-----------------------------
[05/28 13:58:51   1051s] #        Rules   Unconstrained  
[05/28 13:58:51   1051s] #-----------------------------
[05/28 13:58:51   1051s] #      Default            1821  
[05/28 13:58:51   1051s] #-----------------------------
[05/28 13:58:51   1051s] #        Total            1821  
[05/28 13:58:51   1051s] #-----------------------------
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### cal_base_flow starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### init_flow_edge starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### cal_flow starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### report_overcon starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #                 OverCon       OverCon       OverCon       OverCon          
[05/28 13:58:51   1051s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/28 13:58:51   1051s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[05/28 13:58:51   1051s] #  ----------------------------------------------------------------------------------------
[05/28 13:58:51   1051s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.66  
[05/28 13:58:51   1051s] #  M2          144(17.6%)     99(12.1%)     26(3.18%)      2(0.24%)   (33.2%)     0.74  
[05/28 13:58:51   1051s] #  C1          132(14.3%)     36(3.90%)      3(0.32%)      0(0.00%)   (18.5%)     0.54  
[05/28 13:58:51   1051s] #  C2            5(0.54%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.54%)     0.42  
[05/28 13:58:51   1051s] #  C3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.31  
[05/28 13:58:51   1051s] #  C4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.19  
[05/28 13:58:51   1051s] #  C5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[05/28 13:58:51   1051s] #  JA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 13:58:51   1051s] #  QA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 13:58:51   1051s] #  QB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 13:58:51   1051s] #  LB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 13:58:51   1051s] #  ----------------------------------------------------------------------------------------
[05/28 13:58:51   1051s] #     Total    281(3.55%)    135(1.70%)     29(0.37%)      2(0.03%)   (5.65%)
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[05/28 13:58:51   1051s] #  Overflow after GR: 3.49% H + 2.16% V
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### cal_base_flow starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### init_flow_edge starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### cal_flow starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### generate_cong_map_content starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### update starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] #Complete Global Routing.
[05/28 13:58:51   1051s] #Total wire length = 14255 um.
[05/28 13:58:51   1051s] #Total half perimeter of net bounding box = 12558 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER M1 = 90 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER M2 = 1974 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER C1 = 2054 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER C2 = 3153 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER C3 = 3354 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER C4 = 2978 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER C5 = 650 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER JA = 0 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER QA = 0 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER QB = 0 um.
[05/28 13:58:51   1051s] #Total wire length on LAYER LB = 0 um.
[05/28 13:58:51   1051s] #Total number of vias = 15178
[05/28 13:58:51   1051s] #Total number of multi-cut vias = 7005 ( 46.2%)
[05/28 13:58:51   1051s] #Total number of single cut vias = 8173 ( 53.8%)
[05/28 13:58:51   1051s] #Up-Via Summary (total 15178):
[05/28 13:58:51   1051s] #                   single-cut          multi-cut      Total
[05/28 13:58:51   1051s] #-----------------------------------------------------------
[05/28 13:58:51   1051s] # M1              1775 ( 81.3%)       408 ( 18.7%)       2183
[05/28 13:58:51   1051s] # M2              2682 ( 52.6%)      2418 ( 47.4%)       5100
[05/28 13:58:51   1051s] # C1              1908 ( 43.3%)      2502 ( 56.7%)       4410
[05/28 13:58:51   1051s] # C2              1188 ( 45.3%)      1435 ( 54.7%)       2623
[05/28 13:58:51   1051s] # C3               504 ( 67.7%)       240 ( 32.3%)        744
[05/28 13:58:51   1051s] # C4               116 ( 98.3%)         2 (  1.7%)        118
[05/28 13:58:51   1051s] #-----------------------------------------------------------
[05/28 13:58:51   1051s] #                 8173 ( 53.8%)      7005 ( 46.2%)      15178 
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] ### update cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### report_overcon starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### report_overcon starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:51   1051s] #Max overcon = 4 tracks.
[05/28 13:58:51   1051s] #Total overcon = 5.65%.
[05/28 13:58:51   1051s] #Worst layer Gcell overcon rate = 0.54%.
[05/28 13:58:51   1051s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### global_route design signature (116): route=1179428334 net_attr=1255171954
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #Global routing statistics:
[05/28 13:58:51   1051s] #Cpu time = 00:00:01
[05/28 13:58:51   1051s] #Elapsed time = 00:00:01
[05/28 13:58:51   1051s] #Increased memory = 1.05 (MB)
[05/28 13:58:51   1051s] #Total memory = 3858.34 (MB)
[05/28 13:58:51   1051s] #Peak memory = 4092.57 (MB)
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #Finished global routing on Wed May 28 13:58:51 2025
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] #
[05/28 13:58:51   1051s] ### Time Record (Global Routing) is uninstalled.
[05/28 13:58:51   1051s] ### Time Record (Data Preparation) is installed.
[05/28 13:58:51   1051s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:58:51   1051s] ### track-assign external-init starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### Time Record (Track Assignment) is installed.
[05/28 13:58:51   1051s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:51   1051s] ### Time Record (Data Preparation) is installed.
[05/28 13:58:51   1051s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:51   1051s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:58:51   1051s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:58:51   1051s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### track-assign engine-init starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] ### Time Record (Track Assignment) is installed.
[05/28 13:58:51   1051s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:51   1051s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:51   1051s] ### track-assign core-engine starts on Wed May 28 13:58:51 2025 with memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:51   1051s] #Start Track Assignment.
[05/28 13:58:51   1051s] #Done with 1267 horizontal wires in 1 hboxes and 927 vertical wires in 1 hboxes.
[05/28 13:58:52   1051s] #Done with 330 horizontal wires in 1 hboxes and 212 vertical wires in 1 hboxes.
[05/28 13:58:52   1051s] #Complete Track Assignment.
[05/28 13:58:52   1051s] #Total wire length = 14118 um.
[05/28 13:58:52   1051s] #Total half perimeter of net bounding box = 12558 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER M1 = 90 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER M2 = 1941 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER C1 = 2033 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER C2 = 3136 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER C3 = 3322 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER C4 = 2953 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER C5 = 643 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER JA = 0 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER QA = 0 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER QB = 0 um.
[05/28 13:58:52   1051s] #Total wire length on LAYER LB = 0 um.
[05/28 13:58:52   1051s] #Total number of vias = 15178
[05/28 13:58:52   1051s] #Total number of multi-cut vias = 7005 ( 46.2%)
[05/28 13:58:52   1051s] #Total number of single cut vias = 8173 ( 53.8%)
[05/28 13:58:52   1051s] #Up-Via Summary (total 15178):
[05/28 13:58:52   1051s] #                   single-cut          multi-cut      Total
[05/28 13:58:52   1051s] #-----------------------------------------------------------
[05/28 13:58:52   1051s] # M1              1775 ( 81.3%)       408 ( 18.7%)       2183
[05/28 13:58:52   1051s] # M2              2682 ( 52.6%)      2418 ( 47.4%)       5100
[05/28 13:58:52   1051s] # C1              1908 ( 43.3%)      2502 ( 56.7%)       4410
[05/28 13:58:52   1051s] # C2              1188 ( 45.3%)      1435 ( 54.7%)       2623
[05/28 13:58:52   1051s] # C3               504 ( 67.7%)       240 ( 32.3%)        744
[05/28 13:58:52   1051s] # C4               116 ( 98.3%)         2 (  1.7%)        118
[05/28 13:58:52   1051s] #-----------------------------------------------------------
[05/28 13:58:52   1051s] #                 8173 ( 53.8%)      7005 ( 46.2%)      15178 
[05/28 13:58:52   1051s] #
[05/28 13:58:52   1051s] ### track_assign design signature (119): route=1919735625
[05/28 13:58:52   1051s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.8 GB, peak:4.0 GB
[05/28 13:58:52   1051s] ### Time Record (Track Assignment) is uninstalled.
[05/28 13:58:52   1051s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3858.34 (MB), peak = 4092.57 (MB)
[05/28 13:58:52   1051s] #
[05/28 13:58:52   1051s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 13:58:52   1051s] #Cpu time = 00:00:06
[05/28 13:58:52   1051s] #Elapsed time = 00:00:06
[05/28 13:58:52   1051s] #Increased memory = 9.86 (MB)
[05/28 13:58:52   1051s] #Total memory = 3858.34 (MB)
[05/28 13:58:52   1051s] #Peak memory = 4092.57 (MB)
[05/28 13:58:52   1051s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:52   1051s] ### Time Record (Detail Routing) is installed.
[05/28 13:58:52   1051s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:52   1051s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:52   1051s] ### Time Record (Data Preparation) is installed.
[05/28 13:58:52   1051s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 13:58:52   1051s] ### Time Record (Data Preparation) is uninstalled.
[05/28 13:58:52   1051s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 13:58:52   1051s] #
[05/28 13:58:52   1051s] #Start Detail Routing..
[05/28 13:58:52   1051s] #start initial detail routing ...
[05/28 13:58:52   1051s] ### Design has 0 dirty nets, 6372 dirty-areas)
[05/28 13:59:34   1093s] # ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
[05/28 13:59:34   1093s] #   number of violations = 1280
[05/28 13:59:34   1093s] #
[05/28 13:59:34   1093s] #  By Layer and Type:
[05/28 13:59:34   1093s] #
[05/28 13:59:34   1093s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:59:34   1093s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:59:34   1093s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:59:34   1093s] #  M1     |      8|    14|    36|     30|    176|  98|     51|    413|
[05/28 13:59:34   1093s] #  M2     |     52|   105|   207|     82|     44| 103|    153|    746|
[05/28 13:59:34   1093s] #  C1     |     41|    19|     0|      0|      0|   3|     49|    112|
[05/28 13:59:34   1093s] #  C2     |      0|     1|     0|      0|      0|   3|      2|      6|
[05/28 13:59:34   1093s] #  C3     |      1|     1|     0|      0|      0|   0|      1|      3|
[05/28 13:59:34   1093s] #  Totals |    102|   140|   243|    112|    220| 207|    256|   1280|
[05/28 13:59:34   1093s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:59:34   1093s] #
[05/28 13:59:34   1093s] #699 out of 2089 instances (33.5%) need to be verified(marked ipoed), dirty area = 14.5%.
[05/28 13:59:34   1093s] #0.00% of the total area is being checked for drcs
[05/28 13:59:34   1093s] #0.0% of the total area was checked
[05/28 13:59:34   1093s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 13:59:34   1093s] #   number of violations = 1280
[05/28 13:59:34   1093s] #
[05/28 13:59:34   1093s] #  By Layer and Type:
[05/28 13:59:34   1093s] #
[05/28 13:59:34   1093s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:59:34   1093s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 13:59:34   1093s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:59:34   1093s] #  M1     |      8|    14|    36|     30|    176|  98|     51|    413|
[05/28 13:59:34   1093s] #  M2     |     52|   105|   207|     82|     44| 103|    153|    746|
[05/28 13:59:34   1093s] #  C1     |     41|    19|     0|      0|      0|   3|     49|    112|
[05/28 13:59:34   1093s] #  C2     |      0|     1|     0|      0|      0|   3|      2|      6|
[05/28 13:59:34   1093s] #  C3     |      1|     1|     0|      0|      0|   0|      1|      3|
[05/28 13:59:34   1093s] #  Totals |    102|   140|   243|    112|    220| 207|    256|   1280|
[05/28 13:59:34   1093s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 13:59:34   1093s] #
[05/28 13:59:34   1093s] #cpu time = 00:00:42, elapsed time = 00:00:42, memory = 3886.83 (MB), peak = 4092.57 (MB)
[05/28 13:59:34   1093s] #start 1st optimization iteration ...
[05/28 14:00:29   1149s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:00:29   1149s] #   number of violations = 240
[05/28 14:00:29   1149s] #
[05/28 14:00:29   1149s] #  By Layer and Type:
[05/28 14:00:29   1149s] #
[05/28 14:00:29   1149s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:00:29   1149s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:00:29   1149s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:00:29   1149s] #  M1     |      2|    14|    23|     19|     23|  25|     20|    126|
[05/28 14:00:29   1149s] #  M2     |     12|     7|    25|     10|      5|  23|     25|    107|
[05/28 14:00:29   1149s] #  C1     |      4|     0|     0|      0|      0|   0|      3|      7|
[05/28 14:00:29   1149s] #  Totals |     18|    21|    48|     29|     28|  48|     48|    240|
[05/28 14:00:29   1149s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:00:29   1149s] #
[05/28 14:00:29   1149s] #cpu time = 00:00:56, elapsed time = 00:00:56, memory = 3909.97 (MB), peak = 4238.34 (MB)
[05/28 14:00:29   1149s] #start 2nd optimization iteration ...
[05/28 14:00:53   1173s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:00:53   1173s] #   number of violations = 198
[05/28 14:00:53   1173s] #
[05/28 14:00:53   1173s] #  By Layer and Type:
[05/28 14:00:53   1173s] #
[05/28 14:00:53   1173s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:00:53   1173s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:00:53   1173s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:00:53   1173s] #  M1     |      3|    15|    19|     18|     24|  24|      9|    112|
[05/28 14:00:53   1173s] #  M2     |     14|     4|    22|      6|      0|  11|     27|     84|
[05/28 14:00:53   1173s] #  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
[05/28 14:00:53   1173s] #  Totals |     19|    19|    41|     24|     24|  35|     36|    198|
[05/28 14:00:53   1173s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:00:53   1173s] #
[05/28 14:00:53   1173s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3910.71 (MB), peak = 4238.34 (MB)
[05/28 14:00:53   1173s] #start 3rd optimization iteration ...
[05/28 14:01:08   1188s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:01:08   1188s] #   number of violations = 208
[05/28 14:01:08   1188s] #
[05/28 14:01:08   1188s] #  By Layer and Type:
[05/28 14:01:08   1188s] #
[05/28 14:01:08   1188s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:01:08   1188s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:01:08   1188s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:01:08   1188s] #  M1     |      3|    13|    21|     19|     35|  23|     14|    128|
[05/28 14:01:08   1188s] #  M2     |     14|     8|    15|      9|      1|   5|     27|     79|
[05/28 14:01:08   1188s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 14:01:08   1188s] #  Totals |     18|    21|    36|     28|     36|  28|     41|    208|
[05/28 14:01:08   1188s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:01:08   1188s] #
[05/28 14:01:08   1188s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3909.73 (MB), peak = 4238.34 (MB)
[05/28 14:01:08   1188s] #start 4th optimization iteration ...
[05/28 14:01:20   1200s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:01:20   1200s] #   number of violations = 174
[05/28 14:01:20   1200s] #
[05/28 14:01:20   1200s] #  By Layer and Type:
[05/28 14:01:20   1200s] #
[05/28 14:01:20   1200s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 14:01:20   1200s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:01:20   1200s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 14:01:20   1200s] #  M1     |    14|      3|    17|     16|     24|  24|     11|    109|
[05/28 14:01:20   1200s] #  M2     |     4|     10|    15|      5|      0|   5|     18|     57|
[05/28 14:01:20   1200s] #  C1     |     0|      1|     0|      0|      0|   0|      7|      8|
[05/28 14:01:20   1200s] #  Totals |    18|     14|    32|     21|     24|  29|     36|    174|
[05/28 14:01:20   1200s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 14:01:20   1200s] #
[05/28 14:01:20   1200s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3908.66 (MB), peak = 4238.34 (MB)
[05/28 14:01:20   1200s] #start 5th optimization iteration ...
[05/28 14:01:35   1215s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:01:35   1215s] #   number of violations = 165
[05/28 14:01:35   1215s] #
[05/28 14:01:35   1215s] #  By Layer and Type:
[05/28 14:01:35   1215s] #
[05/28 14:01:35   1215s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:01:35   1215s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:01:35   1215s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:01:35   1215s] #  M1     |      2|    15|    26|     21|     15|  19|     10|    108|
[05/28 14:01:35   1215s] #  M2     |      9|     4|    10|      7|      1|   5|     16|     52|
[05/28 14:01:35   1215s] #  C1     |      2|     0|     0|      0|      0|   0|      3|      5|
[05/28 14:01:35   1215s] #  Totals |     13|    19|    36|     28|     16|  24|     29|    165|
[05/28 14:01:35   1215s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:01:35   1215s] #
[05/28 14:01:35   1215s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3907.71 (MB), peak = 4238.34 (MB)
[05/28 14:01:35   1215s] #start 6th optimization iteration ...
[05/28 14:01:54   1234s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:01:54   1234s] #   number of violations = 140
[05/28 14:01:54   1234s] #
[05/28 14:01:54   1234s] #  By Layer and Type:
[05/28 14:01:54   1234s] #
[05/28 14:01:54   1234s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 14:01:54   1234s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:01:54   1234s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 14:01:54   1234s] #  M1     |    13|      2|    16|     15|     16|  19|     10|     91|
[05/28 14:01:54   1234s] #  M2     |     0|     10|    11|      4|      0|   3|     17|     45|
[05/28 14:01:54   1234s] #  C1     |     0|      0|     0|      0|      0|   0|      4|      4|
[05/28 14:01:54   1234s] #  Totals |    13|     12|    27|     19|     16|  22|     31|    140|
[05/28 14:01:54   1234s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 14:01:54   1234s] #
[05/28 14:01:54   1234s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3937.93 (MB), peak = 4238.34 (MB)
[05/28 14:01:54   1234s] #start 7th optimization iteration ...
[05/28 14:02:17   1257s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:02:17   1257s] #   number of violations = 132
[05/28 14:02:17   1257s] #
[05/28 14:02:17   1257s] #  By Layer and Type:
[05/28 14:02:17   1257s] #
[05/28 14:02:17   1257s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:02:17   1257s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:02:17   1257s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:02:17   1257s] #  M1     |      2|    12|    18|     18|     10|  18|      9|     87|
[05/28 14:02:17   1257s] #  M2     |      9|     0|     9|      0|      0|   7|     19|     44|
[05/28 14:02:17   1257s] #  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
[05/28 14:02:17   1257s] #  Totals |     12|    12|    27|     18|     10|  25|     28|    132|
[05/28 14:02:17   1257s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:02:17   1257s] #
[05/28 14:02:17   1257s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 3938.04 (MB), peak = 4239.34 (MB)
[05/28 14:02:17   1257s] #start 8th optimization iteration ...
[05/28 14:02:46   1286s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:02:46   1286s] #   number of violations = 110
[05/28 14:02:46   1286s] #
[05/28 14:02:46   1286s] #  By Layer and Type:
[05/28 14:02:46   1286s] #
[05/28 14:02:46   1286s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 14:02:46   1286s] #  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:02:46   1286s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 14:02:46   1286s] #  M1     |    14|      2|    15|     15|      7|  16|     10|     79|
[05/28 14:02:46   1286s] #  M2     |     0|      4|     9|      4|      1|   3|      9|     30|
[05/28 14:02:46   1286s] #  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
[05/28 14:02:46   1286s] #  Totals |    14|      6|    24|     19|      8|  19|     20|    110|
[05/28 14:02:46   1286s] #---------+------+-------+------+-------+-------+----+-------+-------+
[05/28 14:02:46   1286s] #
[05/28 14:02:46   1286s] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 3954.02 (MB), peak = 4399.36 (MB)
[05/28 14:02:46   1286s] #start 9th optimization iteration ...
[05/28 14:02:55   1295s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:02:55   1295s] #   number of violations = 110
[05/28 14:02:55   1295s] #
[05/28 14:02:55   1295s] #  By Layer and Type:
[05/28 14:02:55   1295s] #
[05/28 14:02:55   1295s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:02:55   1295s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:02:55   1295s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:02:55   1295s] #  M1     |      3|    17|    14|     11|      9|  14|      6|     74|
[05/28 14:02:55   1295s] #  M2     |      7|     2|    11|      5|      0|   3|      8|     36|
[05/28 14:02:55   1295s] #  Totals |     10|    19|    25|     16|      9|  17|     14|    110|
[05/28 14:02:55   1295s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:02:55   1295s] #
[05/28 14:02:55   1295s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3947.59 (MB), peak = 4399.36 (MB)
[05/28 14:02:55   1295s] #start 10th optimization iteration ...
[05/28 14:03:05   1305s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:03:05   1305s] #   number of violations = 103
[05/28 14:03:05   1305s] #
[05/28 14:03:05   1305s] #  By Layer and Type:
[05/28 14:03:05   1305s] #
[05/28 14:03:05   1305s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:03:05   1305s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 14:03:05   1305s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:03:05   1305s] #  M1     |      2|      1|    16|    15|     12|  12|     14|     72|
[05/28 14:03:05   1305s] #  M2     |     10|      5|     1|     5|      2|   2|      4|     29|
[05/28 14:03:05   1305s] #  C1     |      0|      1|     0|     0|      0|   0|      1|      2|
[05/28 14:03:05   1305s] #  Totals |     12|      7|    17|    20|     14|  14|     19|    103|
[05/28 14:03:05   1305s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:03:05   1305s] #
[05/28 14:03:05   1305s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3933.64 (MB), peak = 4399.36 (MB)
[05/28 14:03:05   1305s] #start 11th optimization iteration ...
[05/28 14:03:17   1317s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:03:17   1317s] #   number of violations = 114
[05/28 14:03:17   1317s] #
[05/28 14:03:17   1317s] #  By Layer and Type:
[05/28 14:03:17   1317s] #
[05/28 14:03:17   1317s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:03:17   1317s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:03:17   1317s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:03:17   1317s] #  M1     |      4|    12|    17|     15|      9|  15|      8|     80|
[05/28 14:03:17   1317s] #  M2     |      8|     2|     7|      4|      0|   3|      9|     33|
[05/28 14:03:17   1317s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 14:03:17   1317s] #  Totals |     12|    14|    24|     19|      9|  18|     18|    114|
[05/28 14:03:17   1317s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:03:17   1317s] #
[05/28 14:03:17   1317s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3925.94 (MB), peak = 4399.36 (MB)
[05/28 14:03:17   1317s] #start 12th optimization iteration ...
[05/28 14:03:32   1333s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:03:32   1333s] #   number of violations = 107
[05/28 14:03:32   1333s] #
[05/28 14:03:32   1333s] #  By Layer and Type:
[05/28 14:03:32   1333s] #
[05/28 14:03:32   1333s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:03:32   1333s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:03:32   1333s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:03:32   1333s] #  M1     |      3|    12|    18|     16|      9|  14|      9|     81|
[05/28 14:03:32   1333s] #  M2     |      5|     1|     3|      1|      1|   1|     12|     24|
[05/28 14:03:32   1333s] #  C1     |      0|     0|     0|      0|      0|   0|      2|      2|
[05/28 14:03:32   1333s] #  Totals |      8|    13|    21|     17|     10|  15|     23|    107|
[05/28 14:03:32   1333s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:03:32   1333s] #
[05/28 14:03:32   1333s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3922.37 (MB), peak = 4399.36 (MB)
[05/28 14:03:32   1333s] #start 13th optimization iteration ...
[05/28 14:03:52   1352s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:03:52   1352s] #   number of violations = 103
[05/28 14:03:52   1352s] #
[05/28 14:03:52   1352s] #  By Layer and Type:
[05/28 14:03:52   1352s] #
[05/28 14:03:52   1352s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:03:52   1352s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:03:52   1352s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:03:52   1352s] #  M1     |      2|    13|    18|     16|      9|  14|      9|     81|
[05/28 14:03:52   1352s] #  M2     |      6|     0|     3|      1|      0|   2|     10|     22|
[05/28 14:03:52   1352s] #  Totals |      8|    13|    21|     17|      9|  16|     19|    103|
[05/28 14:03:52   1352s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:03:52   1352s] #
[05/28 14:03:52   1352s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3921.29 (MB), peak = 4399.36 (MB)
[05/28 14:03:52   1352s] #start 14th optimization iteration ...
[05/28 14:04:17   1377s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:04:17   1377s] #   number of violations = 93
[05/28 14:04:17   1377s] #
[05/28 14:04:17   1377s] #  By Layer and Type:
[05/28 14:04:17   1377s] #
[05/28 14:04:17   1377s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:04:17   1377s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 14:04:17   1377s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:04:17   1377s] #  M1     |      1|      0|    14|    14|     13|  12|     12|     66|
[05/28 14:04:17   1377s] #  M2     |      7|      7|     0|     6|      1|   2|      3|     26|
[05/28 14:04:17   1377s] #  C1     |      0|      0|     0|     0|      0|   0|      1|      1|
[05/28 14:04:17   1377s] #  Totals |      8|      7|    14|    20|     14|  14|     16|     93|
[05/28 14:04:17   1377s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:04:17   1377s] #
[05/28 14:04:17   1378s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 3936.32 (MB), peak = 4399.36 (MB)
[05/28 14:04:17   1378s] #start 15th optimization iteration ...
[05/28 14:04:25   1385s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:04:25   1385s] #   number of violations = 98
[05/28 14:04:25   1385s] #
[05/28 14:04:25   1385s] #  By Layer and Type:
[05/28 14:04:25   1385s] #
[05/28 14:04:25   1385s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:04:25   1385s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/28 14:04:25   1385s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:04:25   1385s] #  M1     |    15|    14|     13|      7|      8|  15|      2|     74|
[05/28 14:04:25   1385s] #  M2     |     1|     9|      1|      0|      0|   2|     10|     23|
[05/28 14:04:25   1385s] #  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
[05/28 14:04:25   1385s] #  Totals |    16|    23|     14|      7|      8|  17|     13|     98|
[05/28 14:04:25   1385s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:04:25   1385s] #
[05/28 14:04:25   1385s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3935.62 (MB), peak = 4399.36 (MB)
[05/28 14:04:25   1385s] #start 16th optimization iteration ...
[05/28 14:04:38   1398s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:04:38   1398s] #   number of violations = 95
[05/28 14:04:38   1398s] #
[05/28 14:04:38   1398s] #  By Layer and Type:
[05/28 14:04:38   1398s] #
[05/28 14:04:38   1398s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:04:38   1398s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/28 14:04:38   1398s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:04:38   1398s] #  M1     |    14|    17|     14|      7|      7|  16|      3|     78|
[05/28 14:04:38   1398s] #  M2     |     0|     4|      0|      0|      0|   1|     12|     17|
[05/28 14:04:38   1398s] #  Totals |    14|    21|     14|      7|      7|  17|     15|     95|
[05/28 14:04:38   1398s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:04:38   1398s] #
[05/28 14:04:38   1398s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3934.07 (MB), peak = 4399.36 (MB)
[05/28 14:04:38   1398s] #start 17th optimization iteration ...
[05/28 14:04:50   1411s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:04:50   1411s] #   number of violations = 87
[05/28 14:04:50   1411s] #
[05/28 14:04:50   1411s] #  By Layer and Type:
[05/28 14:04:50   1411s] #
[05/28 14:04:50   1411s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:04:50   1411s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 14:04:50   1411s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:04:50   1411s] #  M1     |      2|      1|    14|    14|     14|  14|     12|     71|
[05/28 14:04:50   1411s] #  M2     |      5|      5|     0|     3|      0|   1|      1|     15|
[05/28 14:04:50   1411s] #  C1     |      1|      0|     0|     0|      0|   0|      0|      1|
[05/28 14:04:50   1411s] #  Totals |      8|      6|    14|    17|     14|  15|     13|     87|
[05/28 14:04:50   1411s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:04:50   1411s] #
[05/28 14:04:50   1411s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3931.48 (MB), peak = 4399.36 (MB)
[05/28 14:04:50   1411s] #start 18th optimization iteration ...
[05/28 14:05:05   1426s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:05:05   1426s] #   number of violations = 100
[05/28 14:05:05   1426s] #
[05/28 14:05:05   1426s] #  By Layer and Type:
[05/28 14:05:05   1426s] #
[05/28 14:05:05   1426s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:05   1426s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:05:05   1426s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:05   1426s] #  M1     |      4|    14|    16|     14|      8|  14|      7|     77|
[05/28 14:05:05   1426s] #  M2     |      6|     1|     2|      1|      0|   3|     10|     23|
[05/28 14:05:05   1426s] #  Totals |     10|    15|    18|     15|      8|  17|     17|    100|
[05/28 14:05:05   1426s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:05   1426s] #
[05/28 14:05:05   1426s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3927.93 (MB), peak = 4399.36 (MB)
[05/28 14:05:05   1426s] #start 19th optimization iteration ...
[05/28 14:05:25   1446s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:05:25   1446s] #   number of violations = 105
[05/28 14:05:25   1446s] #
[05/28 14:05:25   1446s] #  By Layer and Type:
[05/28 14:05:25   1446s] #
[05/28 14:05:25   1446s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:25   1446s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:05:25   1446s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:25   1446s] #  M1     |      2|    13|    16|     15|      8|  15|      8|     77|
[05/28 14:05:25   1446s] #  M2     |      5|     0|     9|      1|      1|   1|      9|     26|
[05/28 14:05:25   1446s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/28 14:05:25   1446s] #  Totals |      8|    13|    25|     16|      9|  16|     18|    105|
[05/28 14:05:25   1446s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:25   1446s] #
[05/28 14:05:25   1446s] #cpu time = 00:00:21, elapsed time = 00:00:20, memory = 3925.49 (MB), peak = 4399.36 (MB)
[05/28 14:05:25   1446s] #start 20th optimization iteration ...
[05/28 14:05:52   1473s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:05:52   1473s] #   number of violations = 99
[05/28 14:05:52   1473s] #
[05/28 14:05:52   1473s] #  By Layer and Type:
[05/28 14:05:52   1473s] #
[05/28 14:05:52   1473s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:52   1473s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:05:52   1473s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:52   1473s] #  M1     |      1|    13|    15|     15|      7|  16|      8|     75|
[05/28 14:05:52   1473s] #  M2     |      5|     0|     4|      0|      0|   2|      7|     18|
[05/28 14:05:52   1473s] #  C1     |      1|     2|     0|      0|      2|   0|      1|      6|
[05/28 14:05:52   1473s] #  Totals |      7|    15|    19|     15|      9|  18|     16|     99|
[05/28 14:05:52   1473s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:52   1473s] #
[05/28 14:05:52   1473s] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 3932.27 (MB), peak = 4399.36 (MB)
[05/28 14:05:52   1473s] #Complete Detail Routing.
[05/28 14:05:52   1473s] #Total wire length = 14142 um.
[05/28 14:05:52   1473s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER M1 = 53 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER M2 = 1520 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER C1 = 2054 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER C2 = 2776 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER C3 = 3108 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER C4 = 3643 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER C5 = 987 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER JA = 0 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER QA = 0 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER QB = 0 um.
[05/28 14:05:52   1473s] #Total wire length on LAYER LB = 0 um.
[05/28 14:05:52   1473s] #Total number of vias = 17706
[05/28 14:05:52   1473s] #Total number of multi-cut vias = 4043 ( 22.8%)
[05/28 14:05:52   1473s] #Total number of single cut vias = 13663 ( 77.2%)
[05/28 14:05:52   1473s] #Up-Via Summary (total 17706):
[05/28 14:05:52   1473s] #                   single-cut          multi-cut      Total
[05/28 14:05:52   1473s] #-----------------------------------------------------------
[05/28 14:05:52   1473s] # M1              2004 ( 91.3%)       191 (  8.7%)       2195
[05/28 14:05:52   1473s] # M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
[05/28 14:05:52   1473s] # C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
[05/28 14:05:52   1473s] # C2              2398 ( 72.5%)       909 ( 27.5%)       3307
[05/28 14:05:52   1473s] # C3               880 ( 65.0%)       474 ( 35.0%)       1354
[05/28 14:05:52   1473s] # C4               216 ( 57.9%)       157 ( 42.1%)        373
[05/28 14:05:52   1473s] #-----------------------------------------------------------
[05/28 14:05:52   1473s] #                13663 ( 77.2%)      4043 ( 22.8%)      17706 
[05/28 14:05:52   1473s] #
[05/28 14:05:52   1473s] #Total number of DRC violations = 99
[05/28 14:05:52   1473s] ### Time Record (Detail Routing) is uninstalled.
[05/28 14:05:52   1473s] #Cpu time = 00:07:02
[05/28 14:05:52   1473s] #Elapsed time = 00:07:01
[05/28 14:05:52   1473s] #Increased memory = 73.93 (MB)
[05/28 14:05:52   1473s] #Total memory = 3932.27 (MB)
[05/28 14:05:52   1473s] #Peak memory = 4399.36 (MB)
[05/28 14:05:52   1473s] ### Time Record (Antenna Fixing) is installed.
[05/28 14:05:52   1473s] #
[05/28 14:05:52   1473s] #start routing for process antenna violation fix ...
[05/28 14:05:52   1473s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:05:52   1473s] ### Time Record (Data Preparation) is installed.
[05/28 14:05:52   1473s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:05:52   1473s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:05:53   1473s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 14:05:53   1473s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/28 14:05:53   1473s] #To increase the message display limit, refer to the product command reference manual.
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #  By Layer and Type:
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:53   1474s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:05:53   1474s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:53   1474s] #  M1     |      1|    13|    15|     15|      7|  16|      8|     75|
[05/28 14:05:53   1474s] #  M2     |      5|     0|     4|      0|      0|   2|      7|     18|
[05/28 14:05:53   1474s] #  C1     |      1|     2|     0|      0|      2|   0|      1|      6|
[05/28 14:05:53   1474s] #  Totals |      7|    15|    19|     15|      9|  18|     16|     99|
[05/28 14:05:53   1474s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3932.59 (MB), peak = 4399.36 (MB)
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #Total wire length = 14142 um.
[05/28 14:05:53   1474s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER M1 = 53 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER M2 = 1520 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER C1 = 2054 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER C2 = 2776 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER C3 = 3108 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER C4 = 3643 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER C5 = 987 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER JA = 0 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER QA = 0 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER QB = 0 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER LB = 0 um.
[05/28 14:05:53   1474s] #Total number of vias = 17706
[05/28 14:05:53   1474s] #Total number of multi-cut vias = 4043 ( 22.8%)
[05/28 14:05:53   1474s] #Total number of single cut vias = 13663 ( 77.2%)
[05/28 14:05:53   1474s] #Up-Via Summary (total 17706):
[05/28 14:05:53   1474s] #                   single-cut          multi-cut      Total
[05/28 14:05:53   1474s] #-----------------------------------------------------------
[05/28 14:05:53   1474s] # M1              2004 ( 91.3%)       191 (  8.7%)       2195
[05/28 14:05:53   1474s] # M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
[05/28 14:05:53   1474s] # C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
[05/28 14:05:53   1474s] # C2              2398 ( 72.5%)       909 ( 27.5%)       3307
[05/28 14:05:53   1474s] # C3               880 ( 65.0%)       474 ( 35.0%)       1354
[05/28 14:05:53   1474s] # C4               216 ( 57.9%)       157 ( 42.1%)        373
[05/28 14:05:53   1474s] #-----------------------------------------------------------
[05/28 14:05:53   1474s] #                13663 ( 77.2%)      4043 ( 22.8%)      17706 
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #Total number of DRC violations = 99
[05/28 14:05:53   1474s] #Total number of process antenna violations = 0
[05/28 14:05:53   1474s] #Total number of net violated process antenna rule = 0
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #Total wire length = 14142 um.
[05/28 14:05:53   1474s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER M1 = 53 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER M2 = 1520 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER C1 = 2054 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER C2 = 2776 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER C3 = 3108 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER C4 = 3643 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER C5 = 987 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER JA = 0 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER QA = 0 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER QB = 0 um.
[05/28 14:05:53   1474s] #Total wire length on LAYER LB = 0 um.
[05/28 14:05:53   1474s] #Total number of vias = 17706
[05/28 14:05:53   1474s] #Total number of multi-cut vias = 4043 ( 22.8%)
[05/28 14:05:53   1474s] #Total number of single cut vias = 13663 ( 77.2%)
[05/28 14:05:53   1474s] #Up-Via Summary (total 17706):
[05/28 14:05:53   1474s] #                   single-cut          multi-cut      Total
[05/28 14:05:53   1474s] #-----------------------------------------------------------
[05/28 14:05:53   1474s] # M1              2004 ( 91.3%)       191 (  8.7%)       2195
[05/28 14:05:53   1474s] # M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
[05/28 14:05:53   1474s] # C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
[05/28 14:05:53   1474s] # C2              2398 ( 72.5%)       909 ( 27.5%)       3307
[05/28 14:05:53   1474s] # C3               880 ( 65.0%)       474 ( 35.0%)       1354
[05/28 14:05:53   1474s] # C4               216 ( 57.9%)       157 ( 42.1%)        373
[05/28 14:05:53   1474s] #-----------------------------------------------------------
[05/28 14:05:53   1474s] #                13663 ( 77.2%)      4043 ( 22.8%)      17706 
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #Total number of DRC violations = 99
[05/28 14:05:53   1474s] #Total number of process antenna violations = 0
[05/28 14:05:53   1474s] #Total number of net violated process antenna rule = 0
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 78.49%
[05/28 14:05:53   1474s] ### Time Record (Antenna Fixing) is uninstalled.
[05/28 14:05:53   1474s] ### Time Record (Data Preparation) is installed.
[05/28 14:05:53   1474s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:05:53   1474s] ### Time Record (Post Route Wire Spreading) is installed.
[05/28 14:05:53   1474s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #Start Post Route wire spreading..
[05/28 14:05:53   1474s] ### Time Record (Data Preparation) is installed.
[05/28 14:05:53   1474s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #Start data preparation for wire spreading...
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #Data preparation is done on Wed May 28 14:05:53 2025
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] ### track-assign engine-init starts on Wed May 28 14:05:53 2025 with memory = 3933.02 (MB), peak = 4399.36 (MB)
[05/28 14:05:53   1474s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:05:53   1474s] #
[05/28 14:05:53   1474s] #Start Post Route Wire Spread.
[05/28 14:05:54   1474s] #Done with 478 horizontal wires in 2 hboxes and 383 vertical wires in 2 hboxes.
[05/28 14:05:54   1474s] #Complete Post Route Wire Spread.
[05/28 14:05:54   1474s] #
[05/28 14:05:54   1474s] #Total wire length = 14292 um.
[05/28 14:05:54   1474s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER M1 = 53 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER M2 = 1525 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER C1 = 2064 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER C2 = 2792 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER C3 = 3152 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER C4 = 3705 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER C5 = 1000 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER JA = 0 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER QA = 0 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER QB = 0 um.
[05/28 14:05:54   1474s] #Total wire length on LAYER LB = 0 um.
[05/28 14:05:54   1474s] #Total number of vias = 17706
[05/28 14:05:54   1474s] #Total number of multi-cut vias = 4043 ( 22.8%)
[05/28 14:05:54   1474s] #Total number of single cut vias = 13663 ( 77.2%)
[05/28 14:05:54   1474s] #Up-Via Summary (total 17706):
[05/28 14:05:54   1474s] #                   single-cut          multi-cut      Total
[05/28 14:05:54   1474s] #-----------------------------------------------------------
[05/28 14:05:54   1474s] # M1              2004 ( 91.3%)       191 (  8.7%)       2195
[05/28 14:05:54   1474s] # M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
[05/28 14:05:54   1474s] # C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
[05/28 14:05:54   1474s] # C2              2398 ( 72.5%)       909 ( 27.5%)       3307
[05/28 14:05:54   1474s] # C3               880 ( 65.0%)       474 ( 35.0%)       1354
[05/28 14:05:54   1474s] # C4               216 ( 57.9%)       157 ( 42.1%)        373
[05/28 14:05:54   1474s] #-----------------------------------------------------------
[05/28 14:05:54   1474s] #                13663 ( 77.2%)      4043 ( 22.8%)      17706 
[05/28 14:05:54   1474s] #
[05/28 14:05:54   1475s] #   number of violations = 99
[05/28 14:05:54   1475s] #
[05/28 14:05:54   1475s] #  By Layer and Type:
[05/28 14:05:54   1475s] #
[05/28 14:05:54   1475s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:54   1475s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:05:54   1475s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:54   1475s] #  M1     |      1|    13|    15|     15|      7|  16|      8|     75|
[05/28 14:05:54   1475s] #  M2     |      5|     0|     4|      0|      0|   2|      7|     18|
[05/28 14:05:54   1475s] #  C1     |      1|     2|     0|      0|      2|   0|      1|      6|
[05/28 14:05:54   1475s] #  Totals |      7|    15|    19|     15|      9|  18|     16|     99|
[05/28 14:05:54   1475s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:05:54   1475s] #
[05/28 14:05:54   1475s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3932.82 (MB), peak = 4399.36 (MB)
[05/28 14:05:54   1475s] #CELL_VIEW TOP,init has 99 DRC violations
[05/28 14:05:54   1475s] #Total number of DRC violations = 99
[05/28 14:05:54   1475s] #Total number of process antenna violations = 0
[05/28 14:05:54   1475s] #Total number of net violated process antenna rule = 0
[05/28 14:05:54   1475s] #Post Route wire spread is done.
[05/28 14:05:54   1475s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/28 14:05:54   1475s] #Total wire length = 14292 um.
[05/28 14:05:54   1475s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER M1 = 53 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER M2 = 1525 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER C1 = 2064 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER C2 = 2792 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER C3 = 3152 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER C4 = 3705 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER C5 = 1000 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER JA = 0 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER QA = 0 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER QB = 0 um.
[05/28 14:05:54   1475s] #Total wire length on LAYER LB = 0 um.
[05/28 14:05:54   1475s] #Total number of vias = 17706
[05/28 14:05:54   1475s] #Total number of multi-cut vias = 4043 ( 22.8%)
[05/28 14:05:54   1475s] #Total number of single cut vias = 13663 ( 77.2%)
[05/28 14:05:54   1475s] #Up-Via Summary (total 17706):
[05/28 14:05:54   1475s] #                   single-cut          multi-cut      Total
[05/28 14:05:54   1475s] #-----------------------------------------------------------
[05/28 14:05:54   1475s] # M1              2004 ( 91.3%)       191 (  8.7%)       2195
[05/28 14:05:54   1475s] # M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
[05/28 14:05:54   1475s] # C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
[05/28 14:05:54   1475s] # C2              2398 ( 72.5%)       909 ( 27.5%)       3307
[05/28 14:05:54   1475s] # C3               880 ( 65.0%)       474 ( 35.0%)       1354
[05/28 14:05:54   1475s] # C4               216 ( 57.9%)       157 ( 42.1%)        373
[05/28 14:05:54   1475s] #-----------------------------------------------------------
[05/28 14:05:54   1475s] #                13663 ( 77.2%)      4043 ( 22.8%)      17706 
[05/28 14:05:54   1475s] #
[05/28 14:05:54   1475s] #detailRoute Statistics:
[05/28 14:05:54   1475s] #Cpu time = 00:07:03
[05/28 14:05:54   1475s] #Elapsed time = 00:07:02
[05/28 14:05:54   1475s] #Increased memory = 74.48 (MB)
[05/28 14:05:54   1475s] #Total memory = 3932.82 (MB)
[05/28 14:05:54   1475s] #Peak memory = 4399.36 (MB)
[05/28 14:05:54   1475s] ### global_detail_route design signature (172): route=1163529904 flt_obj=0 vio=1446789607 shield_wire=1
[05/28 14:05:54   1475s] ### Time Record (DB Export) is installed.
[05/28 14:05:54   1475s] ### export design design signature (173): route=1163529904 fixed_route=507140807 flt_obj=0 vio=1446789607 swire=282492057 shield_wire=1 net_attr=480763778 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2033011183 pin_access=207432784 inst_pattern=543460261 inst_orient=270284818 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:05:54   1475s] ### Time Record (DB Export) is uninstalled.
[05/28 14:05:54   1475s] ### Time Record (Post Callback) is installed.
[05/28 14:05:54   1475s] ### Time Record (Post Callback) is uninstalled.
[05/28 14:05:54   1475s] #
[05/28 14:05:54   1475s] #globalDetailRoute statistics:
[05/28 14:05:54   1475s] #Cpu time = 00:07:10
[05/28 14:05:54   1475s] #Elapsed time = 00:07:09
[05/28 14:05:54   1475s] #Increased memory = 12.80 (MB)
[05/28 14:05:54   1475s] #Total memory = 3860.50 (MB)
[05/28 14:05:54   1475s] #Peak memory = 4399.36 (MB)
[05/28 14:05:54   1475s] #Number of warnings = 43
[05/28 14:05:54   1475s] #Total number of warnings = 165
[05/28 14:05:54   1475s] #Number of fails = 0
[05/28 14:05:54   1475s] #Total number of fails = 0
[05/28 14:05:54   1475s] #Complete globalDetailRoute on Wed May 28 14:05:54 2025
[05/28 14:05:54   1475s] #
[05/28 14:05:54   1475s] ### import design signature (174): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 14:05:54   1475s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 14:05:54   1475s] #
[05/28 14:05:54   1475s] #  Scalability Statistics
[05/28 14:05:54   1475s] #
[05/28 14:05:54   1475s] #----------------------------+---------+-------------+------------+
[05/28 14:05:54   1475s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[05/28 14:05:54   1475s] #----------------------------+---------+-------------+------------+
[05/28 14:05:54   1475s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/28 14:05:54   1475s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/28 14:05:54   1475s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[05/28 14:05:54   1475s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/28 14:05:54   1475s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/28 14:05:54   1475s] #  Cell Pin Access           | 00:00:03|     00:00:03|         1.0|
[05/28 14:05:54   1475s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/28 14:05:54   1475s] #  Data Preparation          | 00:00:02|     00:00:02|         1.0|
[05/28 14:05:54   1475s] #  Global Routing            | 00:00:01|     00:00:01|         1.0|
[05/28 14:05:54   1475s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[05/28 14:05:54   1475s] #  Detail Routing            | 00:07:02|     00:07:01|         1.0|
[05/28 14:05:54   1475s] #  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
[05/28 14:05:54   1475s] #  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
[05/28 14:05:54   1475s] #  Entire Command            | 00:07:10|     00:07:09|         1.0|
[05/28 14:05:54   1475s] #----------------------------+---------+-------------+------------+
[05/28 14:05:54   1475s] #
[05/28 14:05:54   1475s] *** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:07:10.0/0:07:08.9 (1.0), totSession cpu/real = 0:24:36.6/0:38:01.6 (0.6), mem = 3867.5M
[05/28 14:05:54   1475s] 
[05/28 14:05:54   1475s] =============================================================================================
[05/28 14:05:54   1475s]  Step TAT Report : EcoRoute #1 / optDesign #4                                   23.10-p003_1
[05/28 14:05:54   1475s] =============================================================================================
[05/28 14:05:54   1475s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:05:54   1475s] ---------------------------------------------------------------------------------------------
[05/28 14:05:54   1475s] [ GlobalRoute            ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 14:05:54   1475s] [ DetailRoute            ]      1   0:07:00.8  (  98.1 % )     0:07:00.8 /  0:07:01.9    1.0
[05/28 14:05:54   1475s] [ MISC                   ]          0:00:07.6  (   1.8 % )     0:00:07.6 /  0:00:07.5    1.0
[05/28 14:05:54   1475s] ---------------------------------------------------------------------------------------------
[05/28 14:05:54   1475s]  EcoRoute #1 TOTAL                  0:07:08.9  ( 100.0 % )     0:07:08.9 /  0:07:10.0    1.0
[05/28 14:05:54   1475s] ---------------------------------------------------------------------------------------------
[05/28 14:05:54   1475s] 
[05/28 14:05:54   1475s] **optDesign ... cpu = 0:08:15, real = 0:08:18, mem = 3840.5M, totSessionCpu=0:24:37 **
[05/28 14:05:54   1475s] New Signature Flow (restoreNanoRouteOptions) ....
[05/28 14:05:54   1475s] Begin: Collecting metrics
[05/28 14:05:55   1475s] 
 -------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary   |    49.147 | 49.147 |   0 |       46.58 | 0:00:22  |        3757 |    0 |   0 |
| hold_fixing       |           | 49.051 |   0 |       87.55 | 0:00:37  |        3870 |      |     |
| pre_route_summary |    49.051 | 49.051 |   0 |       62.17 | 0:00:00  |        3855 |    0 |   0 |
| eco_route         |           |        |     |             | 0:07:10  |        3850 |      |     |
 -------------------------------------------------------------------------------------------------- 
[05/28 14:05:55   1475s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4247.3M, current mem=3840.5M)

[05/28 14:05:55   1475s] End: Collecting metrics
[05/28 14:05:55   1475s] **INFO: flowCheckPoint #4 PostEcoSummary
[05/28 14:05:55   1475s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/28 14:05:55   1475s] eee: RC Grid memory allocated = 10692 (9 X 9 X 11 X 12b)
[05/28 14:05:55   1475s] eee: pegSigSF=1.070000
[05/28 14:05:55   1475s] Initializing multi-corner resistance tables ...
[05/28 14:05:55   1476s] eee: Grid unit RC data computation started
[05/28 14:05:55   1476s] eee: Grid unit RC data computation completed
[05/28 14:05:55   1476s] eee: l=1 avDens=0.008120 usedTrk=24.191482 availTrk=2979.310345 sigTrk=24.191482
[05/28 14:05:55   1476s] eee: l=2 avDens=0.071377 usedTrk=303.530002 availTrk=4252.500000 sigTrk=303.530002
[05/28 14:05:55   1476s] eee: l=3 avDens=0.108858 usedTrk=391.890372 availTrk=3600.000000 sigTrk=391.890372
[05/28 14:05:55   1476s] eee: l=4 avDens=0.150347 usedTrk=532.228515 availTrk=3540.000000 sigTrk=532.228515
[05/28 14:05:55   1476s] eee: l=5 avDens=0.187966 usedTrk=586.453700 availTrk=3120.000000 sigTrk=586.453700
[05/28 14:05:55   1476s] eee: l=6 avDens=0.248686 usedTrk=686.374069 availTrk=2760.000000 sigTrk=686.374069
[05/28 14:05:55   1476s] eee: l=7 avDens=0.090809 usedTrk=185.250000 availTrk=2040.000000 sigTrk=185.250000
[05/28 14:05:55   1476s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:05:55   1476s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:05:55   1476s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:05:55   1476s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:05:55   1476s] eee: LAM-FP: thresh=1 ; dimX=522.000000 ; dimY=512.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 14:05:55   1476s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.304703 uaWl=1.000000 uaWlH=0.726000 aWlH=0.000000 lMod=0 pMax=0.930600 pMod=77 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 14:05:55   1476s] eee: NetCapCache creation started. (Current Mem: 3865.539M) 
[05/28 14:05:55   1476s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3865.539M) 
[05/28 14:05:55   1476s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(41.760000, 40.960000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (8 X 8)
[05/28 14:05:55   1476s] eee: Metal Layers Info:
[05/28 14:05:55   1476s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 14:05:55   1476s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 14:05:55   1476s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 14:05:55   1476s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 14:05:55   1476s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 14:05:55   1476s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 14:05:55   1476s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 14:05:55   1476s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 14:05:55   1476s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 14:05:55   1476s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 14:05:55   1476s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 14:05:55   1476s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 14:05:55   1476s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 14:05:55   1476s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 14:05:55   1476s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 14:05:55   1476s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:05:55   1476s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 14:05:55   1476s] #To increase the message display limit, refer to the product command reference manual.
[05/28 14:05:55   1476s] ### Net info: total nets: 1823
[05/28 14:05:55   1476s] ### Net info: dirty nets: 0
[05/28 14:05:55   1476s] ### Net info: marked as disconnected nets: 0
[05/28 14:05:55   1476s] ### Net info: fully routed nets: 1821
[05/28 14:05:55   1476s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 14:05:55   1476s] ### Net info: unrouted nets: 0
[05/28 14:05:55   1476s] ### Net info: re-extraction nets: 0
[05/28 14:05:55   1476s] ### Net info: ignored nets: 0
[05/28 14:05:55   1476s] ### Net info: skip routing nets: 0
[05/28 14:05:55   1476s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:05:55   1476s] ### import design signature (175): route=81099854 fixed_route=81099854 flt_obj=0 vio=311357770 swire=282492057 shield_wire=1 net_attr=2136842500 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2033011183 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:05:55   1476s] #Extract in post route mode
[05/28 14:05:55   1476s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 14:05:55   1476s] #Fast data preparation for tQuantus.
[05/28 14:05:55   1476s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:05:55   1476s] #Start routing data preparation on Wed May 28 14:05:55 2025
[05/28 14:05:55   1476s] #
[05/28 14:05:55   1476s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:05:55   1476s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:05:55   1476s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 14:05:55   1476s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 14:05:55   1476s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:05:55   1476s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:05:55   1476s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:05:55   1476s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:05:55   1476s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:05:55   1476s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 14:05:55   1476s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 14:05:55   1476s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 14:05:55   1476s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 14:05:55   1476s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 14:05:55   1476s] #Regenerating Ggrids automatically.
[05/28 14:05:55   1476s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 14:05:55   1476s] #Using automatically generated G-grids.
[05/28 14:05:55   1476s] #Done routing data preparation.
[05/28 14:05:55   1476s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3842.33 (MB), peak = 4399.36 (MB)
[05/28 14:05:55   1476s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:05:55   1476s] #Start routing data preparation on Wed May 28 14:05:55 2025
[05/28 14:05:55   1476s] #
[05/28 14:05:55   1476s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:05:55   1476s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:05:55   1476s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 14:05:55   1476s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 14:05:55   1476s] #pin_access_rlayer=3(C1)
[05/28 14:05:55   1476s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 14:05:55   1476s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 14:05:55   1476s] #enable_dpt_layer_shield=F
[05/28 14:05:55   1476s] #has_line_end_grid=F
[05/28 14:05:55   1476s] #Regenerating Ggrids automatically.
[05/28 14:05:55   1476s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 14:05:55   1476s] #Using automatically generated G-grids.
[05/28 14:05:57   1477s] #Done routing data preparation.
[05/28 14:05:57   1477s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3850.66 (MB), peak = 4399.36 (MB)
[05/28 14:05:57   1477s] #
[05/28 14:05:57   1477s] #Start tQuantus RC extraction...
[05/28 14:05:57   1477s] #Start building rc corner(s)...
[05/28 14:05:57   1477s] #Number of RC Corner = 2
[05/28 14:05:57   1477s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 14:05:57   1477s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 14:05:57   1478s] #(i=11, n=11 2000)
[05/28 14:05:57   1478s] #M1 -> M1 (1)
[05/28 14:05:57   1478s] #M2 -> M2 (2)
[05/28 14:05:57   1478s] #C1 -> C1 (3)
[05/28 14:05:57   1478s] #C2 -> C2 (4)
[05/28 14:05:57   1478s] #C3 -> C3 (5)
[05/28 14:05:57   1478s] #C4 -> C4 (6)
[05/28 14:05:57   1478s] #C5 -> C5 (7)
[05/28 14:05:57   1478s] #JA -> JA (8)
[05/28 14:05:57   1478s] #QA -> QA (9)
[05/28 14:05:57   1478s] #QB -> QB (10)
[05/28 14:05:57   1478s] #LB -> LB (11)
[05/28 14:05:58   1478s] #SADV-On
[05/28 14:05:58   1478s] # Corner(s) : 
[05/28 14:05:58   1478s] #rc_fast [25.00] 
[05/28 14:05:58   1478s] #rc_slow [25.00]
[05/28 14:06:00   1480s] # Corner id: 0
[05/28 14:06:00   1480s] # Layout Scale: 1.000000
[05/28 14:06:00   1480s] # Has Metal Fill model: yes
[05/28 14:06:00   1480s] # Temperature was set
[05/28 14:06:00   1480s] # Temperature : 25.000000
[05/28 14:06:00   1480s] # Ref. Temp   : 25.000000
[05/28 14:06:00   1480s] # Corner id: 1
[05/28 14:06:00   1480s] # Layout Scale: 1.000000
[05/28 14:06:00   1480s] # Has Metal Fill model: yes
[05/28 14:06:00   1480s] # Temperature was set
[05/28 14:06:00   1480s] # Temperature : 25.000000
[05/28 14:06:00   1480s] # Ref. Temp   : 25.000000
[05/28 14:06:00   1480s] #total pattern=286 [22, 2124]
[05/28 14:06:00   1480s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 14:06:00   1480s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 14:06:00   1480s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 14:06:00   1480s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 14:06:00   1480s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 14:06:00   1480s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 14:06:00   1480s] #number model r/c [2,2] [22,2124] read
[05/28 14:06:01   1480s] #0 rcmodel(s) requires rebuild
[05/28 14:06:01   1480s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3859.55 (MB), peak = 4399.36 (MB)
[05/28 14:06:01   1480s] #Finish check_net_pin_list step Enter extract
[05/28 14:06:01   1480s] #Start init net ripin tree building
[05/28 14:06:01   1480s] #Finish init net ripin tree building
[05/28 14:06:01   1480s] #Cpu time = 00:00:00
[05/28 14:06:01   1480s] #Elapsed time = 00:00:00
[05/28 14:06:01   1480s] #Increased memory = 0.00 (MB)
[05/28 14:06:01   1480s] #Total memory = 3859.55 (MB)
[05/28 14:06:01   1480s] #Peak memory = 4399.36 (MB)
[05/28 14:06:01   1480s] #begin processing metal fill model file
[05/28 14:06:01   1480s] #end processing metal fill model file
[05/28 14:06:01   1480s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:06:01   1480s] #Length limit = 200 pitches
[05/28 14:06:01   1480s] #opt mode = 2
[05/28 14:06:01   1480s] #Finish check_net_pin_list step Fix net pin list
[05/28 14:06:01   1480s] #Start generate extraction boxes.
[05/28 14:06:01   1480s] #
[05/28 14:06:01   1480s] #Extract using 30 x 30 Hboxes
[05/28 14:06:01   1480s] #3x2 initial hboxes
[05/28 14:06:01   1480s] #Use area based hbox pruning.
[05/28 14:06:01   1480s] #0/0 hboxes pruned.
[05/28 14:06:01   1480s] #Complete generating extraction boxes.
[05/28 14:06:01   1480s] #Start step Extraction
[05/28 14:06:01   1480s] #Extract 2 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 14:06:01   1480s] #Process 0 special clock nets for rc extraction
[05/28 14:06:01   1481s] #Total 1821 nets were built. 25 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 14:06:02   1482s] #Run Statistics for Extraction:
[05/28 14:06:02   1482s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/28 14:06:02   1482s] #   Increased memory =    13.56 (MB), total memory =  3873.15 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:02   1482s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d
[05/28 14:06:03   1482s] #Finish registering nets and terms for rcdb.
[05/28 14:06:03   1482s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3864.75 (MB), peak = 4399.36 (MB)
[05/28 14:06:03   1482s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:06:03   1482s] #RC Statistics: 8193 Res, 4382 Ground Cap, 88 XCap (Edge to Edge)
[05/28 14:06:03   1482s] #RC V/H edge ratio: 0.33, Avg V/H Edge Length: 2232.80 (3289), Avg L-Edge Length: 3248.57 (4564)
[05/28 14:06:03   1482s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d.
[05/28 14:06:03   1482s] #Start writing RC data.
[05/28 14:06:03   1482s] #Finish writing RC data
[05/28 14:06:03   1482s] #Finish writing rcdb with 10019 nodes, 8198 edges, and 208 xcaps
[05/28 14:06:03   1482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3860.58 (MB), peak = 4399.36 (MB)
[05/28 14:06:03   1482s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d' ...
[05/28 14:06:03   1482s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d' for reading (mem: 3890.523M)
[05/28 14:06:03   1482s] Reading RCDB with compressed RC data.
[05/28 14:06:03   1482s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d' for content verification (mem: 3890.523M)
[05/28 14:06:03   1482s] Reading RCDB with compressed RC data.
[05/28 14:06:03   1482s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d': 0 access done (mem: 3890.523M)
[05/28 14:06:03   1482s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d': 0 access done (mem: 3890.523M)
[05/28 14:06:03   1482s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3890.523M)
[05/28 14:06:03   1482s] Following multi-corner parasitics specified:
[05/28 14:06:03   1482s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d (rcdb)
[05/28 14:06:03   1482s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d' for reading (mem: 3890.523M)
[05/28 14:06:03   1482s] Reading RCDB with compressed RC data.
[05/28 14:06:03   1482s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d specified
[05/28 14:06:03   1482s] Cell TOP, hinst 
[05/28 14:06:03   1482s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d) for hinst (top) of cell (TOP);
[05/28 14:06:03   1482s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d': 0 access done (mem: 3890.523M)
[05/28 14:06:03   1482s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3890.523M)
[05/28 14:06:03   1482s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d' for reading (mem: 3890.523M)
[05/28 14:06:03   1482s] Reading RCDB with compressed RC data.
[05/28 14:06:04   1483s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3890.527M)
[05/28 14:06:04   1483s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=3890.527M)
[05/28 14:06:04   1483s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3890.527M)
[05/28 14:06:04   1483s] #
[05/28 14:06:04   1483s] #Restore RCDB.
[05/28 14:06:04   1483s] #
[05/28 14:06:04   1483s] #Complete tQuantus RC extraction.
[05/28 14:06:04   1483s] #Cpu time = 00:00:05
[05/28 14:06:04   1483s] #Elapsed time = 00:00:07
[05/28 14:06:04   1483s] #Increased memory = 10.63 (MB)
[05/28 14:06:04   1483s] #Total memory = 3861.30 (MB)
[05/28 14:06:04   1483s] #Peak memory = 4399.36 (MB)
[05/28 14:06:04   1483s] #
[05/28 14:06:04   1483s] #25 inserted nodes are removed
[05/28 14:06:04   1483s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 14:06:04   1483s] ### export design design signature (177): route=1400854337 fixed_route=1400854337 flt_obj=0 vio=311357770 swire=282492057 shield_wire=1 net_attr=908145858 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2033011183 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:06:04   1483s] ### import design signature (178): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 14:06:04   1483s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:06:04   1483s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:06:04   1483s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:06:04   1483s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:06:04   1483s] #Start Design Signature (0)
[05/28 14:06:04   1483s] #Finish Inst Signature in MT(32427164)
[05/28 14:06:04   1483s] #Finish Net Signature in MT(68245737)
[05/28 14:06:04   1483s] #Finish SNet Signature in MT (87958725)
[05/28 14:06:04   1483s] #Run time and memory report for RC extraction:
[05/28 14:06:04   1483s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 14:06:04   1483s] #Run Statistics for snet signature:
[05/28 14:06:04   1483s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:04   1483s] #   Increased memory =     0.00 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:04   1483s] #Run Statistics for Net Final Signature:
[05/28 14:06:04   1483s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:04   1483s] #   Increased memory =     0.00 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:04   1483s] #Run Statistics for Net launch:
[05/28 14:06:04   1483s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:04   1483s] #   Increased memory =     0.00 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:04   1483s] #Run Statistics for Net init_dbsNet_slist:
[05/28 14:06:04   1483s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:04   1483s] #   Increased memory =     0.00 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:04   1483s] #Run Statistics for net signature:
[05/28 14:06:04   1483s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:04   1483s] #   Increased memory =     0.00 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:04   1483s] #Run Statistics for inst signature:
[05/28 14:06:04   1483s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:04   1483s] #   Increased memory =    -0.94 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:04   1483s] **optDesign ... cpu = 0:08:23, real = 0:08:28, mem = 3832.0M, totSessionCpu=0:24:44 **
[05/28 14:06:04   1483s] Starting delay calculation for Setup views
[05/28 14:06:05   1484s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 14:06:05   1484s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 14:06:05   1484s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 14:06:08   1485s] #################################################################################
[05/28 14:06:08   1485s] # Design Stage: PostRoute
[05/28 14:06:08   1485s] # Design Name: TOP
[05/28 14:06:08   1485s] # Design Mode: 22nm
[05/28 14:06:08   1485s] # Analysis Mode: MMMC OCV 
[05/28 14:06:08   1485s] # Parasitics Mode: SPEF/RCDB 
[05/28 14:06:08   1485s] # Signoff Settings: SI On 
[05/28 14:06:08   1485s] #################################################################################
[05/28 14:06:08   1485s] AAE_INFO: 1 threads acquired from CTE.
[05/28 14:06:08   1485s] Setting infinite Tws ...
[05/28 14:06:08   1485s] First Iteration Infinite Tw... 
[05/28 14:06:08   1485s] Calculate early delays in OCV mode...
[05/28 14:06:08   1485s] Calculate late delays in OCV mode...
[05/28 14:06:08   1485s] Topological Sorting (REAL = 0:00:00.0, MEM = 3879.7M, InitMEM = 3879.7M)
[05/28 14:06:08   1485s] Start delay calculation (fullDC) (1 T). (MEM=3316.53)
[05/28 14:06:08   1485s] End AAE Lib Interpolated Model. (MEM=3879.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:06:08   1485s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d' for reading (mem: 3879.691M)
[05/28 14:06:08   1485s] Reading RCDB with compressed RC data.
[05/28 14:06:08   1485s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3879.7M)
[05/28 14:06:09   1486s] Total number of fetched objects 1821
[05/28 14:06:09   1486s] AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
[05/28 14:06:09   1486s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:06:09   1486s] End delay calculation. (MEM=3324.3 CPU=0:00:00.5 REAL=0:00:01.0)
[05/28 14:06:09   1486s] End delay calculation (fullDC). (MEM=3324.3 CPU=0:00:00.6 REAL=0:00:01.0)
[05/28 14:06:09   1486s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 14:06:09   1486s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 3905.4M) ***
[05/28 14:06:09   1486s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3913.4M)
[05/28 14:06:09   1486s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 14:06:09   1486s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3913.4M)
[05/28 14:06:09   1486s] Starting SI iteration 2
[05/28 14:06:09   1486s] Calculate early delays in OCV mode...
[05/28 14:06:09   1486s] Calculate late delays in OCV mode...
[05/28 14:06:09   1486s] Start delay calculation (fullDC) (1 T). (MEM=3328.01)
[05/28 14:06:09   1486s] End AAE Lib Interpolated Model. (MEM=3850.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:06:09   1486s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 14:06:09   1486s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1821. 
[05/28 14:06:09   1486s] Total number of fetched objects 1821
[05/28 14:06:09   1486s] AAE_INFO-618: Total number of nets in the design is 1823,  0.1 percent of the nets selected for SI analysis
[05/28 14:06:09   1486s] End delay calculation. (MEM=3329.98 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 14:06:09   1486s] End delay calculation (fullDC). (MEM=3329.98 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 14:06:09   1486s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3900.6M) ***
[05/28 14:06:10   1487s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:06.0 totSessionCpu=0:24:48 mem=3908.6M)
[05/28 14:06:10   1487s] End AAE Lib Interpolated Model. (MEM=3908.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:06:10   1487s] ** INFO: Initializing Glitch Interface
[05/28 14:06:10   1487s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3908.6M, EPOCH TIME: 1748455570.278823
[05/28 14:06:10   1487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:10   1487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:10   1487s] 
[05/28 14:06:10   1487s] 
[05/28 14:06:10   1487s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:06:10   1487s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.265, MEM:3908.6M, EPOCH TIME: 1748455570.543913
[05/28 14:06:10   1487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:10   1487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:10   1487s] ** INFO: Initializing Glitch Interface
[05/28 14:06:10   1487s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------

[05/28 14:06:10   1487s] **optDesign ... cpu = 0:08:27, real = 0:08:34, mem = 3331.1M, totSessionCpu=0:24:49 **
[05/28 14:06:10   1487s] Begin: Collecting metrics
[05/28 14:06:10   1487s] 
 --------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary    |    49.147 | 49.147 |   0 |       46.58 | 0:00:22  |        3757 |    0 |   0 |
| hold_fixing        |           | 49.051 |   0 |       87.55 | 0:00:37  |        3870 |      |     |
| pre_route_summary  |    49.051 | 49.051 |   0 |       62.17 | 0:00:00  |        3855 |    0 |   0 |
| eco_route          |           |        |     |             | 0:07:10  |        3850 |      |     |
| post_route_summary |    49.038 | 49.038 |   0 |       62.17 | 0:00:06  |        3875 |    0 |   0 |
 --------------------------------------------------------------------------------------------------- 
[05/28 14:06:10   1487s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3840.5M, current mem=3331.1M)

[05/28 14:06:10   1487s] End: Collecting metrics
[05/28 14:06:10   1487s] Executing marking Critical Nets1
[05/28 14:06:10   1487s] ** INFO: Initializing Glitch Interface
[05/28 14:06:10   1487s] ** INFO: Initializing Glitch Cache
[05/28 14:06:10   1487s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[05/28 14:06:10   1487s] **INFO: flowCheckPoint #5 OptimizationRecovery
[05/28 14:06:10   1487s] Running postRoute recovery in postEcoRoute mode
[05/28 14:06:10   1487s] **optDesign ... cpu = 0:08:27, real = 0:08:34, mem = 3331.1M, totSessionCpu=0:24:49 **
[05/28 14:06:10   1487s] ** INFO: Initializing Glitch Interface
[05/28 14:06:10   1487s]   Timing/DRV Snapshot: (TGT)
[05/28 14:06:10   1487s]      Weighted WNS: 0.000
[05/28 14:06:10   1487s]       All  PG WNS: 0.000
[05/28 14:06:10   1487s]       High PG WNS: 0.000
[05/28 14:06:10   1487s]       All  PG TNS: 0.000
[05/28 14:06:10   1487s]       High PG TNS: 0.000
[05/28 14:06:10   1487s]       Low  PG TNS: 0.000
[05/28 14:06:10   1487s]          Tran DRV: 0 (0)
[05/28 14:06:10   1487s]           Cap DRV: 0 (0)
[05/28 14:06:10   1487s]        Fanout DRV: 0 (0)
[05/28 14:06:10   1487s]            Glitch: 0 (0)
[05/28 14:06:10   1487s]    Category Slack: { [L, 49.038] [H, 49.458] }
[05/28 14:06:10   1487s] 
[05/28 14:06:10   1487s] Checking setup slack degradation ...
[05/28 14:06:10   1487s] 
[05/28 14:06:10   1487s] Recovery Manager:
[05/28 14:06:10   1487s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/28 14:06:10   1487s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/28 14:06:10   1487s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/28 14:06:10   1487s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/28 14:06:10   1487s] 
[05/28 14:06:10   1487s] Checking DRV degradation...
[05/28 14:06:10   1487s] 
[05/28 14:06:10   1487s] Recovery Manager:
[05/28 14:06:10   1487s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 14:06:10   1487s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 14:06:10   1487s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 14:06:10   1487s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 14:06:10   1487s] 
[05/28 14:06:10   1487s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 14:06:10   1487s] ** INFO Cleaning up Glitch Interface
[05/28 14:06:10   1487s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3875.04M, totSessionCpu=0:24:49).
[05/28 14:06:10   1487s] **optDesign ... cpu = 0:08:27, real = 0:08:34, mem = 3331.1M, totSessionCpu=0:24:49 **
[05/28 14:06:10   1487s] 
[05/28 14:06:10   1487s] Latch borrow mode reset to max_borrow
[05/28 14:06:11   1488s] **INFO: flowCheckPoint #6 FinalSummary
[05/28 14:06:11   1488s] OPTC: user 20.0
[05/28 14:06:11   1488s] Reported timing to dir ./timingReports
[05/28 14:06:11   1488s] **optDesign ... cpu = 0:08:27, real = 0:08:35, mem = 3330.6M, totSessionCpu=0:24:49 **
[05/28 14:06:11   1488s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3867.1M, EPOCH TIME: 1748455571.399663
[05/28 14:06:11   1488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:11   1488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:11   1488s] 
[05/28 14:06:11   1488s] 
[05/28 14:06:11   1488s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:06:11   1488s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.249, MEM:3867.1M, EPOCH TIME: 1748455571.648645
[05/28 14:06:11   1488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:11   1488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:11   1488s] Saving timing graph ...
[05/28 14:06:11   1488s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/opt_timing_graph_gANmWC
[05/28 14:06:11   1488s] Disk Usage:
[05/28 14:06:11   1488s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 14:06:11   1488s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35567232 121719168  23% /users/ssokolovskiy
[05/28 14:06:12   1488s] Done save timing graph
[05/28 14:06:12   1488s] Disk Usage:
[05/28 14:06:12   1488s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 14:06:12   1488s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35567232 121719168  23% /users/ssokolovskiy
[05/28 14:06:12   1488s] 
[05/28 14:06:12   1488s] TimeStamp Deleting Cell Server Begin ...
[05/28 14:06:12   1488s] 
[05/28 14:06:12   1488s] TimeStamp Deleting Cell Server End ...
[05/28 14:06:12   1489s] Starting delay calculation for Hold views
[05/28 14:06:13   1489s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 14:06:13   1489s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 14:06:13   1489s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 14:06:16   1491s] #################################################################################
[05/28 14:06:16   1491s] # Design Stage: PostRoute
[05/28 14:06:16   1491s] # Design Name: TOP
[05/28 14:06:16   1491s] # Design Mode: 22nm
[05/28 14:06:16   1491s] # Analysis Mode: MMMC OCV 
[05/28 14:06:16   1491s] # Parasitics Mode: SPEF/RCDB 
[05/28 14:06:16   1491s] # Signoff Settings: SI On 
[05/28 14:06:16   1491s] #################################################################################
[05/28 14:06:16   1491s] AAE_INFO: 1 threads acquired from CTE.
[05/28 14:06:16   1491s] Setting infinite Tws ...
[05/28 14:06:16   1491s] First Iteration Infinite Tw... 
[05/28 14:06:16   1491s] Calculate late delays in OCV mode...
[05/28 14:06:16   1491s] Calculate early delays in OCV mode...
[05/28 14:06:16   1491s] Topological Sorting (REAL = 0:00:00.0, MEM = 3889.5M, InitMEM = 3889.5M)
[05/28 14:06:16   1491s] Start delay calculation (fullDC) (1 T). (MEM=3357.18)
[05/28 14:06:16   1491s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 14:06:16   1491s] End AAE Lib Interpolated Model. (MEM=3889.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:06:17   1491s] Total number of fetched objects 1821
[05/28 14:06:17   1491s] AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
[05/28 14:06:17   1491s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:06:17   1491s] End delay calculation. (MEM=3366.39 CPU=0:00:00.5 REAL=0:00:01.0)
[05/28 14:06:17   1491s] End delay calculation (fullDC). (MEM=3366.39 CPU=0:00:00.6 REAL=0:00:01.0)
[05/28 14:06:17   1491s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 14:06:17   1491s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3916.1M) ***
[05/28 14:06:17   1492s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3924.1M)
[05/28 14:06:17   1492s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 14:06:17   1492s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3924.1M)
[05/28 14:06:17   1492s] Starting SI iteration 2
[05/28 14:06:17   1492s] Calculate late delays in OCV mode...
[05/28 14:06:17   1492s] Calculate early delays in OCV mode...
[05/28 14:06:17   1492s] Start delay calculation (fullDC) (1 T). (MEM=3330.97)
[05/28 14:06:17   1492s] End AAE Lib Interpolated Model. (MEM=3842.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:06:17   1492s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 14:06:17   1492s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
[05/28 14:06:17   1492s] Total number of fetched objects 1821
[05/28 14:06:17   1492s] AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
[05/28 14:06:17   1492s] End delay calculation. (MEM=3332.49 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:06:17   1492s] End delay calculation (fullDC). (MEM=3332.49 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:06:17   1492s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3896.9M) ***
[05/28 14:06:18   1492s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:06.0 totSessionCpu=0:24:54 mem=3904.9M)
[05/28 14:06:18   1493s] Restoring timing graph ...
[05/28 14:06:20   1494s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/28 14:06:20   1494s] Done restore timing graph
[05/28 14:06:20   1494s] ** INFO: Initializing Glitch Interface
[05/28 14:06:21   1495s] ** INFO: Initializing Glitch Interface
[05/28 14:06:22   1495s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.920  | -0.783  | -0.137  |
|    Violating Paths:|   71    |   66    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------

[05/28 14:06:22   1495s] *** Final Summary (holdfix) CPU=0:00:06.9, REAL=0:00:11.0, MEM=3915.3M
[05/28 14:06:22   1495s] Begin: Collecting metrics
[05/28 14:06:22   1495s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 14:06:22   1495s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 14:06:23      0s] *** QThread MetricCollect [begin] (optDesign #4) : mem = 0.3M
[05/28 14:06:23      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3331.1M, current mem=2980.8M)
[05/28 14:06:23      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3013.8M, current mem=3007.5M)
[05/28 14:06:23      0s] *** QThread MetricCollect [finish] (optDesign #4) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), mem = 0.3M
[05/28 14:06:23      0s] 
[05/28 14:06:23      0s] =============================================================================================
[05/28 14:06:23      0s]  Step TAT Report : QThreadWorker #1 / optDesign #4                              23.10-p003_1
[05/28 14:06:23      0s] =============================================================================================
[05/28 14:06:23      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:06:23      0s] ---------------------------------------------------------------------------------------------
[05/28 14:06:23      0s] [ MISC                   ]          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 14:06:23      0s] ---------------------------------------------------------------------------------------------
[05/28 14:06:23      0s]  QThreadWorker #1 TOTAL             0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 14:06:23      0s] ---------------------------------------------------------------------------------------------
[05/28 14:06:23      0s] 

[05/28 14:06:23   1495s]  
_______________________________________________________________________
[05/28 14:06:23   1495s]  --------------------------------------------------------------------------------------------------- 
[05/28 14:06:23   1495s] | Snapshot           | WNS                | TNS | Density (%) | Resource               | DRVs       |
[05/28 14:06:23   1495s] |                    | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
[05/28 14:06:23   1495s] |--------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
[05/28 14:06:23   1495s] | initial_summary    |    49.147 | 49.147 |   0 |       46.58 | 0:00:22  |        3757 |    0 |   0 |
[05/28 14:06:23   1495s] | hold_fixing        |           | 49.051 |   0 |       87.55 | 0:00:37  |        3870 |      |     |
[05/28 14:06:23   1495s] | pre_route_summary  |    49.051 | 49.051 |   0 |       62.17 | 0:00:00  |        3855 |    0 |   0 |
[05/28 14:06:23   1495s] | eco_route          |           |        |     |             | 0:07:10  |        3850 |      |     |
[05/28 14:06:23   1495s] | post_route_summary |    49.038 | 49.038 |   0 |       62.17 | 0:00:06  |        3875 |    0 |   0 |
[05/28 14:06:23   1495s] | final_summary      |    49.458 | 49.038 |   0 |       62.17 | 0:00:12  |        3915 |    0 |   0 |
[05/28 14:06:23   1495s]  --------------------------------------------------------------------------------------------------- 
[05/28 14:06:24   1495s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:02.0, peak res=3929.8M, current mem=3929.8M)

[05/28 14:06:24   1495s] End: Collecting metrics
[05/28 14:06:24   1495s] **optDesign ... cpu = 0:08:35, real = 0:08:48, mem = 3929.8M, totSessionCpu=0:24:57 **
[05/28 14:06:24   1495s]  ReSet Options after AAE Based Opt flow 
[05/28 14:06:24   1495s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 14:06:24   1495s] *** Finished optDesign ***
[05/28 14:06:24   1495s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 14:06:24   1495s] UM:*                                                                   final
[05/28 14:06:24   1495s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 14:06:24   1495s] UM:*                                                                   opt_design_postroute_hold
[05/28 14:06:24   1495s] Info: Summary of CRR changes:
[05/28 14:06:24   1495s]       - Timing transform commits:       0
[05/28 14:06:24   1495s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3915.3M)
[05/28 14:06:24   1495s] Info: Destroy the CCOpt slew target map.
[05/28 14:06:24   1495s] 
[05/28 14:06:24   1495s] *** Summary of all messages that are not suppressed in this session:
[05/28 14:06:24   1495s] Severity  ID               Count  Summary                                  
[05/28 14:06:24   1495s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/28 14:06:24   1495s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/28 14:06:24   1495s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/28 14:06:24   1495s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[05/28 14:06:24   1495s] *** Message Summary: 65 warning(s), 0 error(s)
[05/28 14:06:24   1495s] 
[05/28 14:06:24   1495s] clean pInstBBox. size 0
[05/28 14:06:24   1496s] Cell TOP LLGs are deleted
[05/28 14:06:24   1496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:24   1496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:24   1496s] Info: pop threads available for lower-level modules during optimization.
[05/28 14:06:24   1496s] *** optDesign #4 [finish] () : cpu/real = 0:08:35.2/0:08:47.5 (1.0), totSession cpu/real = 0:24:57.0/0:38:31.1 (0.6), mem = 3907.3M
[05/28 14:06:24   1496s] 
[05/28 14:06:24   1496s] =============================================================================================
[05/28 14:06:24   1496s]  Final TAT Report : optDesign #4                                                23.10-p003_1
[05/28 14:06:24   1496s] =============================================================================================
[05/28 14:06:24   1496s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:06:24   1496s] ---------------------------------------------------------------------------------------------
[05/28 14:06:24   1496s] [ InitOpt                ]      1   0:00:03.8  (   0.7 % )     0:00:04.0 /  0:00:04.0    1.0
[05/28 14:06:24   1496s] [ HoldOpt                ]      1   0:00:37.0  (   7.0 % )     0:00:37.3 /  0:00:37.4    1.0
[05/28 14:06:24   1496s] [ ViewPruning            ]     12   0:00:02.9  (   0.6 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 14:06:24   1496s] [ BuildHoldData          ]      1   0:00:07.7  (   1.5 % )     0:00:22.5 /  0:00:18.2    0.8
[05/28 14:06:24   1496s] [ OptSummaryReport       ]      7   0:00:03.9  (   0.7 % )     0:00:12.7 /  0:00:08.1    0.6
[05/28 14:06:24   1496s] [ MetricReport           ]      6   0:00:02.3  (   0.4 % )     0:00:02.3 /  0:00:01.6    0.7
[05/28 14:06:24   1496s] [ DrvReport              ]      8   0:00:02.6  (   0.5 % )     0:00:02.6 /  0:00:00.4    0.2
[05/28 14:06:24   1496s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:06:24   1496s] [ CellServerInit         ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.2
[05/28 14:06:24   1496s] [ LibAnalyzerInit        ]      1   0:00:02.7  (   0.5 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 14:06:24   1496s] [ CheckPlace             ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 14:06:24   1496s] [ RefinePlace            ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 14:06:24   1496s] [ EcoRoute               ]      1   0:07:08.9  (  81.3 % )     0:07:08.9 /  0:07:10.0    1.0
[05/28 14:06:24   1496s] [ ExtractRC              ]      2   0:00:09.2  (   1.7 % )     0:00:09.2 /  0:00:07.6    0.8
[05/28 14:06:24   1496s] [ UpdateTimingGraph      ]     14   0:00:18.7  (   3.6 % )     0:00:25.8 /  0:00:17.7    0.7
[05/28 14:06:24   1496s] [ FullDelayCalc          ]      8   0:00:03.3  (   0.6 % )     0:00:03.3 /  0:00:03.2    1.0
[05/28 14:06:24   1496s] [ TimingUpdate           ]     27   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:00.9    0.8
[05/28 14:06:24   1496s] [ TimingReport           ]      9   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 14:06:24   1496s] [ GenerateReports        ]      2   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 14:06:24   1496s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:06:24   1496s] [ MISC                   ]          0:00:01.8  (   0.3 % )     0:00:01.8 /  0:00:01.7    1.0
[05/28 14:06:24   1496s] ---------------------------------------------------------------------------------------------
[05/28 14:06:24   1496s]  optDesign #4 TOTAL                 0:08:47.5  ( 100.0 % )     0:08:47.5 /  0:08:35.2    1.0
[05/28 14:06:24   1496s] ---------------------------------------------------------------------------------------------
[05/28 14:06:24   1496s] 
[05/28 14:06:43   1499s] <CMD> verify_drc
[05/28 14:06:43   1499s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 14:06:43   1499s]  *** Starting Verify DRC (MEM: 3907.3) ***
[05/28 14:06:43   1499s] 
[05/28 14:06:43   1499s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:06:43   1499s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:06:43   1499s]   VERIFY DRC ...... Starting Verification
[05/28 14:06:43   1499s]   VERIFY DRC ...... Initializing
[05/28 14:06:43   1499s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 14:06:43   1499s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 14:06:43   1499s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 14:06:43   1499s]   VERIFY DRC ...... Using new threading
[05/28 14:06:43   1499s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 21.120 20.480} 1 of 4
[05/28 14:06:43   1500s]   VERIFY DRC ...... Sub-Area : 1 complete 26 Viols.
[05/28 14:06:43   1500s]   VERIFY DRC ...... Sub-Area: {21.120 0.000 41.760 20.480} 2 of 4
[05/28 14:06:44   1500s]   VERIFY DRC ...... Sub-Area : 2 complete 29 Viols.
[05/28 14:06:44   1500s]   VERIFY DRC ...... Sub-Area: {0.000 20.480 21.120 40.960} 3 of 4
[05/28 14:06:44   1500s]   VERIFY DRC ...... Sub-Area : 3 complete 24 Viols.
[05/28 14:06:44   1500s]   VERIFY DRC ...... Sub-Area: {21.120 20.480 41.760 40.960} 4 of 4
[05/28 14:06:44   1500s]   VERIFY DRC ...... Sub-Area : 4 complete 22 Viols.
[05/28 14:06:44   1500s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 14:06:44   1500s]   VERIFY DRC ...... Using new threading
[05/28 14:06:44   1500s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 41.760 40.960} 1 of 1
[05/28 14:06:44   1500s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 14:06:44   1500s] 
[05/28 14:06:44   1500s]   Verification Complete : 101 Viols.
[05/28 14:06:44   1500s] 
[05/28 14:06:44   1500s]  Violation Summary By Layer and Type:
[05/28 14:06:44   1500s] 
[05/28 14:06:44   1500s] 	          Color      Enc    Short   EOLCol   CutSpc   MetSpc   EOLSpc   Others   Totals
[05/28 14:06:44   1500s] 	M1           15        0       15       15        0        2        1        0       48
[05/28 14:06:44   1500s] 	V1            0       16        0        0        7        0        0        6       29
[05/28 14:06:44   1500s] 	M2            4        0        0        0        0        5        5        3       17
[05/28 14:06:44   1500s] 	AY            0        2        0        0        0        0        0        0        2
[05/28 14:06:44   1500s] 	C1            0        0        2        0        0        0        1        0        3
[05/28 14:06:44   1500s] 	A1            0        0        0        0        2        0        0        0        2
[05/28 14:06:44   1500s] 	Totals       19       18       17       15        9        7        7        9      101
[05/28 14:06:44   1500s] 
[05/28 14:06:44   1500s]  *** End Verify DRC (CPU TIME: 0:00:01.0  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 14:06:44   1500s] 
[05/28 14:06:57   1503s] <CMD> timeDesign -postRoute -hold
[05/28 14:06:57   1503s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:25:04.2/0:39:04.2 (0.6), mem = 4163.4M
[05/28 14:06:57   1503s]  Reset EOS DB
[05/28 14:06:57   1503s] Ignoring AAE DB Resetting ...
[05/28 14:06:57   1503s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d': 3640 access done (mem: 4163.398M)
[05/28 14:06:57   1503s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 14:06:57   1503s] #Start Design Signature (0)
[05/28 14:06:57   1503s] #Finish Inst Signature in MT(32427164)
[05/28 14:06:57   1503s] #Finish Net Signature in MT(68245737)
[05/28 14:06:57   1503s] #Finish SNet Signature in MT (87958725)
[05/28 14:06:57   1503s] #Run time and memory report for RC extraction:
[05/28 14:06:57   1503s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 14:06:57   1503s] #Run Statistics for snet signature:
[05/28 14:06:57   1503s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:57   1503s] #   Increased memory =     0.00 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:57   1503s] #Run Statistics for Net Final Signature:
[05/28 14:06:57   1503s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:57   1503s] #   Increased memory =     0.00 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:57   1503s] #Run Statistics for Net launch:
[05/28 14:06:57   1503s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:57   1503s] #   Increased memory =     0.00 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:57   1503s] #Run Statistics for Net init_dbsNet_slist:
[05/28 14:06:57   1503s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:57   1503s] #   Increased memory =     0.00 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:57   1503s] #Run Statistics for net signature:
[05/28 14:06:57   1503s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:57   1503s] #   Increased memory =     0.00 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:57   1503s] #Run Statistics for inst signature:
[05/28 14:06:57   1503s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:06:57   1503s] #   Increased memory =   -93.55 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
[05/28 14:06:57   1503s] tQuantus: Original signature = 87958725, new signature = 87958725
[05/28 14:06:57   1503s] tQuantus: Design is clean by design signature
[05/28 14:06:57   1503s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d' for reading (mem: 3845.398M)
[05/28 14:06:57   1503s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3845.398M)
[05/28 14:06:57   1503s] The design is extracted. Skipping TQuantus.
[05/28 14:06:57   1503s] Effort level <high> specified for reg2reg path_group
[05/28 14:06:58   1503s] Cell TOP LLGs are deleted
[05/28 14:06:58   1503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:58   1503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:58   1503s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3824.2M, EPOCH TIME: 1748455618.050327
[05/28 14:06:58   1503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:58   1503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:58   1503s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3824.2M, EPOCH TIME: 1748455618.051249
[05/28 14:06:58   1503s] Max number of tech site patterns supported in site array is 256.
[05/28 14:06:58   1503s] Core basic site is GF22_DST
[05/28 14:06:58   1503s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 14:06:58   1503s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 14:06:58   1503s] Fast DP-INIT is on for default
[05/28 14:06:58   1503s] Atter site array init, number of instance map data is 0.
[05/28 14:06:58   1503s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.300, REAL:0.299, MEM:3824.2M, EPOCH TIME: 1748455618.350284
[05/28 14:06:58   1503s] 
[05/28 14:06:58   1503s] 
[05/28 14:06:58   1503s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:06:58   1503s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.300, REAL:0.301, MEM:3824.2M, EPOCH TIME: 1748455618.351641
[05/28 14:06:58   1503s] Cell TOP LLGs are deleted
[05/28 14:06:58   1503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:58   1503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:06:58   1503s] OPTC: user 20.0
[05/28 14:06:58   1503s] Starting delay calculation for Hold views
[05/28 14:06:58   1504s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 14:06:58   1504s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 14:06:58   1504s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 14:07:02   1505s] #################################################################################
[05/28 14:07:02   1505s] # Design Stage: PostRoute
[05/28 14:07:02   1505s] # Design Name: TOP
[05/28 14:07:02   1505s] # Design Mode: 22nm
[05/28 14:07:02   1505s] # Analysis Mode: MMMC OCV 
[05/28 14:07:02   1505s] # Parasitics Mode: SPEF/RCDB 
[05/28 14:07:02   1505s] # Signoff Settings: SI On 
[05/28 14:07:02   1505s] #################################################################################
[05/28 14:07:02   1505s] AAE_INFO: 1 threads acquired from CTE.
[05/28 14:07:02   1505s] Setting infinite Tws ...
[05/28 14:07:02   1505s] First Iteration Infinite Tw... 
[05/28 14:07:02   1505s] Calculate late delays in OCV mode...
[05/28 14:07:02   1505s] Calculate early delays in OCV mode...
[05/28 14:07:02   1505s] Topological Sorting (REAL = 0:00:00.0, MEM = 3833.8M, InitMEM = 3833.8M)
[05/28 14:07:02   1505s] Start delay calculation (fullDC) (1 T). (MEM=3258.85)
[05/28 14:07:02   1505s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 14:07:02   1506s] End AAE Lib Interpolated Model. (MEM=3833.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:07:02   1506s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d' for reading (mem: 3833.820M)
[05/28 14:07:02   1506s] Reading RCDB with compressed RC data.
[05/28 14:07:02   1506s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3849.8M)
[05/28 14:07:02   1506s] Total number of fetched objects 1821
[05/28 14:07:02   1506s] AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
[05/28 14:07:02   1506s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:07:02   1506s] End delay calculation. (MEM=3272.8 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 14:07:02   1506s] End delay calculation (fullDC). (MEM=3272.8 CPU=0:00:00.6 REAL=0:00:00.0)
[05/28 14:07:02   1506s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 14:07:02   1506s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3856.0M) ***
[05/28 14:07:02   1506s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3864.0M)
[05/28 14:07:02   1506s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 14:07:02   1506s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3864.0M)
[05/28 14:07:02   1506s] Starting SI iteration 2
[05/28 14:07:03   1506s] Calculate late delays in OCV mode...
[05/28 14:07:03   1506s] Calculate early delays in OCV mode...
[05/28 14:07:03   1506s] Start delay calculation (fullDC) (1 T). (MEM=3218.95)
[05/28 14:07:03   1506s] End AAE Lib Interpolated Model. (MEM=3765.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:07:03   1506s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3767.1M)
[05/28 14:07:03   1507s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 14:07:03   1507s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
[05/28 14:07:03   1507s] Total number of fetched objects 1821
[05/28 14:07:03   1507s] AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
[05/28 14:07:03   1507s] End delay calculation. (MEM=3220.52 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:07:03   1507s] End delay calculation (fullDC). (MEM=3220.52 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:07:03   1507s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3821.8M) ***
[05/28 14:07:03   1507s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:05.0 totSessionCpu=0:25:08 mem=3829.8M)
[05/28 14:07:03   1507s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.920  | -0.783  | -0.137  |
|    Violating Paths:|   71    |   66    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------

[05/28 14:07:03   1507s] Reported timing to dir ./timingReports
[05/28 14:07:03   1507s] Total CPU time: 4.28 sec
[05/28 14:07:03   1507s] Total Real time: 6.0 sec
[05/28 14:07:03   1507s] Total Memory Usage: 3735.035156 Mbytes
[05/28 14:07:03   1507s] Reset AAE Options
[05/28 14:07:03   1507s] *** timeDesign #4 [finish] () : cpu/real = 0:00:04.3/0:00:06.3 (0.7), totSession cpu/real = 0:25:08.5/0:39:10.4 (0.6), mem = 3735.0M
[05/28 14:07:03   1507s] 
[05/28 14:07:03   1507s] =============================================================================================
[05/28 14:07:03   1507s]  Final TAT Report : timeDesign #4                                               23.10-p003_1
[05/28 14:07:03   1507s] =============================================================================================
[05/28 14:07:03   1507s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:07:03   1507s] ---------------------------------------------------------------------------------------------
[05/28 14:07:03   1507s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:07:03   1507s] [ OptSummaryReport       ]      1   0:00:00.4  (   5.6 % )     0:00:05.5 /  0:00:03.7    0.7
[05/28 14:07:03   1507s] [ ExtractRC              ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.7
[05/28 14:07:03   1507s] [ UpdateTimingGraph      ]      1   0:00:04.1  (  66.1 % )     0:00:05.0 /  0:00:03.2    0.6
[05/28 14:07:03   1507s] [ FullDelayCalc          ]      2   0:00:00.8  (  13.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 14:07:03   1507s] [ TimingUpdate           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 14:07:03   1507s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 14:07:03   1507s] [ GenerateReports        ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 14:07:03   1507s] [ MISC                   ]          0:00:00.7  (  10.5 % )     0:00:00.7 /  0:00:00.5    0.8
[05/28 14:07:03   1507s] ---------------------------------------------------------------------------------------------
[05/28 14:07:03   1507s]  timeDesign #4 TOTAL                0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:04.3    0.7
[05/28 14:07:03   1507s] ---------------------------------------------------------------------------------------------
[05/28 14:07:03   1507s] 
[05/28 14:07:13   1509s] <CMD> optDesign -postRoute -hold
[05/28 14:07:13   1509s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3169.9M, totSessionCpu=0:25:10 **
[05/28 14:07:13   1509s] 
[05/28 14:07:13   1509s] Active Setup views: view_slow_mission 
[05/28 14:07:13   1509s] *** optDesign #5 [begin] () : totSession cpu/real = 0:25:10.2/0:39:19.9 (0.6), mem = 3735.0M
[05/28 14:07:13   1509s] Info: 1 threads available for lower-level modules during optimization.
[05/28 14:07:13   1509s] GigaOpt running with 1 threads.
[05/28 14:07:13   1509s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:25:10.2/0:39:19.9 (0.6), mem = 3735.0M
[05/28 14:07:13   1509s] **INFO: User settings:
[05/28 14:07:13   1509s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 14:07:13   1509s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 14:07:13   1509s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 14:07:13   1509s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 14:07:13   1509s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 14:07:13   1509s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 14:07:13   1509s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 14:07:13   1509s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 14:07:13   1509s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 14:07:13   1509s] setNanoRouteMode -extract_design_signature                                                87958725
[05/28 14:07:13   1509s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 14:07:13   1509s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 14:07:13   1509s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 14:07:13   1509s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 14:07:13   1509s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 14:07:13   1509s] setNanoRouteMode -route_si_effort                                                         high
[05/28 14:07:13   1509s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 14:07:13   1509s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 14:07:13   1509s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 14:07:13   1509s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 14:07:13   1509s] setNanoRouteMode -timingEngine                                                            .timing_file_74622.tif.gz
[05/28 14:07:13   1509s] setDesignMode -process                                                                    22
[05/28 14:07:13   1509s] setExtractRCMode -coupled                                                                 true
[05/28 14:07:13   1509s] setExtractRCMode -coupling_c_th                                                           3
[05/28 14:07:13   1509s] setExtractRCMode -engine                                                                  postRoute
[05/28 14:07:13   1509s] setExtractRCMode -noCleanRCDB                                                             true
[05/28 14:07:13   1509s] setExtractRCMode -nrNetInMemory                                                           100000
[05/28 14:07:13   1509s] setExtractRCMode -relative_c_th                                                           0.03
[05/28 14:07:13   1509s] setExtractRCMode -total_c_th                                                              5
[05/28 14:07:13   1509s] setDelayCalMode -enable_high_fanout                                                       true
[05/28 14:07:13   1509s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/28 14:07:13   1509s] setDelayCalMode -engine                                                                   aae
[05/28 14:07:13   1509s] setDelayCalMode -ignoreNetLoad                                                            false
[05/28 14:07:13   1509s] setDelayCalMode -SIAware                                                                  true
[05/28 14:07:13   1509s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/28 14:07:13   1509s] setOptMode -opt_view_pruning_hold_views_active_list                                       { view_fast_mission }
[05/28 14:07:13   1509s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/28 14:07:13   1509s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { view_fast_mission}
[05/28 14:07:13   1509s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/28 14:07:13   1509s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/28 14:07:13   1509s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[05/28 14:07:13   1509s] setOptMode -opt_delete_insts                                                              true
[05/28 14:07:13   1509s] setOptMode -opt_drv_margin                                                                0
[05/28 14:07:13   1509s] setOptMode -opt_drv                                                                       false
[05/28 14:07:13   1509s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[05/28 14:07:13   1509s] setOptMode -opt_resize_flip_flops                                                         true
[05/28 14:07:13   1509s] setOptMode -opt_setup_target_slack                                                        0
[05/28 14:07:13   1509s] setSIMode -separate_delta_delay_on_data                                                   true
[05/28 14:07:13   1509s] setPlaceMode -place_detail_check_route                                                    true
[05/28 14:07:13   1509s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/28 14:07:13   1509s] setPlaceMode -place_global_clock_power_driven                                             true
[05/28 14:07:13   1509s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/28 14:07:13   1509s] setPlaceMode -place_global_cong_effort                                                    high
[05/28 14:07:13   1509s] setPlaceMode -place_global_place_io_pins                                                  true
[05/28 14:07:13   1509s] setAnalysisMode -analysisType                                                             onChipVariation
[05/28 14:07:13   1509s] setAnalysisMode -checkType                                                                setup
[05/28 14:07:13   1509s] setAnalysisMode -clkSrcPath                                                               true
[05/28 14:07:13   1509s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/28 14:07:13   1509s] setAnalysisMode -cppr                                                                     both
[05/28 14:07:13   1509s] setAnalysisMode -skew                                                                     true
[05/28 14:07:13   1509s] setAnalysisMode -usefulSkew                                                               true
[05/28 14:07:13   1509s] 
[05/28 14:07:13   1509s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 14:07:13   1509s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/28 14:07:13   1509s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 14:07:13   1509s] 
[05/28 14:07:13   1509s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 14:07:13   1509s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 14:07:13   1509s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 14:07:13   1509s] Summary for sequential cells identification: 
[05/28 14:07:13   1509s]   Identified SBFF number: 299
[05/28 14:07:13   1509s]   Identified MBFF number: 75
[05/28 14:07:13   1509s]   Identified SB Latch number: 22
[05/28 14:07:13   1509s]   Identified MB Latch number: 0
[05/28 14:07:13   1509s]   Not identified SBFF number: 15
[05/28 14:07:13   1509s]   Not identified MBFF number: 0
[05/28 14:07:13   1509s]   Not identified SB Latch number: 0
[05/28 14:07:13   1509s]   Not identified MB Latch number: 0
[05/28 14:07:13   1509s]   Number of sequential cells which are not FFs: 45
[05/28 14:07:13   1509s]  Visiting view : view_slow_mission
[05/28 14:07:13   1509s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 14:07:13   1509s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 14:07:13   1509s]  Visiting view : view_fast_mission
[05/28 14:07:13   1509s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 14:07:13   1509s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 14:07:13   1509s] TLC MultiMap info (StdDelay):
[05/28 14:07:13   1509s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 14:07:13   1509s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 14:07:13   1509s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 14:07:13   1509s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 14:07:13   1509s]  Setting StdDelay to: 6.1ps
[05/28 14:07:13   1509s] 
[05/28 14:07:13   1509s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 14:07:13   1509s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 14:07:13   1509s] OPERPROF: Starting DPlace-Init at level 1, MEM:3751.6M, EPOCH TIME: 1748455633.615705
[05/28 14:07:13   1509s] Processing tracks to init pin-track alignment.
[05/28 14:07:13   1509s] z: 1, totalTracks: 1
[05/28 14:07:13   1509s] z: 3, totalTracks: 1
[05/28 14:07:13   1509s] z: 5, totalTracks: 1
[05/28 14:07:13   1509s] z: 7, totalTracks: 1
[05/28 14:07:13   1509s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 14:07:13   1509s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 14:07:13   1509s] Initializing Route Infrastructure for color support ...
[05/28 14:07:13   1509s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3751.6M, EPOCH TIME: 1748455633.616293
[05/28 14:07:13   1509s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:3751.6M, EPOCH TIME: 1748455633.622670
[05/28 14:07:13   1509s] Route Infrastructure Initialized for color support successfully.
[05/28 14:07:13   1509s] Cell TOP LLGs are deleted
[05/28 14:07:13   1509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:13   1509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:13   1509s] # Building TOP llgBox search-tree.
[05/28 14:07:13   1509s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 14:07:13   1509s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3751.6M, EPOCH TIME: 1748455633.640876
[05/28 14:07:13   1509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:13   1509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:13   1509s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3751.6M, EPOCH TIME: 1748455633.641762
[05/28 14:07:13   1509s] Max number of tech site patterns supported in site array is 256.
[05/28 14:07:13   1509s] Core basic site is GF22_DST
[05/28 14:07:13   1509s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 14:07:13   1509s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 14:07:13   1509s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 14:07:13   1509s] SiteArray: use 159,744 bytes
[05/28 14:07:13   1509s] SiteArray: current memory after site array memory allocation 3751.6M
[05/28 14:07:13   1509s] SiteArray: FP blocked sites are writable
[05/28 14:07:13   1509s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 14:07:13   1509s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3751.6M, EPOCH TIME: 1748455633.836321
[05/28 14:07:13   1509s] Process 48736 wires and vias for routing blockage analysis
[05/28 14:07:13   1509s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.011, MEM:3751.6M, EPOCH TIME: 1748455633.847233
[05/28 14:07:13   1509s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 14:07:13   1509s] Atter site array init, number of instance map data is 0.
[05/28 14:07:13   1509s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.280, REAL:0.282, MEM:3751.6M, EPOCH TIME: 1748455633.923591
[05/28 14:07:13   1509s] 
[05/28 14:07:13   1509s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 14:07:13   1509s] 
[05/28 14:07:13   1509s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:07:13   1509s] OPERPROF:     Starting CMU at level 3, MEM:3751.6M, EPOCH TIME: 1748455633.924597
[05/28 14:07:13   1509s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:3751.6M, EPOCH TIME: 1748455633.934388
[05/28 14:07:13   1509s] 
[05/28 14:07:13   1509s] Bad Lib Cell Checking (CMU) is done! (0)
[05/28 14:07:13   1509s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.290, REAL:0.294, MEM:3751.6M, EPOCH TIME: 1748455633.934751
[05/28 14:07:13   1509s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3751.6M, EPOCH TIME: 1748455633.934824
[05/28 14:07:13   1509s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3751.6M, EPOCH TIME: 1748455633.935272
[05/28 14:07:13   1509s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3751.6MB).
[05/28 14:07:13   1509s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.321, MEM:3751.6M, EPOCH TIME: 1748455633.936374
[05/28 14:07:13   1509s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3751.6M, EPOCH TIME: 1748455633.936701
[05/28 14:07:13   1509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:13   1509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:13   1509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:13   1509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:13   1509s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:3747.6M, EPOCH TIME: 1748455633.966978
[05/28 14:07:13   1509s] 
[05/28 14:07:13   1509s] Creating Lib Analyzer ...
[05/28 14:07:14   1510s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 14:07:14   1510s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 14:07:14   1510s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 14:07:14   1510s] 
[05/28 14:07:14   1510s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 14:07:16   1512s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:14 mem=3769.6M
[05/28 14:07:16   1512s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:14 mem=3769.6M
[05/28 14:07:16   1512s] Creating Lib Analyzer, finished. 
[05/28 14:07:16   1512s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/28 14:07:16   1512s] **INFO: Using Advanced Metric Collection system.
[05/28 14:07:16   1512s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 3355.0M, totSessionCpu=0:25:14 **
[05/28 14:07:16   1512s] Existing Dirty Nets : 0
[05/28 14:07:16   1512s] New Signature Flow (optDesignCheckOptions) ....
[05/28 14:07:17   1512s] #Taking db snapshot
[05/28 14:07:17   1512s] #Taking db snapshot ... done
[05/28 14:07:17   1512s] OPERPROF: Starting checkPlace at level 1, MEM:3769.6M, EPOCH TIME: 1748455637.030049
[05/28 14:07:17   1512s] Processing tracks to init pin-track alignment.
[05/28 14:07:17   1512s] z: 1, totalTracks: 1
[05/28 14:07:17   1512s] z: 3, totalTracks: 1
[05/28 14:07:17   1512s] z: 5, totalTracks: 1
[05/28 14:07:17   1512s] z: 7, totalTracks: 1
[05/28 14:07:17   1512s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/28 14:07:17   1512s] #spOpts: rpCkHalo=4 
[05/28 14:07:17   1512s] Initializing Route Infrastructure for color support ...
[05/28 14:07:17   1512s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3769.6M, EPOCH TIME: 1748455637.030594
[05/28 14:07:17   1512s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3769.6M, EPOCH TIME: 1748455637.036525
[05/28 14:07:17   1512s] Route Infrastructure Initialized for color support successfully.
[05/28 14:07:17   1512s] Cell TOP LLGs are deleted
[05/28 14:07:17   1512s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1512s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1512s] # Building TOP llgBox search-tree.
[05/28 14:07:17   1512s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 14:07:17   1512s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3769.6M, EPOCH TIME: 1748455637.050234
[05/28 14:07:17   1512s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1512s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1512s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3769.6M, EPOCH TIME: 1748455637.050981
[05/28 14:07:17   1512s] Max number of tech site patterns supported in site array is 256.
[05/28 14:07:17   1512s] Core basic site is GF22_DST
[05/28 14:07:17   1512s] Processing tracks to init pin-track alignment.
[05/28 14:07:17   1512s] z: 1, totalTracks: 1
[05/28 14:07:17   1512s] z: 3, totalTracks: 1
[05/28 14:07:17   1512s] z: 5, totalTracks: 1
[05/28 14:07:17   1512s] z: 7, totalTracks: 1
[05/28 14:07:17   1512s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/28 14:07:17   1513s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 14:07:17   1513s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 14:07:17   1513s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 14:07:17   1513s] SiteArray: use 159,744 bytes
[05/28 14:07:17   1513s] SiteArray: current memory after site array memory allocation 3769.6M
[05/28 14:07:17   1513s] SiteArray: FP blocked sites are writable
[05/28 14:07:17   1513s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/28 14:07:17   1513s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3769.6M, EPOCH TIME: 1748455637.226070
[05/28 14:07:17   1513s] Process 48736 wires and vias for routing blockage analysis
[05/28 14:07:17   1513s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.011, MEM:3769.6M, EPOCH TIME: 1748455637.237015
[05/28 14:07:17   1513s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 14:07:17   1513s] Atter site array init, number of instance map data is 0.
[05/28 14:07:17   1513s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.190, REAL:0.187, MEM:3769.6M, EPOCH TIME: 1748455637.237521
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:07:17   1513s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.188, MEM:3769.6M, EPOCH TIME: 1748455637.238337
[05/28 14:07:17   1513s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3769.6M, EPOCH TIME: 1748455637.238599
[05/28 14:07:17   1513s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 14:07:17   1513s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.002, MEM:3769.6M, EPOCH TIME: 1748455637.240242
[05/28 14:07:17   1513s] Begin checking placement ... (start mem=3769.6M, init mem=3769.6M)
[05/28 14:07:17   1513s] Begin checking exclusive groups violation ...
[05/28 14:07:17   1513s] There are 0 groups to check, max #box is 0, total #box is 0
[05/28 14:07:17   1513s] Finished checking exclusive groups violations. Found 0 Vio.
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] Running CheckPlace using 1 thread in normal mode...
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] ...checkPlace normal is done!
[05/28 14:07:17   1513s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3769.6M, EPOCH TIME: 1748455637.276008
[05/28 14:07:17   1513s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:3769.6M, EPOCH TIME: 1748455637.277986
[05/28 14:07:17   1513s] *info: Placed = 2089          
[05/28 14:07:17   1513s] *info: Unplaced = 0           
[05/28 14:07:17   1513s] Placement Density:87.54%(970/1108)
[05/28 14:07:17   1513s] Placement Density (including fixed std cells):87.54%(970/1108)
[05/28 14:07:17   1513s] Cell TOP LLGs are deleted
[05/28 14:07:17   1513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2089).
[05/28 14:07:17   1513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1513s] # Resetting pin-track-align track data.
[05/28 14:07:17   1513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1513s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3769.6M)
[05/28 14:07:17   1513s] OPERPROF: Finished checkPlace at level 1, CPU:0.250, REAL:0.254, MEM:3769.6M, EPOCH TIME: 1748455637.283840
[05/28 14:07:17   1513s] #optDebug: { P: 22 W: 4195 FE: standard PE: none LDR: 1}
[05/28 14:07:17   1513s]  Initial DC engine is -> aae
[05/28 14:07:17   1513s]  
[05/28 14:07:17   1513s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/28 14:07:17   1513s]  
[05/28 14:07:17   1513s]  
[05/28 14:07:17   1513s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/28 14:07:17   1513s]  
[05/28 14:07:17   1513s] Reset EOS DB
[05/28 14:07:17   1513s] Ignoring AAE DB Resetting ...
[05/28 14:07:17   1513s]  Set Options for AAE Based Opt flow 
[05/28 14:07:17   1513s] *** optDesign -postRoute ***
[05/28 14:07:17   1513s] DRC Margin: user margin 0.0; extra margin 0
[05/28 14:07:17   1513s] Setup Target Slack: user slack 0
[05/28 14:07:17   1513s] Hold Target Slack: user slack 0
[05/28 14:07:17   1513s] Cell TOP LLGs are deleted
[05/28 14:07:17   1513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1513s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3769.6M, EPOCH TIME: 1748455637.301143
[05/28 14:07:17   1513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1513s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3769.6M, EPOCH TIME: 1748455637.301676
[05/28 14:07:17   1513s] Max number of tech site patterns supported in site array is 256.
[05/28 14:07:17   1513s] Core basic site is GF22_DST
[05/28 14:07:17   1513s] After signature check, allow fast init is false, keep pre-filter is true.
[05/28 14:07:17   1513s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/28 14:07:17   1513s] SiteArray: non-trimmed site array dimensions = 61 x 290
[05/28 14:07:17   1513s] SiteArray: use 159,744 bytes
[05/28 14:07:17   1513s] SiteArray: current memory after site array memory allocation 3769.6M
[05/28 14:07:17   1513s] SiteArray: FP blocked sites are writable
[05/28 14:07:17   1513s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3769.6M, EPOCH TIME: 1748455637.486857
[05/28 14:07:17   1513s] Process 186 wires and vias for routing blockage analysis
[05/28 14:07:17   1513s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3769.6M, EPOCH TIME: 1748455637.487024
[05/28 14:07:17   1513s] SiteArray: number of non floorplan blocked sites for llg default is 17690
[05/28 14:07:17   1513s] Atter site array init, number of instance map data is 0.
[05/28 14:07:17   1513s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.250, REAL:0.264, MEM:3769.6M, EPOCH TIME: 1748455637.565595
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:07:17   1513s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.266, MEM:3769.6M, EPOCH TIME: 1748455637.567101
[05/28 14:07:17   1513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] TimeStamp Deleting Cell Server Begin ...
[05/28 14:07:17   1513s] Deleting Lib Analyzer.
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] TimeStamp Deleting Cell Server End ...
[05/28 14:07:17   1513s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 14:07:17   1513s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 14:07:17   1513s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 14:07:17   1513s] Summary for sequential cells identification: 
[05/28 14:07:17   1513s]   Identified SBFF number: 299
[05/28 14:07:17   1513s]   Identified MBFF number: 75
[05/28 14:07:17   1513s]   Identified SB Latch number: 22
[05/28 14:07:17   1513s]   Identified MB Latch number: 0
[05/28 14:07:17   1513s]   Not identified SBFF number: 15
[05/28 14:07:17   1513s]   Not identified MBFF number: 0
[05/28 14:07:17   1513s]   Not identified SB Latch number: 0
[05/28 14:07:17   1513s]   Not identified MB Latch number: 0
[05/28 14:07:17   1513s]   Number of sequential cells which are not FFs: 45
[05/28 14:07:17   1513s]  Visiting view : view_slow_mission
[05/28 14:07:17   1513s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 14:07:17   1513s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 14:07:17   1513s]  Visiting view : view_fast_mission
[05/28 14:07:17   1513s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 14:07:17   1513s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 14:07:17   1513s] TLC MultiMap info (StdDelay):
[05/28 14:07:17   1513s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 14:07:17   1513s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 14:07:17   1513s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 14:07:17   1513s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 14:07:17   1513s]  Setting StdDelay to: 6.1ps
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] TimeStamp Deleting Cell Server Begin ...
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] TimeStamp Deleting Cell Server End ...
[05/28 14:07:17   1513s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:04.4/0:00:04.5 (1.0), totSession cpu/real = 0:25:14.6/0:39:24.4 (0.6), mem = 3769.6M
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] =============================================================================================
[05/28 14:07:17   1513s]  Step TAT Report : InitOpt #1 / optDesign #5                                    23.10-p003_1
[05/28 14:07:17   1513s] =============================================================================================
[05/28 14:07:17   1513s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:07:17   1513s] ---------------------------------------------------------------------------------------------
[05/28 14:07:17   1513s] [ CellServerInit         ]      2   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 14:07:17   1513s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  65.4 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 14:07:17   1513s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:07:17   1513s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:07:17   1513s] [ CheckPlace             ]      1   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 14:07:17   1513s] [ DetailPlaceInit        ]      1   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 14:07:17   1513s] [ MISC                   ]          0:00:00.8  (  17.4 % )     0:00:00.8 /  0:00:00.6    0.8
[05/28 14:07:17   1513s] ---------------------------------------------------------------------------------------------
[05/28 14:07:17   1513s]  InitOpt #1 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.4    1.0
[05/28 14:07:17   1513s] ---------------------------------------------------------------------------------------------
[05/28 14:07:17   1513s] 
[05/28 14:07:17   1513s] Include MVT Delays for Hold Opt
[05/28 14:07:17   1513s] ** INFO : this run is activating 'postRoute' automaton
[05/28 14:07:17   1513s] **INFO: flowCheckPoint #7 InitialSummary
[05/28 14:07:17   1513s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d': 2066 access done (mem: 3769.594M)
[05/28 14:07:17   1513s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 14:07:17   1513s] #Start Design Signature (0)
[05/28 14:07:17   1513s] #Finish Inst Signature in MT(32427164)
[05/28 14:07:17   1513s] #Finish Net Signature in MT(68245737)
[05/28 14:07:17   1513s] #Finish SNet Signature in MT (87958725)
[05/28 14:07:17   1513s] #Run time and memory report for RC extraction:
[05/28 14:07:17   1513s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 14:07:17   1513s] #Run Statistics for snet signature:
[05/28 14:07:17   1513s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:07:17   1513s] #   Increased memory =     0.00 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
[05/28 14:07:17   1513s] #Run Statistics for Net Final Signature:
[05/28 14:07:17   1513s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:07:17   1513s] #   Increased memory =     0.00 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
[05/28 14:07:17   1513s] #Run Statistics for Net launch:
[05/28 14:07:17   1513s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:07:17   1513s] #   Increased memory =     0.00 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
[05/28 14:07:17   1513s] #Run Statistics for Net init_dbsNet_slist:
[05/28 14:07:17   1513s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:07:17   1513s] #   Increased memory =     0.00 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
[05/28 14:07:17   1513s] #Run Statistics for net signature:
[05/28 14:07:17   1513s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:07:17   1513s] #   Increased memory =     0.00 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
[05/28 14:07:17   1513s] #Run Statistics for inst signature:
[05/28 14:07:17   1513s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:07:17   1513s] #   Increased memory =    -5.20 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
[05/28 14:07:17   1513s] tQuantus: Original signature = 87958725, new signature = 87958725
[05/28 14:07:17   1513s] tQuantus: Design is clean by design signature
[05/28 14:07:17   1513s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d' for reading (mem: 3763.594M)
[05/28 14:07:17   1513s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3763.594M)
[05/28 14:07:17   1513s] The design is extracted. Skipping TQuantus.
[05/28 14:07:17   1513s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3763.6M, EPOCH TIME: 1748455637.972721
[05/28 14:07:17   1513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:17   1513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:18   1514s] 
[05/28 14:07:18   1514s] 
[05/28 14:07:18   1514s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:07:18   1514s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.263, MEM:3763.6M, EPOCH TIME: 1748455638.236039
[05/28 14:07:18   1514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:18   1514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:18   1514s] ** INFO: Initializing Glitch Interface
[05/28 14:07:18   1514s] ** INFO: Initializing Glitch Cache
[05/28 14:07:18   1514s] **INFO: flowCheckPoint #8 OptimizationHold
[05/28 14:07:18   1514s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3792.7M, EPOCH TIME: 1748455638.285739
[05/28 14:07:18   1514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:18   1514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:18   1514s] 
[05/28 14:07:18   1514s] 
[05/28 14:07:18   1514s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:07:18   1514s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.243, MEM:3792.7M, EPOCH TIME: 1748455638.528884
[05/28 14:07:18   1514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:18   1514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:18   1514s] GigaOpt Hold Optimizer is used
[05/28 14:07:18   1514s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[05/28 14:07:18   1514s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d' for reading (mem: 3792.672M)
[05/28 14:07:18   1514s] Reading RCDB with compressed RC data.
[05/28 14:07:18   1514s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3810.7M)
[05/28 14:07:18   1514s] End AAE Lib Interpolated Model. (MEM=3810.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:07:18   1514s] 
[05/28 14:07:18   1514s] Creating Lib Analyzer ...
[05/28 14:07:18   1514s] 
[05/28 14:07:18   1514s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 14:07:18   1514s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 14:07:18   1514s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 14:07:18   1514s] Summary for sequential cells identification: 
[05/28 14:07:18   1514s]   Identified SBFF number: 299
[05/28 14:07:18   1514s]   Identified MBFF number: 75
[05/28 14:07:18   1514s]   Identified SB Latch number: 22
[05/28 14:07:18   1514s]   Identified MB Latch number: 0
[05/28 14:07:18   1514s]   Not identified SBFF number: 15
[05/28 14:07:18   1514s]   Not identified MBFF number: 0
[05/28 14:07:18   1514s]   Not identified SB Latch number: 0
[05/28 14:07:18   1514s]   Not identified MB Latch number: 0
[05/28 14:07:18   1514s]   Number of sequential cells which are not FFs: 45
[05/28 14:07:18   1514s]  Visiting view : view_slow_mission
[05/28 14:07:18   1514s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 14:07:18   1514s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 14:07:18   1514s]  Visiting view : view_fast_mission
[05/28 14:07:18   1514s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 14:07:18   1514s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 14:07:18   1514s] TLC MultiMap info (StdDelay):
[05/28 14:07:18   1514s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 14:07:18   1514s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 14:07:18   1514s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 14:07:18   1514s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 14:07:18   1514s]  Setting StdDelay to: 6.1ps
[05/28 14:07:18   1514s] 
[05/28 14:07:18   1514s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 14:07:19   1515s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 14:07:19   1515s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 14:07:19   1515s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 14:07:19   1515s] 
[05/28 14:07:19   1515s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 14:07:21   1517s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:18 mem=3818.7M
[05/28 14:07:21   1517s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:18 mem=3818.7M
[05/28 14:07:21   1517s] Creating Lib Analyzer, finished. 
[05/28 14:07:21   1517s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:18 mem=3818.7M ***
[05/28 14:07:21   1517s] *** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:25:18.4/0:39:28.2 (0.6), mem = 3818.7M
[05/28 14:07:21   1517s] Effort level <high> specified for reg2reg path_group
[05/28 14:07:21   1517s] OPTC: user 20.0
[05/28 14:07:21   1517s] 
[05/28 14:07:21   1517s] TimeStamp Deleting Cell Server Begin ...
[05/28 14:07:21   1517s] Deleting Lib Analyzer.
[05/28 14:07:21   1517s] 
[05/28 14:07:21   1517s] TimeStamp Deleting Cell Server End ...
[05/28 14:07:22   1517s] Starting delay calculation for Hold views
[05/28 14:07:22   1518s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 14:07:22   1518s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 14:07:22   1518s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 14:07:26   1519s] #################################################################################
[05/28 14:07:26   1519s] # Design Stage: PostRoute
[05/28 14:07:26   1519s] # Design Name: TOP
[05/28 14:07:26   1519s] # Design Mode: 22nm
[05/28 14:07:26   1519s] # Analysis Mode: MMMC OCV 
[05/28 14:07:26   1519s] # Parasitics Mode: SPEF/RCDB 
[05/28 14:07:26   1519s] # Signoff Settings: SI On 
[05/28 14:07:26   1519s] #################################################################################
[05/28 14:07:26   1520s] AAE_INFO: 1 threads acquired from CTE.
[05/28 14:07:26   1520s] Setting infinite Tws ...
[05/28 14:07:26   1520s] First Iteration Infinite Tw... 
[05/28 14:07:26   1520s] Calculate late delays in OCV mode...
[05/28 14:07:26   1520s] Calculate early delays in OCV mode...
[05/28 14:07:26   1520s] Topological Sorting (REAL = 0:00:00.0, MEM = 3828.3M, InitMEM = 3828.3M)
[05/28 14:07:26   1520s] Start delay calculation (fullDC) (1 T). (MEM=3211.01)
[05/28 14:07:26   1520s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 14:07:26   1520s] End AAE Lib Interpolated Model. (MEM=3828.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:07:26   1520s] Total number of fetched objects 1821
[05/28 14:07:26   1520s] AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
[05/28 14:07:26   1520s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:07:26   1520s] End delay calculation. (MEM=3223.05 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 14:07:26   1520s] End delay calculation (fullDC). (MEM=3223.05 CPU=0:00:00.6 REAL=0:00:00.0)
[05/28 14:07:26   1520s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 14:07:26   1520s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3854.0M) ***
[05/28 14:07:26   1520s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3862.0M)
[05/28 14:07:26   1520s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 14:07:26   1520s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3862.0M)
[05/28 14:07:26   1520s] 
[05/28 14:07:26   1520s] Executing IPO callback for view pruning ..
[05/28 14:07:26   1520s] Starting SI iteration 2
[05/28 14:07:27   1521s] Calculate late delays in OCV mode...
[05/28 14:07:27   1521s] Calculate early delays in OCV mode...
[05/28 14:07:27   1521s] Start delay calculation (fullDC) (1 T). (MEM=3221.59)
[05/28 14:07:27   1521s] End AAE Lib Interpolated Model. (MEM=3796.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:07:27   1521s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 14:07:27   1521s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
[05/28 14:07:27   1521s] Total number of fetched objects 1821
[05/28 14:07:27   1521s] AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
[05/28 14:07:27   1521s] End delay calculation. (MEM=3223.15 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:07:27   1521s] End delay calculation (fullDC). (MEM=3223.15 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:07:27   1521s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3850.8M) ***
[05/28 14:07:27   1521s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:05.0 totSessionCpu=0:25:23 mem=3858.8M)
[05/28 14:07:27   1521s] Done building cte hold timing graph (fixHold) cpu=0:00:04.3 real=0:00:06.0 totSessionCpu=0:25:23 mem=3858.8M ***
[05/28 14:07:27   1521s] OPTC: user 20.0
[05/28 14:07:28   1522s] Done building hold timer [5721 node(s), 7911 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.6 real=0:00:07.0 totSessionCpu=0:25:23 mem=3893.9M ***
[05/28 14:07:28   1522s] Starting delay calculation for Setup views
[05/28 14:07:28   1522s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 14:07:28   1522s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 14:07:28   1522s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 14:07:32   1524s] #################################################################################
[05/28 14:07:32   1524s] # Design Stage: PostRoute
[05/28 14:07:32   1524s] # Design Name: TOP
[05/28 14:07:32   1524s] # Design Mode: 22nm
[05/28 14:07:32   1524s] # Analysis Mode: MMMC OCV 
[05/28 14:07:32   1524s] # Parasitics Mode: SPEF/RCDB 
[05/28 14:07:32   1524s] # Signoff Settings: SI On 
[05/28 14:07:32   1524s] #################################################################################
[05/28 14:07:32   1524s] AAE_INFO: 1 threads acquired from CTE.
[05/28 14:07:32   1524s] Setting infinite Tws ...
[05/28 14:07:32   1524s] First Iteration Infinite Tw... 
[05/28 14:07:32   1524s] Calculate early delays in OCV mode...
[05/28 14:07:32   1524s] Calculate late delays in OCV mode...
[05/28 14:07:32   1524s] Topological Sorting (REAL = 0:00:00.0, MEM = 3877.8M, InitMEM = 3877.8M)
[05/28 14:07:32   1524s] Start delay calculation (fullDC) (1 T). (MEM=3223.89)
[05/28 14:07:32   1524s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/28 14:07:32   1524s] End AAE Lib Interpolated Model. (MEM=3877.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:07:33   1525s] Total number of fetched objects 1821
[05/28 14:07:33   1525s] AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
[05/28 14:07:33   1525s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:07:33   1525s] End delay calculation. (MEM=3230.39 CPU=0:00:00.5 REAL=0:00:01.0)
[05/28 14:07:33   1525s] End delay calculation (fullDC). (MEM=3230.39 CPU=0:00:00.8 REAL=0:00:01.0)
[05/28 14:07:33   1525s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 14:07:33   1525s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 3861.7M) ***
[05/28 14:07:33   1525s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3869.7M)
[05/28 14:07:33   1525s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 14:07:33   1525s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3869.7M)
[05/28 14:07:33   1525s] 
[05/28 14:07:33   1525s] Executing IPO callback for view pruning ..
[05/28 14:07:33   1525s] Starting SI iteration 2
[05/28 14:07:33   1525s] Calculate early delays in OCV mode...
[05/28 14:07:33   1525s] Calculate late delays in OCV mode...
[05/28 14:07:33   1525s] Start delay calculation (fullDC) (1 T). (MEM=3228.55)
[05/28 14:07:33   1525s] End AAE Lib Interpolated Model. (MEM=3798.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:07:33   1525s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 14:07:33   1525s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1821. 
[05/28 14:07:33   1525s] Total number of fetched objects 1821
[05/28 14:07:33   1525s] AAE_INFO-618: Total number of nets in the design is 1823,  0.1 percent of the nets selected for SI analysis
[05/28 14:07:33   1525s] End delay calculation. (MEM=3229.59 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 14:07:33   1525s] End delay calculation (fullDC). (MEM=3229.59 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 14:07:33   1525s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3849.0M) ***
[05/28 14:07:34   1526s] 
[05/28 14:07:34   1526s] Creating Lib Analyzer ...
[05/28 14:07:34   1526s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 14:07:34   1526s] 
[05/28 14:07:34   1526s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 14:07:34   1526s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 14:07:34   1526s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 14:07:34   1526s] Summary for sequential cells identification: 
[05/28 14:07:34   1526s]   Identified SBFF number: 299
[05/28 14:07:34   1526s]   Identified MBFF number: 75
[05/28 14:07:34   1526s]   Identified SB Latch number: 22
[05/28 14:07:34   1526s]   Identified MB Latch number: 0
[05/28 14:07:34   1526s]   Not identified SBFF number: 15
[05/28 14:07:34   1526s]   Not identified MBFF number: 0
[05/28 14:07:34   1526s]   Not identified SB Latch number: 0
[05/28 14:07:34   1526s]   Not identified MB Latch number: 0
[05/28 14:07:34   1526s]   Number of sequential cells which are not FFs: 45
[05/28 14:07:34   1526s]  Visiting view : view_slow_mission
[05/28 14:07:34   1526s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 14:07:34   1526s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 14:07:34   1526s]  Visiting view : view_fast_mission
[05/28 14:07:34   1526s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 14:07:34   1526s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 14:07:34   1526s] TLC MultiMap info (StdDelay):
[05/28 14:07:34   1526s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 14:07:34   1526s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 14:07:34   1526s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 14:07:34   1526s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 14:07:34   1526s]  Setting StdDelay to: 6.1ps
[05/28 14:07:34   1526s] 
[05/28 14:07:34   1526s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 14:07:34   1526s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 14:07:34   1526s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 14:07:34   1526s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 14:07:34   1526s] 
[05/28 14:07:34   1526s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 14:07:36   1528s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:30 mem=3873.0M
[05/28 14:07:37   1528s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:30 mem=3873.0M
[05/28 14:07:37   1528s] Creating Lib Analyzer, finished. 
[05/28 14:07:37   1529s] *** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:09.0 totSessionCpu=0:25:30 mem=3873.0M)
[05/28 14:07:37   1529s] Done building cte setup timing graph (fixHold) cpu=0:00:11.7 real=0:00:16.0 totSessionCpu=0:25:30 mem=3873.0M ***
[05/28 14:07:37   1529s] *info: category slack lower bound [L 0.0] default
[05/28 14:07:37   1529s] *info: category slack lower bound [H 0.0] reg2reg 
[05/28 14:07:37   1529s] --------------------------------------------------- 
[05/28 14:07:37   1529s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/28 14:07:37   1529s] --------------------------------------------------- 
[05/28 14:07:37   1529s]          WNS    reg2regWNS
[05/28 14:07:37   1529s]    49.038 ns     49.458 ns
[05/28 14:07:37   1529s] --------------------------------------------------- 
[05/28 14:07:37   1529s] ** INFO: Initializing Glitch Interface
[05/28 14:07:37   1529s]   Timing/DRV Snapshot: (REF)
[05/28 14:07:37   1529s]      Weighted WNS: 0.000
[05/28 14:07:37   1529s]       All  PG WNS: 0.000
[05/28 14:07:37   1529s]       High PG WNS: 0.000
[05/28 14:07:37   1529s]       All  PG TNS: 0.000
[05/28 14:07:37   1529s]       High PG TNS: 0.000
[05/28 14:07:37   1529s]       Low  PG TNS: 0.000
[05/28 14:07:37   1529s]          Tran DRV: 0 (0)
[05/28 14:07:37   1529s]           Cap DRV: 0 (0)
[05/28 14:07:37   1529s]        Fanout DRV: 0 (0)
[05/28 14:07:37   1529s]            Glitch: 0 (0)
[05/28 14:07:37   1529s]    Category Slack: { [L, 49.038] [H, 49.458] }
[05/28 14:07:37   1529s] 
[05/28 14:07:37   1529s] OPTC: m4 20.0 50.0
[05/28 14:07:37   1529s] OPTC: view 50.0
[05/28 14:07:37   1529s] Setting latch borrow mode to budget during optimization.
[05/28 14:07:37   1529s] 
[05/28 14:07:37   1529s] TimeStamp Deleting Cell Server Begin ...
[05/28 14:07:37   1529s] Deleting Lib Analyzer.
[05/28 14:07:37   1529s] 
[05/28 14:07:37   1529s] TimeStamp Deleting Cell Server End ...
[05/28 14:07:37   1529s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 14:07:37   1529s] 
[05/28 14:07:37   1529s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 14:07:37   1529s] Summary for sequential cells identification: 
[05/28 14:07:37   1529s]   Identified SBFF number: 299
[05/28 14:07:37   1529s]   Identified MBFF number: 75
[05/28 14:07:37   1529s]   Identified SB Latch number: 22
[05/28 14:07:37   1529s]   Identified MB Latch number: 0
[05/28 14:07:37   1529s]   Not identified SBFF number: 15
[05/28 14:07:37   1529s]   Not identified MBFF number: 0
[05/28 14:07:37   1529s]   Not identified SB Latch number: 0
[05/28 14:07:37   1529s]   Not identified MB Latch number: 0
[05/28 14:07:37   1529s]   Number of sequential cells which are not FFs: 45
[05/28 14:07:37   1529s]  Visiting view : view_slow_mission
[05/28 14:07:37   1529s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 14:07:37   1529s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 14:07:37   1529s]  Visiting view : view_fast_mission
[05/28 14:07:37   1529s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 14:07:37   1529s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 14:07:37   1529s] TLC MultiMap info (StdDelay):
[05/28 14:07:37   1529s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 14:07:37   1529s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 14:07:37   1529s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 14:07:37   1529s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 14:07:37   1529s]  Setting StdDelay to: 6.1ps
[05/28 14:07:37   1529s] 
[05/28 14:07:37   1529s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 14:07:37   1529s] 
[05/28 14:07:37   1529s] TimeStamp Deleting Cell Server Begin ...
[05/28 14:07:37   1529s] 
[05/28 14:07:37   1529s] TimeStamp Deleting Cell Server End ...
[05/28 14:07:37   1529s] 
[05/28 14:07:37   1529s] Creating Lib Analyzer ...
[05/28 14:07:37   1529s] 
[05/28 14:07:37   1529s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 14:07:37   1529s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 14:07:37   1529s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 14:07:37   1529s] Summary for sequential cells identification: 
[05/28 14:07:37   1529s]   Identified SBFF number: 299
[05/28 14:07:37   1529s]   Identified MBFF number: 75
[05/28 14:07:37   1529s]   Identified SB Latch number: 22
[05/28 14:07:37   1529s]   Identified MB Latch number: 0
[05/28 14:07:37   1529s]   Not identified SBFF number: 15
[05/28 14:07:37   1529s]   Not identified MBFF number: 0
[05/28 14:07:37   1529s]   Not identified SB Latch number: 0
[05/28 14:07:37   1529s]   Not identified MB Latch number: 0
[05/28 14:07:37   1529s]   Number of sequential cells which are not FFs: 45
[05/28 14:07:37   1529s]  Visiting view : view_slow_mission
[05/28 14:07:37   1529s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 14:07:37   1529s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 14:07:37   1529s]  Visiting view : view_fast_mission
[05/28 14:07:37   1529s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 14:07:37   1529s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 14:07:37   1529s] TLC MultiMap info (StdDelay):
[05/28 14:07:37   1529s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 14:07:37   1529s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 14:07:37   1529s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 14:07:37   1529s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 14:07:37   1529s]  Setting StdDelay to: 6.1ps
[05/28 14:07:37   1529s] 
[05/28 14:07:37   1529s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 14:07:38   1530s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 14:07:38   1530s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 14:07:38   1530s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 14:07:38   1530s] 
[05/28 14:07:38   1530s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 14:07:40   1532s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:33 mem=3902.1M
[05/28 14:07:40   1532s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:33 mem=3902.1M
[05/28 14:07:40   1532s] Creating Lib Analyzer, finished. 
[05/28 14:07:40   1532s] 
[05/28 14:07:40   1532s] *Info: minBufDelay = 13.9 ps, libStdDelay = 6.1 ps, minBufSize = 187920 (3.0)
[05/28 14:07:40   1532s] *Info: worst delay setup view: view_slow_mission
[05/28 14:07:40   1532s] Footprint list for hold buffering (delay unit: ps)
[05/28 14:07:40   1532s] =================================================================
[05/28 14:07:40   1532s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/28 14:07:40   1532s] ------------------------------------------------------------------
[05/28 14:07:40   1532s] *Info:       10.9       1.72     45.63    3.0  44.80 UDB116SVT24_BUF_1 (A,X)
[05/28 14:07:40   1532s] *Info:        9.3       1.71     23.34    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[05/28 14:07:40   1532s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[05/28 14:07:40   1532s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[05/28 14:07:40   1532s] *Info:       11.0       1.65     44.57    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[05/28 14:07:40   1532s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[05/28 14:07:40   1532s] *Info:       10.6       1.60     16.98    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[05/28 14:07:40   1532s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[05/28 14:07:40   1532s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[05/28 14:07:40   1532s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[05/28 14:07:40   1532s] *Info:       10.7       1.60     25.47    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[05/28 14:07:40   1532s] *Info:       11.1       1.51     25.47    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[05/28 14:07:40   1532s] *Info:        8.5       1.64     11.67    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[05/28 14:07:40   1532s] *Info:        8.9       1.56     12.73    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[05/28 14:07:40   1532s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[05/28 14:07:40   1532s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[05/28 14:07:40   1532s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[05/28 14:07:40   1532s] *Info:       10.9       1.62     15.92    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[05/28 14:07:40   1532s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[05/28 14:07:40   1532s] *Info:        9.6       1.56      7.43    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[05/28 14:07:40   1532s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[05/28 14:07:40   1532s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[05/28 14:07:40   1532s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[05/28 14:07:40   1532s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[05/28 14:07:40   1532s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[05/28 14:07:40   1532s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[05/28 14:07:40   1532s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[05/28 14:07:40   1532s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[05/28 14:07:40   1532s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[05/28 14:07:40   1532s] *Info:        9.2       1.67      6.37   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[05/28 14:07:40   1532s] *Info:        9.1       1.67      5.31   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[05/28 14:07:40   1532s] *Info:       10.4       1.67      4.24   21.0   2.90 UDB116SVT24_BUF_D_16 (A,X)
[05/28 14:07:40   1532s] *Info:        9.4       1.64      5.31   21.0   3.59 UDB116SVT24_BUF_12P5 (A,X)
[05/28 14:07:40   1532s] *Info:        9.2       1.75      6.37   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[05/28 14:07:40   1532s] *Info:        9.5       1.66      4.24   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[05/28 14:07:40   1532s] *Info:        9.7       1.66      3.18   37.0   2.11 UDB116SVT24_BUF_24 (A,X)
[05/28 14:07:40   1532s] *Info:        9.8       1.69      2.12   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[05/28 14:07:40   1532s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[05/28 14:07:40   1532s] *Info:       10.3       1.64      3.18   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[05/28 14:07:40   1532s] *Info:       10.5       1.65      3.18   51.0   1.80 UDB116SVT24_BUF_S_32 (A,X)
[05/28 14:07:40   1532s] =================================================================
[05/28 14:07:40   1532s] 
[05/28 14:07:40   1532s] TimeStamp Deleting Cell Server Begin ...
[05/28 14:07:40   1532s] Deleting Lib Analyzer.
[05/28 14:07:40   1532s] 
[05/28 14:07:40   1532s] TimeStamp Deleting Cell Server End ...
[05/28 14:07:40   1532s] 
[05/28 14:07:40   1532s] Creating Lib Analyzer ...
[05/28 14:07:40   1532s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 14:07:40   1532s] 
[05/28 14:07:40   1532s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/28 14:07:40   1532s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/28 14:07:40   1532s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/28 14:07:40   1532s] Summary for sequential cells identification: 
[05/28 14:07:40   1532s]   Identified SBFF number: 299
[05/28 14:07:40   1532s]   Identified MBFF number: 75
[05/28 14:07:40   1532s]   Identified SB Latch number: 22
[05/28 14:07:40   1532s]   Identified MB Latch number: 0
[05/28 14:07:40   1532s]   Not identified SBFF number: 15
[05/28 14:07:40   1532s]   Not identified MBFF number: 0
[05/28 14:07:40   1532s]   Not identified SB Latch number: 0
[05/28 14:07:40   1532s]   Not identified MB Latch number: 0
[05/28 14:07:40   1532s]   Number of sequential cells which are not FFs: 45
[05/28 14:07:40   1532s]  Visiting view : view_slow_mission
[05/28 14:07:40   1532s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/28 14:07:40   1532s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/28 14:07:40   1532s]  Visiting view : view_fast_mission
[05/28 14:07:40   1532s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 14:07:40   1532s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 14:07:40   1532s] TLC MultiMap info (StdDelay):
[05/28 14:07:40   1532s]   : dc_fast + lib_fast + 0 + no RcCorner := 2.8ps
[05/28 14:07:40   1532s]   : dc_fast + lib_fast + 0 + rc_fast := 3.8ps
[05/28 14:07:40   1532s]   : dc_slow + lib_slow + 0 + no RcCorner := 4.3ps
[05/28 14:07:40   1532s]   : dc_slow + lib_slow + 0 + rc_slow := 6.1ps
[05/28 14:07:40   1532s]  Setting StdDelay to: 6.1ps
[05/28 14:07:40   1532s] 
[05/28 14:07:40   1532s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/28 14:07:41   1533s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/28 14:07:41   1533s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/28 14:07:41   1533s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/28 14:07:41   1533s] 
[05/28 14:07:41   1533s] {RT rc_slow 0 2 11  {8 0} 1}
[05/28 14:07:43   1535s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:36 mem=3902.1M
[05/28 14:07:43   1535s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:37 mem=3902.1M
[05/28 14:07:43   1535s] Creating Lib Analyzer, finished. 
[05/28 14:07:43   1535s] Hold Timer stdDelay =  3.8ps
[05/28 14:07:43   1535s]  Visiting view : view_fast_mission
[05/28 14:07:43   1535s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/28 14:07:43   1535s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/28 14:07:43   1535s] Hold Timer stdDelay =  3.8ps (view_fast_mission)
[05/28 14:07:43   1535s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3902.1M, EPOCH TIME: 1748455663.750627
[05/28 14:07:43   1535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:43   1535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:44   1535s] 
[05/28 14:07:44   1535s] 
[05/28 14:07:44   1535s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:07:44   1535s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.261, MEM:3902.1M, EPOCH TIME: 1748455664.011291
[05/28 14:07:44   1535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:44   1535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:44   1535s] ** INFO: Initializing Glitch Interface
[05/28 14:07:44   1535s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.920  | -0.783  | -0.137  |
|    Violating Paths:|   71    |   66    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------

[05/28 14:07:44   1535s] **optDesign ... cpu = 0:00:27, real = 0:00:31, mem = 3788.1M, totSessionCpu=0:25:37 **
[05/28 14:07:44   1535s] Begin: Collecting metrics
[05/28 14:07:44   1536s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.038 | 49.038 |   0 |       62.17 | 0:00:23  |        3829 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[05/28 14:07:44   1536s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3788.1M, current mem=3788.1M)

[05/28 14:07:44   1536s] End: Collecting metrics
[05/28 14:07:44   1536s] *** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:18.8/0:00:22.9 (0.8), totSession cpu/real = 0:25:37.2/0:39:51.1 (0.6), mem = 3829.1M
[05/28 14:07:44   1536s] 
[05/28 14:07:44   1536s] =============================================================================================
[05/28 14:07:44   1536s]  Step TAT Report : BuildHoldData #1 / optDesign #5                              23.10-p003_1
[05/28 14:07:44   1536s] =============================================================================================
[05/28 14:07:44   1536s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:07:44   1536s] ---------------------------------------------------------------------------------------------
[05/28 14:07:44   1536s] [ ViewPruning            ]      7   0:00:02.9  (  12.9 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 14:07:44   1536s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 14:07:44   1536s] [ MetricReport           ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 14:07:44   1536s] [ DrvReport              ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 14:07:44   1536s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 14:07:44   1536s] [ CellServerInit         ]      3   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 14:07:44   1536s] [ LibAnalyzerInit        ]      2   0:00:05.6  (  24.7 % )     0:00:05.6 /  0:00:05.7    1.0
[05/28 14:07:44   1536s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:07:44   1536s] [ HoldTimerInit          ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 14:07:44   1536s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:07:44   1536s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 14:07:44   1536s] [ UpdateTimingGraph      ]      4   0:00:09.4  (  41.3 % )     0:00:14.4 /  0:00:10.7    0.7
[05/28 14:07:44   1536s] [ FullDelayCalc          ]      4   0:00:01.7  (   7.5 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 14:07:44   1536s] [ TimingUpdate           ]      9   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 14:07:44   1536s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 14:07:44   1536s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 14:07:44   1536s] [ MISC                   ]          0:00:01.6  (   6.8 % )     0:00:01.6 /  0:00:01.1    0.7
[05/28 14:07:44   1536s] ---------------------------------------------------------------------------------------------
[05/28 14:07:44   1536s]  BuildHoldData #1 TOTAL             0:00:22.9  ( 100.0 % )     0:00:22.9 /  0:00:18.8    0.8
[05/28 14:07:44   1536s] ---------------------------------------------------------------------------------------------
[05/28 14:07:44   1536s] 
[05/28 14:07:44   1536s] *** HoldOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:25:37.2/0:39:51.1 (0.6), mem = 3829.1M
[05/28 14:07:44   1536s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.74622.9
[05/28 14:07:44   1536s] #optDebug: Start CG creation (mem=3829.1M)
[05/28 14:07:44   1536s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 14:07:44   1536s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 14:07:44   1536s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 14:07:45   1536s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/28 14:07:45   1537s] ToF 82.9880um
[05/28 14:07:45   1537s] (cpu=0:00:01.2, mem=3991.6M)
[05/28 14:07:45   1537s]  ...processing cgPrt (cpu=0:00:01.2, mem=3991.6M)
[05/28 14:07:45   1537s]  ...processing cgEgp (cpu=0:00:01.2, mem=3991.6M)
[05/28 14:07:45   1537s]  ...processing cgPbk (cpu=0:00:01.2, mem=3991.6M)
[05/28 14:07:45   1537s]  ...processing cgNrb(cpu=0:00:01.2, mem=3991.6M)
[05/28 14:07:45   1537s]  ...processing cgObs (cpu=0:00:01.2, mem=3991.6M)
[05/28 14:07:45   1537s]  ...processing cgCon (cpu=0:00:01.2, mem=3991.6M)
[05/28 14:07:45   1537s]  ...processing cgPdm (cpu=0:00:01.2, mem=3991.6M)
[05/28 14:07:45   1537s] #optDebug: Finish CG creation (cpu=0:00:01.2, mem=3991.6M)
[05/28 14:07:46   1537s] 
[05/28 14:07:46   1537s] Active Setup views: view_slow_mission 
[05/28 14:07:46   1537s] HoldSingleBuffer minRootGain=2
[05/28 14:07:46   1537s] HoldSingleBuffer minRootGain=2
[05/28 14:07:46   1537s] HoldSingleBuffer minRootGain=2
[05/28 14:07:46   1537s] HoldSingleBuffer minRootGain=2
[05/28 14:07:46   1537s] *info: Run optDesign holdfix with 1 thread.
[05/28 14:07:46   1537s] Info: 1 ideal net excluded from IPO operation.
[05/28 14:07:46   1537s] Info: 1 clock net  excluded from IPO operation.
[05/28 14:07:46   1537s] --------------------------------------------------- 
[05/28 14:07:46   1537s]    Hold Timing Summary  - Initial 
[05/28 14:07:46   1537s] --------------------------------------------------- 
[05/28 14:07:46   1537s]  Target slack:       0.0000 ns
[05/28 14:07:46   1537s]  View: view_fast_mission 
[05/28 14:07:46   1537s]    WNS:      -0.0588
[05/28 14:07:46   1537s]    TNS:      -0.9197
[05/28 14:07:46   1537s]    VP :           71
[05/28 14:07:46   1537s]    Worst hold path end point: SPI_slave_inst/MOSI_sync_0_reg/D 
[05/28 14:07:46   1537s] --------------------------------------------------- 
[05/28 14:07:46   1538s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3991.6M, EPOCH TIME: 1748455666.283054
[05/28 14:07:46   1538s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:46   1538s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:46   1538s] 
[05/28 14:07:46   1538s] 
[05/28 14:07:46   1538s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:07:46   1538s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.310, REAL:0.311, MEM:3991.6M, EPOCH TIME: 1748455666.593714
[05/28 14:07:46   1538s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:46   1538s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:46   1538s] [oiPhyDebug] optDemand 970105680.00, spDemand 688852080.00.
[05/28 14:07:46   1538s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2089
[05/28 14:07:46   1538s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/28 14:07:46   1538s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:25:39 mem=3991.6M
[05/28 14:07:46   1538s] OPERPROF: Starting DPlace-Init at level 1, MEM:3991.6M, EPOCH TIME: 1748455666.627582
[05/28 14:07:46   1538s] Processing tracks to init pin-track alignment.
[05/28 14:07:46   1538s] z: 1, totalTracks: 1
[05/28 14:07:46   1538s] z: 3, totalTracks: 1
[05/28 14:07:46   1538s] z: 5, totalTracks: 1
[05/28 14:07:46   1538s] z: 7, totalTracks: 1
[05/28 14:07:46   1538s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 14:07:46   1538s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 14:07:46   1538s] Initializing Route Infrastructure for color support ...
[05/28 14:07:46   1538s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3991.6M, EPOCH TIME: 1748455666.627938
[05/28 14:07:46   1538s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:3991.6M, EPOCH TIME: 1748455666.634398
[05/28 14:07:46   1538s] Route Infrastructure Initialized for color support successfully.
[05/28 14:07:46   1538s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 14:07:46   1538s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3991.6M, EPOCH TIME: 1748455666.643562
[05/28 14:07:46   1538s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:46   1538s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:07:46   1538s] 
[05/28 14:07:46   1538s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 14:07:46   1538s] 
[05/28 14:07:46   1538s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:07:46   1538s] 
[05/28 14:07:46   1538s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 14:07:46   1538s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.255, MEM:3991.6M, EPOCH TIME: 1748455666.898953
[05/28 14:07:46   1538s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3991.6M, EPOCH TIME: 1748455666.899071
[05/28 14:07:46   1538s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3991.6M, EPOCH TIME: 1748455666.899397
[05/28 14:07:46   1538s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3991.6MB).
[05/28 14:07:46   1538s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.273, MEM:3991.6M, EPOCH TIME: 1748455666.900108
[05/28 14:07:46   1538s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/28 14:07:46   1538s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 2089
[05/28 14:07:46   1538s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:25:40 mem=3991.6M
[05/28 14:07:46   1538s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3991.6M, EPOCH TIME: 1748455666.911848
[05/28 14:07:46   1538s] Found 0 hard placement blockage before merging.
[05/28 14:07:46   1538s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3991.6M, EPOCH TIME: 1748455666.911973
[05/28 14:07:46   1538s] 
[05/28 14:07:46   1538s] *** Starting Core Fixing (fixHold) cpu=0:00:21.3 real=0:00:25.0 totSessionCpu=0:25:40 mem=3991.6M density=87.547% ***
[05/28 14:07:46   1538s] Optimizer Target Slack 0.000 StdDelay is 0.00380  
[05/28 14:07:46   1538s] ### Creating RouteCongInterface, started
[05/28 14:07:46   1538s] {MMLU 0 0 1821}
[05/28 14:07:46   1538s] [oiLAM] Zs 11, 12
[05/28 14:07:46   1538s] ### Creating LA Mngr. totSessionCpu=0:25:40 mem=4007.6M
[05/28 14:07:46   1538s] ### Creating LA Mngr, finished. totSessionCpu=0:25:40 mem=4007.6M
[05/28 14:07:46   1538s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------
[05/28 14:07:47   1538s] *info: Hold Batch Commit is enabled
[05/28 14:07:47   1538s] *info: Levelized Batch Commit is enabled
[05/28 14:07:47   1538s] 
[05/28 14:07:47   1538s] Phase I ......
[05/28 14:07:47   1538s] Executing transform: ECO Safe Resize
[05/28 14:07:47   1538s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 14:07:47   1538s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 14:07:47   1538s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 14:07:47   1538s] Worst hold path end point:
[05/28 14:07:47   1538s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 14:07:47   1538s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 14:07:47   1538s] |   0|  -0.059|    -0.92|      71|          0|       0(     0)|   87.55%|   0:00:00.0|  4007.6M|
[05/28 14:07:47   1538s] Worst hold path end point:
[05/28 14:07:47   1538s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 14:07:47   1538s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 14:07:47   1538s] |   1|  -0.059|    -0.92|      71|          0|       0(     0)|   87.55%|   0:00:00.0|  4007.6M|
[05/28 14:07:47   1538s] 
[05/28 14:07:47   1538s] Capturing REF for hold ...
[05/28 14:07:47   1538s]    Hold Timing Snapshot: (REF)
[05/28 14:07:47   1538s]              All PG WNS: -0.059
[05/28 14:07:47   1538s]              All PG TNS: -0.920
[05/28 14:07:47   1538s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 14:07:47   1538s] Executing transform: AddBuffer + LegalResize
[05/28 14:07:47   1538s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 14:07:47   1538s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 14:07:47   1538s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 14:07:47   1538s] Worst hold path end point:
[05/28 14:07:47   1538s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 14:07:47   1538s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 14:07:47   1538s] |   0|  -0.059|    -0.92|      71|          0|       0(     0)|   87.55%|   0:00:00.0|  4007.6M|
[05/28 14:07:59   1551s] Worst hold path end point:
[05/28 14:07:59   1551s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 14:07:59   1551s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 14:07:59   1551s] |   1|  -0.059|    -0.92|      69|          0|       2(     0)|   87.55%|   0:00:12.0|  4007.6M|
[05/28 14:07:59   1551s] Worst hold path end point:
[05/28 14:07:59   1551s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 14:07:59   1551s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 14:07:59   1551s] |   2|  -0.059|    -0.92|      69|          0|       0(     0)|   87.55%|   0:00:00.0|  4007.6M|
[05/28 14:07:59   1551s] 
[05/28 14:07:59   1551s] Capturing REF for hold ...
[05/28 14:07:59   1551s]    Hold Timing Snapshot: (REF)
[05/28 14:07:59   1551s]              All PG WNS: -0.059
[05/28 14:07:59   1551s]              All PG TNS: -0.918
[05/28 14:07:59   1551s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 14:07:59   1551s] *info:    Total 2 instances resized for Phase I
[05/28 14:07:59   1551s] *info:        in which 0 FF resizing 
[05/28 14:07:59   1551s] *info:        in which 0 ripple resizing (0.000%)
[05/28 14:07:59   1551s] --------------------------------------------------- 
[05/28 14:07:59   1551s]    Hold Timing Summary  - Phase I 
[05/28 14:07:59   1551s] --------------------------------------------------- 
[05/28 14:07:59   1551s]  Target slack:       0.0000 ns
[05/28 14:07:59   1551s]  View: view_fast_mission 
[05/28 14:07:59   1551s]    WNS:      -0.0588
[05/28 14:07:59   1551s]    TNS:      -0.9184
[05/28 14:07:59   1551s]    VP :           69
[05/28 14:07:59   1551s]    Worst hold path end point: SPI_slave_inst/MOSI_sync_0_reg/D 
[05/28 14:07:59   1551s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------
[05/28 14:07:59   1551s] *info: Hold Batch Commit is enabled
[05/28 14:07:59   1551s] *info: Levelized Batch Commit is enabled
[05/28 14:07:59   1551s] 
[05/28 14:07:59   1551s] Phase II ......
[05/28 14:07:59   1551s] Executing transform: AddBuffer + LegalResize
[05/28 14:07:59   1551s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 14:07:59   1551s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/28 14:07:59   1551s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 14:07:59   1551s] Worst hold path end point:
[05/28 14:07:59   1551s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 14:07:59   1551s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 14:07:59   1551s] |   0|  -0.059|    -0.92|      69|          0|       0(     0)|   87.55%|   0:00:00.0|  4015.6M|
[05/28 14:08:11   1563s] Worst hold path end point:
[05/28 14:08:11   1563s]   SPI_slave_inst/MOSI_sync_0_reg/D
[05/28 14:08:11   1563s]     net: FE_PHN81_MOSI (nrTerm=2)
[05/28 14:08:11   1563s] |   1|  -0.059|    -0.92|      69|          0|       0(     0)|   87.55%|   0:00:12.0|  4015.6M|
[05/28 14:08:11   1563s] 
[05/28 14:08:11   1563s] Capturing REF for hold ...
[05/28 14:08:11   1563s]    Hold Timing Snapshot: (REF)
[05/28 14:08:11   1563s]              All PG WNS: -0.059
[05/28 14:08:11   1563s]              All PG TNS: -0.918
[05/28 14:08:11   1563s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/28 14:08:11   1563s] --------------------------------------------------- 
[05/28 14:08:11   1563s]    Hold Timing Summary  - Phase II 
[05/28 14:08:11   1563s] --------------------------------------------------- 
[05/28 14:08:11   1563s]  Target slack:       0.0000 ns
[05/28 14:08:11   1563s]  View: view_fast_mission 
[05/28 14:08:11   1563s]    WNS:      -0.0588
[05/28 14:08:11   1563s]    TNS:      -0.9184
[05/28 14:08:11   1563s]    VP :           69
[05/28 14:08:11   1563s]    Worst hold path end point: SPI_slave_inst/MOSI_sync_0_reg/D 
[05/28 14:08:11   1563s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------
[05/28 14:08:11   1563s] Bottom Preferred Layer:
[05/28 14:08:11   1563s]     None
[05/28 14:08:11   1563s] Via Pillar Rule:
[05/28 14:08:11   1563s]     None
[05/28 14:08:11   1563s] Finished writing unified metrics of routing constraints.
[05/28 14:08:11   1563s] 
[05/28 14:08:11   1563s] 
[05/28 14:08:11   1563s] =======================================================================
[05/28 14:08:11   1563s]                 Reasons for remaining hold violations
[05/28 14:08:11   1563s] =======================================================================
[05/28 14:08:11   1563s] *info: Total 324 net(s) have violated hold timing slacks.
[05/28 14:08:11   1563s] 
[05/28 14:08:11   1563s] Buffering failure reasons
[05/28 14:08:11   1563s] ------------------------------------------------
[05/28 14:08:11   1563s] *info:   324 net(s): Could not be fixed because of no legal loc.
[05/28 14:08:11   1563s] 
[05/28 14:08:11   1563s] Resizing failure reasons
[05/28 14:08:11   1563s] ------------------------------------------------
[05/28 14:08:11   1563s] *info:   213 net(s): Could not be fixed because of no legal loc.
[05/28 14:08:11   1563s] *info:    50 net(s): Could not be fixed because of hold slack degradation.
[05/28 14:08:11   1563s] *info:     4 net(s): Could not be fixed because of internal reason: FTermNode.
[05/28 14:08:11   1563s] *info:    57 net(s): Could not be fixed because all the cells are filtered.
[05/28 14:08:11   1563s] 
[05/28 14:08:11   1563s] 
[05/28 14:08:11   1563s] *** Finished Core Fixing (fixHold) cpu=0:00:46.3 real=0:00:50.0 totSessionCpu=0:26:05 mem=4015.6M density=87.552% ***
[05/28 14:08:11   1563s] 
[05/28 14:08:11   1563s] *info:
[05/28 14:08:11   1563s] *info: Total 2 instances resized
[05/28 14:08:11   1563s] *info:       in which 0 FF resizing
[05/28 14:08:11   1563s] *info:
[05/28 14:08:11   1563s] 
[05/28 14:08:11   1563s] *** Finish Post Route Hold Fixing (cpu=0:00:46.3 real=0:00:50.0 totSessionCpu=0:26:05 mem=4015.6M density=87.552%) ***
[05/28 14:08:11   1563s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.74622.9
[05/28 14:08:11   1563s] **INFO: total 2 insts, 0 nets marked don't touch
[05/28 14:08:11   1563s] **INFO: total 2 insts, 0 nets marked don't touch DB property
[05/28 14:08:11   1563s] **INFO: total 2 insts, 0 nets unmarked don't touch
[05/28 14:08:11   1563s] Deleting 0 temporary hard placement blockage(s).
[05/28 14:08:11   1563s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2089
[05/28 14:08:11   1563s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4015.6M, EPOCH TIME: 1748455691.838149
[05/28 14:08:11   1563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2089).
[05/28 14:08:11   1563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:11   1563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:11   1563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:11   1563s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.044, MEM:3916.6M, EPOCH TIME: 1748455691.882274
[05/28 14:08:11   1563s] Begin: Collecting metrics
[05/28 14:08:12   1563s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    49.038 | 49.038 |   0 |       62.17 | 0:00:23  |        3829 |    0 |   0 |
| hold_fixing     |           | 49.038 |   0 |       87.55 | 0:00:28  |        3917 |      |     |
 ------------------------------------------------------------------------------------------------ 
[05/28 14:08:12   1563s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3899.2M, current mem=3891.5M)

[05/28 14:08:12   1563s] End: Collecting metrics
[05/28 14:08:12   1563s] *** HoldOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:27.8/0:00:27.8 (1.0), totSession cpu/real = 0:26:05.0/0:40:18.8 (0.6), mem = 3916.6M
[05/28 14:08:12   1563s] 
[05/28 14:08:12   1563s] =============================================================================================
[05/28 14:08:12   1563s]  Step TAT Report : HoldOpt #1 / optDesign #5                                    23.10-p003_1
[05/28 14:08:12   1563s] =============================================================================================
[05/28 14:08:12   1563s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:08:12   1563s] ---------------------------------------------------------------------------------------------
[05/28 14:08:12   1563s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 14:08:12   1563s] [ MetricReport           ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 14:08:12   1563s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 14:08:12   1563s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/28 14:08:12   1563s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 14:08:12   1563s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ OptimizationStep       ]      3   0:00:00.0  (   0.0 % )     0:00:24.7 /  0:00:24.8    1.0
[05/28 14:08:12   1563s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.0 % )     0:00:24.7 /  0:00:24.8    1.0
[05/28 14:08:12   1563s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ OptEval                ]      4   0:00:24.6  (  88.6 % )     0:00:24.6 /  0:00:24.7    1.0
[05/28 14:08:12   1563s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 14:08:12   1563s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 14:08:12   1563s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 14:08:12   1563s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ HoldCollectNode        ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/28 14:08:12   1563s] [ HoldSortNodeList       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ HoldBottleneckCount    ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 14:08:12   1563s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ HoldDBCommit           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ HoldTimerCalcSummary   ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ DetailPlaceInit        ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 14:08:12   1563s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ TimingUpdate           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ TimingReport           ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 14:08:12   1563s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:08:12   1563s] [ MISC                   ]          0:00:02.3  (   8.4 % )     0:00:02.3 /  0:00:02.3    1.0
[05/28 14:08:12   1563s] ---------------------------------------------------------------------------------------------
[05/28 14:08:12   1563s]  HoldOpt #1 TOTAL                   0:00:27.8  ( 100.0 % )     0:00:27.8 /  0:00:27.8    1.0
[05/28 14:08:12   1563s] ---------------------------------------------------------------------------------------------
[05/28 14:08:12   1563s] 
[05/28 14:08:12   1563s] **INFO: Skipping refine place as no non-legal commits were detected
[05/28 14:08:12   1564s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3916.6M, EPOCH TIME: 1748455692.127580
[05/28 14:08:12   1564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:12   1564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:08:12   1564s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.273, MEM:3916.6M, EPOCH TIME: 1748455692.400810
[05/28 14:08:12   1564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:12   1564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:12   1564s] Running postRoute recovery in preEcoRoute mode
[05/28 14:08:12   1564s] **optDesign ... cpu = 0:00:55, real = 0:00:59, mem = 3890.9M, totSessionCpu=0:26:05 **
[05/28 14:08:12   1564s] ** INFO: Initializing Glitch Interface
[05/28 14:08:12   1564s]   DRV Snapshot: (TGT)
[05/28 14:08:12   1564s]          Tran DRV: 0 (0)
[05/28 14:08:12   1564s]           Cap DRV: 0 (0)
[05/28 14:08:12   1564s]        Fanout DRV: 0 (0)
[05/28 14:08:12   1564s]            Glitch: 0 (0)
[05/28 14:08:12   1564s] Checking DRV degradation...
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s] Recovery Manager:
[05/28 14:08:12   1564s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 14:08:12   1564s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 14:08:12   1564s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 14:08:12   1564s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 14:08:12   1564s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3916.77M, totSessionCpu=0:26:05).
[05/28 14:08:12   1564s] **optDesign ... cpu = 0:00:55, real = 0:00:59, mem = 3890.8M, totSessionCpu=0:26:05 **
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s] ** INFO: Initializing Glitch Interface
[05/28 14:08:12   1564s]   DRV Snapshot: (REF)
[05/28 14:08:12   1564s]          Tran DRV: 0 (0)
[05/28 14:08:12   1564s]           Cap DRV: 0 (0)
[05/28 14:08:12   1564s]        Fanout DRV: 0 (0)
[05/28 14:08:12   1564s]            Glitch: 0 (0)
[05/28 14:08:12   1564s] Running refinePlace -preserveRouting true -hardFence false
[05/28 14:08:12   1564s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3974.9M, EPOCH TIME: 1748455692.517764
[05/28 14:08:12   1564s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3974.9M, EPOCH TIME: 1748455692.517891
[05/28 14:08:12   1564s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3974.9M, EPOCH TIME: 1748455692.518019
[05/28 14:08:12   1564s] Processing tracks to init pin-track alignment.
[05/28 14:08:12   1564s] z: 1, totalTracks: 1
[05/28 14:08:12   1564s] z: 3, totalTracks: 1
[05/28 14:08:12   1564s] z: 5, totalTracks: 1
[05/28 14:08:12   1564s] z: 7, totalTracks: 1
[05/28 14:08:12   1564s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/28 14:08:12   1564s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/28 14:08:12   1564s] Initializing Route Infrastructure for color support ...
[05/28 14:08:12   1564s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:3974.9M, EPOCH TIME: 1748455692.518333
[05/28 14:08:12   1564s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.006, MEM:3974.9M, EPOCH TIME: 1748455692.524321
[05/28 14:08:12   1564s] Route Infrastructure Initialized for color support successfully.
[05/28 14:08:12   1564s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/28 14:08:12   1564s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3974.9M, EPOCH TIME: 1748455692.533008
[05/28 14:08:12   1564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:12   1564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:12   1564s] Processing tracks to init pin-track alignment.
[05/28 14:08:12   1564s] z: 1, totalTracks: 1
[05/28 14:08:12   1564s] z: 3, totalTracks: 1
[05/28 14:08:12   1564s] z: 5, totalTracks: 1
[05/28 14:08:12   1564s] z: 7, totalTracks: 1
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s]  Skipping Bad Lib Cell Checking (CMU) !
[05/28 14:08:12   1564s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.250, REAL:0.242, MEM:3974.9M, EPOCH TIME: 1748455692.774593
[05/28 14:08:12   1564s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3974.9M, EPOCH TIME: 1748455692.774715
[05/28 14:08:12   1564s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3974.9M, EPOCH TIME: 1748455692.775091
[05/28 14:08:12   1564s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3974.9MB).
[05/28 14:08:12   1564s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.270, REAL:0.258, MEM:3974.9M, EPOCH TIME: 1748455692.775824
[05/28 14:08:12   1564s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.270, REAL:0.258, MEM:3974.9M, EPOCH TIME: 1748455692.775882
[05/28 14:08:12   1564s] TDRefine: refinePlace mode is spiral
[05/28 14:08:12   1564s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.74622.4
[05/28 14:08:12   1564s] OPERPROF:   Starting Refine-Place at level 2, MEM:3974.9M, EPOCH TIME: 1748455692.776054
[05/28 14:08:12   1564s] *** Starting refinePlace (0:26:06 mem=3974.9M) ***
[05/28 14:08:12   1564s] Total net bbox length = 1.191e+04 (6.722e+03 5.183e+03) (ext = 9.920e+01)
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:08:12   1564s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:3974.9M, EPOCH TIME: 1748455692.777447
[05/28 14:08:12   1564s] # Found 0 legal fixed insts to color.
[05/28 14:08:12   1564s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:3974.9M, EPOCH TIME: 1748455692.777631
[05/28 14:08:12   1564s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:3974.9M, EPOCH TIME: 1748455692.778321
[05/28 14:08:12   1564s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/28 14:08:12   1564s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.006, MEM:3974.9M, EPOCH TIME: 1748455692.783962
[05/28 14:08:12   1564s] Set min layer with default ( 2 )
[05/28 14:08:12   1564s] Set max layer with default ( 127 )
[05/28 14:08:12   1564s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 14:08:12   1564s] Min route layer (adjusted) = 2
[05/28 14:08:12   1564s] Max route layer (adjusted) = 11
[05/28 14:08:12   1564s] Set min layer with default ( 2 )
[05/28 14:08:12   1564s] Set max layer with default ( 127 )
[05/28 14:08:12   1564s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 14:08:12   1564s] Min route layer (adjusted) = 2
[05/28 14:08:12   1564s] Max route layer (adjusted) = 11
[05/28 14:08:12   1564s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3974.9M, EPOCH TIME: 1748455692.800061
[05/28 14:08:12   1564s] Starting refinePlace ...
[05/28 14:08:12   1564s] Set min layer with default ( 2 )
[05/28 14:08:12   1564s] Set max layer with default ( 127 )
[05/28 14:08:12   1564s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 14:08:12   1564s] Min route layer (adjusted) = 2
[05/28 14:08:12   1564s] Max route layer (adjusted) = 11
[05/28 14:08:12   1564s] One DDP V2 for no tweak run.
[05/28 14:08:12   1564s] Set min layer with default ( 2 )
[05/28 14:08:12   1564s] Set max layer with default ( 127 )
[05/28 14:08:12   1564s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/28 14:08:12   1564s] Min route layer (adjusted) = 2
[05/28 14:08:12   1564s] Max route layer (adjusted) = 11
[05/28 14:08:12   1564s] DDP initSite1 nrRow 61 nrJob 61
[05/28 14:08:12   1564s] DDP markSite nrRow 61 nrJob 61
[05/28 14:08:12   1564s]   Spread Effort: high, post-route mode, useDDP on.
[05/28 14:08:12   1564s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3974.9MB) @(0:26:06 - 0:26:06).
[05/28 14:08:12   1564s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 14:08:12   1564s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 14:08:12   1564s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s]   === Spiral for Logical II: (movable: 1800) ===
[05/28 14:08:12   1564s] 
[05/28 14:08:12   1564s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[05/28 14:08:13   1564s] 
[05/28 14:08:13   1564s]   === Spiral for Physical II: (movable: 289) ===
[05/28 14:08:13   1564s] 
[05/28 14:08:13   1564s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[05/28 14:08:13   1565s] 
[05/28 14:08:13   1565s]  Info: 0 filler has been deleted!
[05/28 14:08:13   1565s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/28 14:08:13   1565s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/28 14:08:13   1565s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/28 14:08:13   1565s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=3942.9MB) @(0:26:06 - 0:26:06).
[05/28 14:08:13   1565s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/28 14:08:13   1565s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3942.9MB
[05/28 14:08:13   1565s] Statistics of distance of Instance movement in refine placement:
[05/28 14:08:13   1565s]   maximum (X+Y) =         0.00 um
[05/28 14:08:13   1565s]   mean    (X+Y) =         0.00 um
[05/28 14:08:13   1565s] Summary Report:
[05/28 14:08:13   1565s] Instances move: 0 (out of 1800 movable)
[05/28 14:08:13   1565s] Instances flipped: 0
[05/28 14:08:13   1565s] Mean displacement: 0.00 um
[05/28 14:08:13   1565s] Max displacement: 0.00 um 
[05/28 14:08:13   1565s] Physical-only instances move: 0 (out of 289 movable physical-only)
[05/28 14:08:13   1565s] Total instances moved : 0
[05/28 14:08:13   1565s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.340, REAL:0.328, MEM:3942.9M, EPOCH TIME: 1748455693.128182
[05/28 14:08:13   1565s] Total net bbox length = 1.191e+04 (6.722e+03 5.183e+03) (ext = 9.920e+01)
[05/28 14:08:13   1565s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3942.9MB
[05/28 14:08:13   1565s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=3942.9MB) @(0:26:06 - 0:26:06).
[05/28 14:08:13   1565s] *** Finished refinePlace (0:26:06 mem=3942.9M) ***
[05/28 14:08:13   1565s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.74622.4
[05/28 14:08:13   1565s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.360, REAL:0.354, MEM:3942.9M, EPOCH TIME: 1748455693.129703
[05/28 14:08:13   1565s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3942.9M, EPOCH TIME: 1748455693.129780
[05/28 14:08:13   1565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2089).
[05/28 14:08:13   1565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:13   1565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:13   1565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:13   1565s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.040, REAL:0.036, MEM:3884.9M, EPOCH TIME: 1748455693.165862
[05/28 14:08:13   1565s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.670, REAL:0.648, MEM:3884.9M, EPOCH TIME: 1748455693.165987
[05/28 14:08:13   1565s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3884.9M, EPOCH TIME: 1748455693.184232
[05/28 14:08:13   1565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:13   1565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:13   1565s] 
[05/28 14:08:13   1565s] 
[05/28 14:08:13   1565s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:08:13   1565s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.254, MEM:3884.9M, EPOCH TIME: 1748455693.438430
[05/28 14:08:13   1565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:13   1565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:08:13   1565s] ** INFO: Initializing Glitch Interface
[05/28 14:08:13   1565s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------

[05/28 14:08:13   1565s] **optDesign ... cpu = 0:00:56, real = 0:01:00, mem = 3889.7M, totSessionCpu=0:26:06 **
[05/28 14:08:13   1565s] Begin: Collecting metrics
[05/28 14:08:13   1565s] 
 -------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary   |    49.038 | 49.038 |   0 |       62.17 | 0:00:23  |        3829 |    0 |   0 |
| hold_fixing       |           | 49.038 |   0 |       87.55 | 0:00:28  |        3917 |      |     |
| pre_route_summary |    49.038 | 49.038 |   0 |       62.17 | 0:00:00  |        3901 |    0 |   0 |
 -------------------------------------------------------------------------------------------------- 
[05/28 14:08:13   1565s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3891.5M, current mem=3889.8M)

[05/28 14:08:13   1565s] End: Collecting metrics
[05/28 14:08:13   1565s] **INFO: flowCheckPoint #9 GlobalDetailRoute
[05/28 14:08:13   1565s] ** INFO Cleaning up Glitch Interface
[05/28 14:08:13   1565s] -route_with_eco false                     # bool, default=false
[05/28 14:08:13   1565s] -route_selected_net_only false            # bool, default=false
[05/28 14:08:13   1565s] -route_with_timing_driven true            # bool, default=false, user setting
[05/28 14:08:13   1565s] -route_with_si_driven true                # bool, default=false, user setting
[05/28 14:08:13   1565s] Existing Dirty Nets : 0
[05/28 14:08:13   1565s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/28 14:08:13   1565s] Reset Dirty Nets : 0
[05/28 14:08:13   1565s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:26:06.6/0:40:20.5 (0.6), mem = 3901.1M
[05/28 14:08:13   1565s] 
[05/28 14:08:13   1565s] globalDetailRoute
[05/28 14:08:13   1565s] 
[05/28 14:08:13   1565s] #Start globalDetailRoute on Wed May 28 14:08:13 2025
[05/28 14:08:13   1565s] #
[05/28 14:08:13   1565s] ### Time Record (globalDetailRoute) is installed.
[05/28 14:08:13   1565s] ### Time Record (Pre Callback) is installed.
[05/28 14:08:13   1565s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_KxDll7.rcdb.d/TOP.rcdb.d': 4298 access done (mem: 3888.086M)
[05/28 14:08:13   1565s] eee: RC Grid memory freed = 10692 (9 X 9 X 11 X 12b)
[05/28 14:08:13   1565s] ### Time Record (Pre Callback) is uninstalled.
[05/28 14:08:13   1565s] ### Time Record (DB Import) is installed.
[05/28 14:08:13   1565s] ### Time Record (Timing Data Generation) is installed.
[05/28 14:08:13   1565s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:08:13   1565s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 14:08:13   1565s] #To increase the message display limit, refer to the product command reference manual.
[05/28 14:08:13   1565s] ### Net info: total nets: 1823
[05/28 14:08:13   1565s] ### Net info: dirty nets: 0
[05/28 14:08:13   1565s] ### Net info: marked as disconnected nets: 0
[05/28 14:08:13   1565s] ### Net info: fully routed nets: 1821
[05/28 14:08:13   1565s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 14:08:13   1565s] ### Net info: unrouted nets: 0
[05/28 14:08:13   1565s] ### Net info: re-extraction nets: 0
[05/28 14:08:13   1565s] ### Net info: ignored nets: 0
[05/28 14:08:13   1565s] ### Net info: skip routing nets: 0
[05/28 14:08:13   1565s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:13   1565s] ### import design signature (179): route=1701508223 fixed_route=507140807 flt_obj=0 vio=988188717 swire=282492057 shield_wire=1 net_attr=1951567182 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2032994888 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:08:13   1565s] ### Time Record (DB Import) is uninstalled.
[05/28 14:08:13   1565s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 14:08:13   1565s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:13   1565s] #Skip comparing routing design signature in db-snapshot flow
[05/28 14:08:13   1565s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:13   1565s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:13   1565s] ### Time Record (Data Preparation) is installed.
[05/28 14:08:13   1565s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:13   1565s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:08:13   1565s] ### Time Record (Global Routing) is installed.
[05/28 14:08:13   1565s] ### Time Record (Global Routing) is uninstalled.
[05/28 14:08:13   1565s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 14:08:13   1565s] #Total number of routable nets = 1821.
[05/28 14:08:13   1565s] #Total number of nets in the design = 1823.
[05/28 14:08:13   1565s] #1 routable net do not has any wires.
[05/28 14:08:13   1565s] #1820 routable nets have routed wires.
[05/28 14:08:13   1565s] #1 net will be global routed.
[05/28 14:08:13   1565s] ### Time Record (Data Preparation) is installed.
[05/28 14:08:13   1565s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:13   1565s] #Start routing data preparation on Wed May 28 14:08:13 2025
[05/28 14:08:13   1565s] #
[05/28 14:08:13   1565s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:13   1565s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:13   1565s] ### Time Record (Cell Pin Access) is installed.
[05/28 14:08:14   1565s] #Initial pin access analysis.
[05/28 14:08:14   1565s] #Detail pin access analysis.
[05/28 14:08:14   1565s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 14:08:14   1565s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 14:08:14   1565s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 14:08:14   1565s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:08:14   1565s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:08:14   1565s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:08:14   1565s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:08:14   1565s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:08:14   1565s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 14:08:14   1565s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 14:08:14   1565s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 14:08:14   1565s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 14:08:14   1565s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 14:08:14   1565s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 14:08:14   1565s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 14:08:14   1565s] #pin_access_rlayer=3(C1)
[05/28 14:08:14   1565s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 14:08:14   1565s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 14:08:14   1565s] #enable_dpt_layer_shield=F
[05/28 14:08:14   1565s] #has_line_end_grid=F
[05/28 14:08:14   1565s] #Processed 2/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
[05/28 14:08:14   1565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3894.72 (MB), peak = 4399.36 (MB)
[05/28 14:08:14   1566s] #Regenerating Ggrids automatically.
[05/28 14:08:14   1566s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 14:08:14   1566s] #Using automatically generated G-grids.
[05/28 14:08:15   1567s] #Done routing data preparation.
[05/28 14:08:15   1567s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3899.29 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:15   1567s] #Start instance access analysis using 1 thread...
[05/28 14:08:15   1567s] #Set layer M1 to be advanced pin access layer.
[05/28 14:08:15   1567s] ### Time Record (Instance Pin Access) is installed.
[05/28 14:08:15   1567s] #890 out of 2090(42.58%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 14:08:15   1567s] #206 instance pins are hard to access
[05/28 14:08:15   1567s] #Instance access analysis statistics:
[05/28 14:08:15   1567s] #Cpu time = 00:00:00
[05/28 14:08:15   1567s] #Elapsed time = 00:00:00
[05/28 14:08:15   1567s] #Increased memory = 0.02 (MB)
[05/28 14:08:15   1567s] #Total memory = 3899.30 (MB)
[05/28 14:08:15   1567s] #Peak memory = 4399.36 (MB)
[05/28 14:08:15   1567s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 14:08:15   1567s] #Found 0 nets for post-route si or timing fixing.
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Finished routing data preparation on Wed May 28 14:08:15 2025
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Cpu time = 00:00:02
[05/28 14:08:15   1567s] #Elapsed time = 00:00:02
[05/28 14:08:15   1567s] #Increased memory = 8.61 (MB)
[05/28 14:08:15   1567s] #Total memory = 3899.30 (MB)
[05/28 14:08:15   1567s] #Peak memory = 4399.36 (MB)
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:08:15   1567s] ### Time Record (Global Routing) is installed.
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Start global routing on Wed May 28 14:08:15 2025
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Start global routing initialization on Wed May 28 14:08:15 2025
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Number of eco nets is 1
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Start global routing data preparation on Wed May 28 14:08:15 2025
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### build_merged_routing_blockage_rect_list starts on Wed May 28 14:08:15 2025 with memory = 3899.30 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] #Start routing resource analysis on Wed May 28 14:08:15 2025
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### init_is_bin_blocked starts on Wed May 28 14:08:15 2025 with memory = 3899.30 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### adjust_flow_cap starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### set_via_blocked starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### copy_flow starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] #Routing resource analysis is done on Wed May 28 14:08:15 2025
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### report_flow_cap starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #  Resource Analysis:
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 14:08:15   1567s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 14:08:15   1567s] #  --------------------------------------------------------------
[05/28 14:08:15   1567s] #  M1             V          20         340         930    93.33%
[05/28 14:08:15   1567s] #  M2             H         126         385         930    19.25%
[05/28 14:08:15   1567s] #  C1             V         206         257         930     8.92%
[05/28 14:08:15   1567s] #  C2             H         245         209         930     0.00%
[05/28 14:08:15   1567s] #  C3             V         284         179         930     0.00%
[05/28 14:08:15   1567s] #  C4             H         300         154         930     0.00%
[05/28 14:08:15   1567s] #  C5             V         423          40         930     0.00%
[05/28 14:08:15   1567s] #  JA             H          45           0         930     0.00%
[05/28 14:08:15   1567s] #  QA             V          17           0         930    45.16%
[05/28 14:08:15   1567s] #  QB             H          17           0         930    43.33%
[05/28 14:08:15   1567s] #  LB             V          11           0         930    64.52%
[05/28 14:08:15   1567s] #  --------------------------------------------------------------
[05/28 14:08:15   1567s] #  Total                   1696      32.01%       10230    24.96%
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### analyze_m2_tracks starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### report_initial_resource starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### mark_pg_pins_accessibility starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### set_net_region starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Global routing data preparation is done on Wed May 28 14:08:15 2025
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### prepare_level starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### init level 1 starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### Level 1 hgrid = 31 X 30
[05/28 14:08:15   1567s] ### prepare_level_flow starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Global routing initialization is done on Wed May 28 14:08:15 2025
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #start global routing iteration 1...
[05/28 14:08:15   1567s] ### init_flow_edge starts on Wed May 28 14:08:15 2025 with memory = 3899.45 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### routing at level 1 (topmost level) iter 0
[05/28 14:08:15   1567s] ### measure_qor starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### measure_congestion starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #start global routing iteration 2...
[05/28 14:08:15   1567s] ### routing at level 1 (topmost level) iter 1
[05/28 14:08:15   1567s] ### measure_qor starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### measure_congestion starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### route_end starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[05/28 14:08:15   1567s] #Total number of routable nets = 1821.
[05/28 14:08:15   1567s] #Total number of nets in the design = 1823.
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #1821 routable nets have routed wires.
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Routed net constraints summary:
[05/28 14:08:15   1567s] #-----------------------------
[05/28 14:08:15   1567s] #        Rules   Unconstrained  
[05/28 14:08:15   1567s] #-----------------------------
[05/28 14:08:15   1567s] #      Default               1  
[05/28 14:08:15   1567s] #-----------------------------
[05/28 14:08:15   1567s] #        Total               1  
[05/28 14:08:15   1567s] #-----------------------------
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Routing constraints summary of the whole design:
[05/28 14:08:15   1567s] #-----------------------------
[05/28 14:08:15   1567s] #        Rules   Unconstrained  
[05/28 14:08:15   1567s] #-----------------------------
[05/28 14:08:15   1567s] #      Default            1821  
[05/28 14:08:15   1567s] #-----------------------------
[05/28 14:08:15   1567s] #        Total            1821  
[05/28 14:08:15   1567s] #-----------------------------
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### adjust_flow_per_partial_route_obs starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### cal_base_flow starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### init_flow_edge starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### cal_flow starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### report_overcon starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #                 OverCon          
[05/28 14:08:15   1567s] #                  #Gcell    %Gcell
[05/28 14:08:15   1567s] #     Layer           (1)   OverCon  Flow/Cap
[05/28 14:08:15   1567s] #  ----------------------------------------------
[05/28 14:08:15   1567s] #  M1            0(0.00%)   (0.00%)     0.66  
[05/28 14:08:15   1567s] #  M2            0(0.00%)   (0.00%)     0.72  
[05/28 14:08:15   1567s] #  C1            0(0.00%)   (0.00%)     0.55  
[05/28 14:08:15   1567s] #  C2            0(0.00%)   (0.00%)     0.46  
[05/28 14:08:15   1567s] #  C3            0(0.00%)   (0.00%)     0.39  
[05/28 14:08:15   1567s] #  C4            0(0.00%)   (0.00%)     0.34  
[05/28 14:08:15   1567s] #  C5            0(0.00%)   (0.00%)     0.09  
[05/28 14:08:15   1567s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/28 14:08:15   1567s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/28 14:08:15   1567s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/28 14:08:15   1567s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/28 14:08:15   1567s] #  ----------------------------------------------
[05/28 14:08:15   1567s] #     Total      0(0.00%)   (0.00%)
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/28 14:08:15   1567s] #  Overflow after GR: 0.00% H + 0.00% V
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### cal_base_flow starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### init_flow_edge starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### cal_flow starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### generate_cong_map_content starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### update starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #Complete Global Routing.
[05/28 14:08:15   1567s] #Total wire length = 14291 um.
[05/28 14:08:15   1567s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER M1 = 53 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER M2 = 1524 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER C1 = 2064 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER C2 = 2792 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER C3 = 3152 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER C4 = 3705 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER C5 = 1000 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER JA = 0 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER QA = 0 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER QB = 0 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER LB = 0 um.
[05/28 14:08:15   1567s] #Total number of vias = 17706
[05/28 14:08:15   1567s] #Total number of multi-cut vias = 4043 ( 22.8%)
[05/28 14:08:15   1567s] #Total number of single cut vias = 13663 ( 77.2%)
[05/28 14:08:15   1567s] #Up-Via Summary (total 17706):
[05/28 14:08:15   1567s] #                   single-cut          multi-cut      Total
[05/28 14:08:15   1567s] #-----------------------------------------------------------
[05/28 14:08:15   1567s] # M1              2004 ( 91.3%)       191 (  8.7%)       2195
[05/28 14:08:15   1567s] # M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
[05/28 14:08:15   1567s] # C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
[05/28 14:08:15   1567s] # C2              2398 ( 72.5%)       909 ( 27.5%)       3307
[05/28 14:08:15   1567s] # C3               880 ( 65.0%)       474 ( 35.0%)       1354
[05/28 14:08:15   1567s] # C4               216 ( 57.9%)       157 ( 42.1%)        373
[05/28 14:08:15   1567s] #-----------------------------------------------------------
[05/28 14:08:15   1567s] #                13663 ( 77.2%)      4043 ( 22.8%)      17706 
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### update cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### report_overcon starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### report_overcon starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:15   1567s] #Max overcon = 0 track.
[05/28 14:08:15   1567s] #Total overcon = 0.00%.
[05/28 14:08:15   1567s] #Worst layer Gcell overcon rate = 0.00%.
[05/28 14:08:15   1567s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### global_route design signature (182): route=1868372970 net_attr=906042428
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Global routing statistics:
[05/28 14:08:15   1567s] #Cpu time = 00:00:00
[05/28 14:08:15   1567s] #Elapsed time = 00:00:00
[05/28 14:08:15   1567s] #Increased memory = 0.52 (MB)
[05/28 14:08:15   1567s] #Total memory = 3899.83 (MB)
[05/28 14:08:15   1567s] #Peak memory = 4399.36 (MB)
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Finished global routing on Wed May 28 14:08:15 2025
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### Time Record (Global Routing) is uninstalled.
[05/28 14:08:15   1567s] ### Time Record (Data Preparation) is installed.
[05/28 14:08:15   1567s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:08:15   1567s] ### track-assign external-init starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### Time Record (Track Assignment) is installed.
[05/28 14:08:15   1567s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:15   1567s] ### Time Record (Data Preparation) is installed.
[05/28 14:08:15   1567s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:15   1567s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:08:15   1567s] ### Time Record (Track Assignment) is uninstalled.
[05/28 14:08:15   1567s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### track-assign engine-init starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] ### Time Record (Track Assignment) is installed.
[05/28 14:08:15   1567s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:15   1567s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### track-assign core-engine starts on Wed May 28 14:08:15 2025 with memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #Start Track Assignment.
[05/28 14:08:15   1567s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/28 14:08:15   1567s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/28 14:08:15   1567s] #Complete Track Assignment.
[05/28 14:08:15   1567s] #Total wire length = 14291 um.
[05/28 14:08:15   1567s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER M1 = 53 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER M2 = 1524 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER C1 = 2064 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER C2 = 2792 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER C3 = 3152 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER C4 = 3705 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER C5 = 1000 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER JA = 0 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER QA = 0 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER QB = 0 um.
[05/28 14:08:15   1567s] #Total wire length on LAYER LB = 0 um.
[05/28 14:08:15   1567s] #Total number of vias = 17706
[05/28 14:08:15   1567s] #Total number of multi-cut vias = 4043 ( 22.8%)
[05/28 14:08:15   1567s] #Total number of single cut vias = 13663 ( 77.2%)
[05/28 14:08:15   1567s] #Up-Via Summary (total 17706):
[05/28 14:08:15   1567s] #                   single-cut          multi-cut      Total
[05/28 14:08:15   1567s] #-----------------------------------------------------------
[05/28 14:08:15   1567s] # M1              2004 ( 91.3%)       191 (  8.7%)       2195
[05/28 14:08:15   1567s] # M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
[05/28 14:08:15   1567s] # C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
[05/28 14:08:15   1567s] # C2              2398 ( 72.5%)       909 ( 27.5%)       3307
[05/28 14:08:15   1567s] # C3               880 ( 65.0%)       474 ( 35.0%)       1354
[05/28 14:08:15   1567s] # C4               216 ( 57.9%)       157 ( 42.1%)        373
[05/28 14:08:15   1567s] #-----------------------------------------------------------
[05/28 14:08:15   1567s] #                13663 ( 77.2%)      4043 ( 22.8%)      17706 
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] ### track_assign design signature (185): route=1868372970
[05/28 14:08:15   1567s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB
[05/28 14:08:15   1567s] ### Time Record (Track Assignment) is uninstalled.
[05/28 14:08:15   1567s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.83 (MB), peak = 4399.36 (MB)
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 14:08:15   1567s] #Cpu time = 00:00:02
[05/28 14:08:15   1567s] #Elapsed time = 00:00:02
[05/28 14:08:15   1567s] #Increased memory = 9.14 (MB)
[05/28 14:08:15   1567s] #Total memory = 3899.83 (MB)
[05/28 14:08:15   1567s] #Peak memory = 4399.36 (MB)
[05/28 14:08:15   1567s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:15   1567s] ### Time Record (Detail Routing) is installed.
[05/28 14:08:15   1567s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:15   1567s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:15   1567s] ### Time Record (Data Preparation) is installed.
[05/28 14:08:15   1567s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:08:15   1567s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:08:15   1567s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 14:08:15   1567s] #
[05/28 14:08:15   1567s] #Start Detail Routing..
[05/28 14:08:15   1567s] #start initial detail routing ...
[05/28 14:08:15   1567s] ### Design has 0 dirty nets, 3 dirty-areas)
[05/28 14:08:16   1568s] # ECO: 4.00% of the total area was rechecked for DRC, and 4.00% required routing.
[05/28 14:08:16   1568s] #   number of violations = 191
[05/28 14:08:16   1568s] #
[05/28 14:08:16   1568s] #  By Layer and Type:
[05/28 14:08:16   1568s] #
[05/28 14:08:16   1568s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:16   1568s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:08:16   1568s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:16   1568s] #  M1     |      2|    27|    28|     28|     13|  30|     15|    143|
[05/28 14:08:16   1568s] #  M2     |      9|     0|     8|      0|      0|   4|     16|     37|
[05/28 14:08:16   1568s] #  C1     |      2|     4|     0|      0|      4|   0|      1|     11|
[05/28 14:08:16   1568s] #  Totals |     13|    31|    36|     28|     17|  34|     32|    191|
[05/28 14:08:16   1568s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:16   1568s] #
[05/28 14:08:16   1568s] #2 out of 2089 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/28 14:08:16   1568s] #0.00% of the total area is being checked for drcs
[05/28 14:08:16   1568s] #0.0% of the total area was checked
[05/28 14:08:16   1568s] ### Gcell dirty-map stats: routing = 5.27%, drc-check-only = 5.27%, dirty-area = 0.32%
[05/28 14:08:16   1568s] #   number of violations = 191
[05/28 14:08:16   1568s] #
[05/28 14:08:16   1568s] #  By Layer and Type:
[05/28 14:08:16   1568s] #
[05/28 14:08:16   1568s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:16   1568s] #  -      | EOLSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:08:16   1568s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:16   1568s] #  M1     |      2|    27|    28|     28|     13|  30|     15|    143|
[05/28 14:08:16   1568s] #  M2     |      9|     0|     8|      0|      0|   4|     16|     37|
[05/28 14:08:16   1568s] #  C1     |      2|     4|     0|      0|      4|   0|      1|     11|
[05/28 14:08:16   1568s] #  Totals |     13|    31|    36|     28|     17|  34|     32|    191|
[05/28 14:08:16   1568s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:16   1568s] #
[05/28 14:08:16   1568s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3901.14 (MB), peak = 4399.36 (MB)
[05/28 14:08:16   1568s] #start 1st optimization iteration ...
[05/28 14:08:22   1574s] ### Gcell dirty-map stats: routing = 29.14%, drc-check-only = 2.58%, dirty-area = 0.32%
[05/28 14:08:22   1574s] #   number of violations = 101
[05/28 14:08:22   1574s] #
[05/28 14:08:22   1574s] #  By Layer and Type:
[05/28 14:08:22   1574s] #
[05/28 14:08:22   1574s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:08:22   1574s] #  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
[05/28 14:08:22   1574s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:08:22   1574s] #  M1     |      4|      1|    12|    16|     14|  15|     17|     79|
[05/28 14:08:22   1574s] #  M2     |      8|      6|     0|     4|      0|   2|      1|     21|
[05/28 14:08:22   1574s] #  C1     |      0|      1|     0|     0|      0|   0|      0|      1|
[05/28 14:08:22   1574s] #  Totals |     12|      8|    12|    20|     14|  17|     18|    101|
[05/28 14:08:22   1574s] #---------+-------+-------+------+------+-------+----+-------+-------+
[05/28 14:08:22   1574s] #
[05/28 14:08:22   1574s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3915.49 (MB), peak = 4399.36 (MB)
[05/28 14:08:22   1574s] #start 2nd optimization iteration ...
[05/28 14:08:30   1582s] ### Gcell dirty-map stats: routing = 35.81%, drc-check-only = 1.72%, dirty-area = 0.32%
[05/28 14:08:30   1582s] #   number of violations = 98
[05/28 14:08:30   1582s] #
[05/28 14:08:30   1582s] #  By Layer and Type:
[05/28 14:08:30   1582s] #
[05/28 14:08:30   1582s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:30   1582s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:08:30   1582s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:30   1582s] #  M1     |      2|    12|    16|     16|      7|  19|      7|     79|
[05/28 14:08:30   1582s] #  M2     |      5|     1|     3|      1|      0|   1|      8|     19|
[05/28 14:08:30   1582s] #  Totals |      7|    13|    19|     17|      7|  20|     15|     98|
[05/28 14:08:30   1582s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:30   1582s] #
[05/28 14:08:30   1582s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3922.38 (MB), peak = 4399.36 (MB)
[05/28 14:08:30   1582s] #start 3rd optimization iteration ...
[05/28 14:08:40   1592s] ### Gcell dirty-map stats: routing = 47.20%, drc-check-only = 0.75%, dirty-area = 0.32%
[05/28 14:08:40   1592s] #   number of violations = 107
[05/28 14:08:40   1592s] #
[05/28 14:08:40   1592s] #  By Layer and Type:
[05/28 14:08:40   1592s] #
[05/28 14:08:40   1592s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:40   1592s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:08:40   1592s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:40   1592s] #  M1     |      2|    14|    17|     14|      8|  18|      7|     80|
[05/28 14:08:40   1592s] #  M2     |      4|     1|     7|      2|      2|   3|      6|     25|
[05/28 14:08:40   1592s] #  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
[05/28 14:08:40   1592s] #  Totals |      7|    15|    24|     16|     10|  21|     14|    107|
[05/28 14:08:40   1592s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:40   1592s] #
[05/28 14:08:40   1592s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3935.55 (MB), peak = 4399.36 (MB)
[05/28 14:08:40   1592s] #start 4th optimization iteration ...
[05/28 14:08:55   1607s] ### Gcell dirty-map stats: routing = 56.02%, drc-check-only = 0.32%, dirty-area = 0.32%
[05/28 14:08:55   1607s] #   number of violations = 109
[05/28 14:08:55   1607s] #
[05/28 14:08:55   1607s] #  By Layer and Type:
[05/28 14:08:55   1607s] #
[05/28 14:08:55   1607s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:55   1607s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:08:55   1607s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:55   1607s] #  M1     |      2|    15|    21|     17|      9|  16|      5|     85|
[05/28 14:08:55   1607s] #  M2     |      6|     1|     3|      2|      0|   0|     12|     24|
[05/28 14:08:55   1607s] #  Totals |      8|    16|    24|     19|      9|  16|     17|    109|
[05/28 14:08:55   1607s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:08:55   1607s] #
[05/28 14:08:55   1607s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3936.41 (MB), peak = 4399.36 (MB)
[05/28 14:08:55   1607s] #start 5th optimization iteration ...
[05/28 14:09:15   1627s] ### Gcell dirty-map stats: routing = 64.73%, dirty-area = 0.32%
[05/28 14:09:15   1627s] #   number of violations = 107
[05/28 14:09:15   1627s] #
[05/28 14:09:15   1627s] #  By Layer and Type:
[05/28 14:09:15   1627s] #
[05/28 14:09:15   1627s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 14:09:15   1627s] #  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/28 14:09:15   1627s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 14:09:15   1627s] #  M1     |      3|    13|      3|    25|     20|  15|     12|     91|
[05/28 14:09:15   1627s] #  M2     |      3|     1|      3|     2|      0|   3|      4|     16|
[05/28 14:09:15   1627s] #  Totals |      6|    14|      6|    27|     20|  18|     16|    107|
[05/28 14:09:15   1627s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 14:09:15   1627s] #
[05/28 14:09:15   1627s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3936.86 (MB), peak = 4399.36 (MB)
[05/28 14:09:15   1627s] #start 6th optimization iteration ...
[05/28 14:09:40   1652s] ### Gcell dirty-map stats: routing = 74.73%, dirty-area = 0.32%
[05/28 14:09:40   1652s] #   number of violations = 82
[05/28 14:09:40   1652s] #
[05/28 14:09:40   1652s] #  By Layer and Type:
[05/28 14:09:40   1652s] #
[05/28 14:09:40   1652s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 14:09:40   1652s] #  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/28 14:09:40   1652s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 14:09:40   1652s] #  M1     |      3|    17|      1|    11|     11|  14|      9|     66|
[05/28 14:09:40   1652s] #  M2     |      3|     0|      3|     5|      2|   1|      2|     16|
[05/28 14:09:40   1652s] #  Totals |      6|    17|      4|    16|     13|  15|     11|     82|
[05/28 14:09:40   1652s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 14:09:40   1652s] #
[05/28 14:09:40   1652s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 3982.20 (MB), peak = 4399.36 (MB)
[05/28 14:09:40   1652s] #start 7th optimization iteration ...
[05/28 14:09:47   1659s] ### Gcell dirty-map stats: routing = 74.73%, dirty-area = 0.32%
[05/28 14:09:47   1659s] #   number of violations = 94
[05/28 14:09:47   1659s] #
[05/28 14:09:47   1659s] #  By Layer and Type:
[05/28 14:09:47   1659s] #
[05/28 14:09:47   1659s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:09:47   1659s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:09:47   1659s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:09:47   1659s] #  M1     |      3|    11|    16|     15|      7|  15|      9|     76|
[05/28 14:09:47   1659s] #  M2     |      4|     0|     7|      1|      0|   1|      5|     18|
[05/28 14:09:47   1659s] #  Totals |      7|    11|    23|     16|      7|  16|     14|     94|
[05/28 14:09:47   1659s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:09:47   1659s] #
[05/28 14:09:47   1659s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3981.43 (MB), peak = 4399.36 (MB)
[05/28 14:09:47   1659s] #start 8th optimization iteration ...
[05/28 14:09:55   1667s] ### Gcell dirty-map stats: routing = 74.73%, dirty-area = 0.32%
[05/28 14:09:55   1667s] #   number of violations = 91
[05/28 14:09:55   1667s] #
[05/28 14:09:55   1667s] #  By Layer and Type:
[05/28 14:09:55   1667s] #
[05/28 14:09:55   1667s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:09:55   1667s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:09:55   1667s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:09:55   1667s] #  M1     |      4|    12|    16|     15|      5|  14|      9|     75|
[05/28 14:09:55   1667s] #  M2     |      5|     0|     4|      1|      0|   1|      5|     16|
[05/28 14:09:55   1667s] #  Totals |      9|    12|    20|     16|      5|  15|     14|     91|
[05/28 14:09:55   1667s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:09:55   1667s] #
[05/28 14:09:55   1667s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3975.79 (MB), peak = 4399.36 (MB)
[05/28 14:09:55   1667s] #start 9th optimization iteration ...
[05/28 14:10:06   1678s] ### Gcell dirty-map stats: routing = 74.73%, dirty-area = 0.32%
[05/28 14:10:06   1678s] #   number of violations = 89
[05/28 14:10:06   1678s] #
[05/28 14:10:06   1678s] #  By Layer and Type:
[05/28 14:10:06   1678s] #
[05/28 14:10:06   1678s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:10:06   1678s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:10:06   1678s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:10:06   1678s] #  M1     |      3|    16|    16|     15|      6|  12|      8|     76|
[05/28 14:10:06   1678s] #  M2     |      4|     0|     3|      1|      0|   1|      4|     13|
[05/28 14:10:06   1678s] #  Totals |      7|    16|    19|     16|      6|  13|     12|     89|
[05/28 14:10:06   1678s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:10:06   1678s] #
[05/28 14:10:06   1678s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3963.91 (MB), peak = 4399.36 (MB)
[05/28 14:10:06   1678s] #start 10th optimization iteration ...
[05/28 14:10:20   1692s] ### Gcell dirty-map stats: routing = 74.73%, dirty-area = 0.32%
[05/28 14:10:20   1692s] #   number of violations = 110
[05/28 14:10:20   1692s] #
[05/28 14:10:20   1692s] #  By Layer and Type:
[05/28 14:10:20   1692s] #
[05/28 14:10:20   1692s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:10:20   1692s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:10:20   1692s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:10:20   1692s] #  M1     |      2|    10|    18|     18|     10|  19|      7|     84|
[05/28 14:10:20   1692s] #  M2     |      7|     0|     4|      3|      0|   1|     11|     26|
[05/28 14:10:20   1692s] #  Totals |      9|    10|    22|     21|     10|  20|     18|    110|
[05/28 14:10:20   1692s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:10:20   1692s] #
[05/28 14:10:20   1692s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3955.36 (MB), peak = 4399.36 (MB)
[05/28 14:10:20   1692s] #start 11th optimization iteration ...
[05/28 14:10:40   1712s] ### Gcell dirty-map stats: routing = 74.73%, dirty-area = 0.32%
[05/28 14:10:40   1712s] #   number of violations = 98
[05/28 14:10:40   1712s] #
[05/28 14:10:40   1712s] #  By Layer and Type:
[05/28 14:10:40   1712s] #
[05/28 14:10:40   1712s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:10:40   1712s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/28 14:10:40   1712s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:10:40   1712s] #  M1     |    16|    14|     12|      8|      8|  15|      4|     77|
[05/28 14:10:40   1712s] #  M2     |     0|     7|      1|      0|      0|   2|     11|     21|
[05/28 14:10:40   1712s] #  Totals |    16|    21|     13|      8|      8|  17|     15|     98|
[05/28 14:10:40   1712s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:10:40   1712s] #
[05/28 14:10:40   1712s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3963.27 (MB), peak = 4399.36 (MB)
[05/28 14:10:40   1712s] #start 12th optimization iteration ...
[05/28 14:11:07   1739s] ### Gcell dirty-map stats: routing = 74.73%, dirty-area = 0.32%
[05/28 14:11:07   1739s] #   number of violations = 88
[05/28 14:11:07   1739s] #
[05/28 14:11:07   1739s] #  By Layer and Type:
[05/28 14:11:07   1739s] #
[05/28 14:11:07   1739s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:07   1739s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:11:07   1739s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:07   1739s] #  M1     |      2|    14|    15|     15|      8|  15|      6|     75|
[05/28 14:11:07   1739s] #  M2     |      5|     0|     3|      0|      0|   1|      4|     13|
[05/28 14:11:07   1739s] #  Totals |      7|    14|    18|     15|      8|  16|     10|     88|
[05/28 14:11:07   1739s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:07   1739s] #
[05/28 14:11:07   1739s] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 3982.27 (MB), peak = 4404.32 (MB)
[05/28 14:11:07   1739s] #start 13th optimization iteration ...
[05/28 14:11:14   1747s] ### Gcell dirty-map stats: routing = 74.73%, dirty-area = 0.32%
[05/28 14:11:14   1747s] #   number of violations = 92
[05/28 14:11:14   1747s] #
[05/28 14:11:14   1747s] #  By Layer and Type:
[05/28 14:11:14   1747s] #
[05/28 14:11:14   1747s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:14   1747s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:11:14   1747s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:14   1747s] #  M1     |      1|    13|    16|     15|      7|  15|      6|     73|
[05/28 14:11:14   1747s] #  M2     |      7|     0|     2|      0|      0|   3|      7|     19|
[05/28 14:11:14   1747s] #  Totals |      8|    13|    18|     15|      7|  18|     13|     92|
[05/28 14:11:14   1747s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:14   1747s] #
[05/28 14:11:14   1747s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3980.52 (MB), peak = 4404.32 (MB)
[05/28 14:11:14   1747s] #start 14th optimization iteration ...
[05/28 14:11:23   1755s] ### Gcell dirty-map stats: routing = 74.73%, dirty-area = 0.32%
[05/28 14:11:23   1755s] #   number of violations = 82
[05/28 14:11:23   1755s] #
[05/28 14:11:23   1755s] #  By Layer and Type:
[05/28 14:11:23   1755s] #
[05/28 14:11:23   1755s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:23   1755s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:11:23   1755s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:23   1755s] #  M1     |      0|    13|    16|     15|      8|  14|      4|     70|
[05/28 14:11:23   1755s] #  M2     |      5|     0|     3|      0|      0|   1|      3|     12|
[05/28 14:11:23   1755s] #  Totals |      5|    13|    19|     15|      8|  15|      7|     82|
[05/28 14:11:23   1755s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:23   1755s] #
[05/28 14:11:23   1755s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3975.34 (MB), peak = 4404.32 (MB)
[05/28 14:11:23   1755s] #start 15th optimization iteration ...
[05/28 14:11:34   1767s] ### Gcell dirty-map stats: routing = 74.73%, dirty-area = 0.32%
[05/28 14:11:34   1767s] #   number of violations = 95
[05/28 14:11:34   1767s] #
[05/28 14:11:34   1767s] #  By Layer and Type:
[05/28 14:11:34   1767s] #
[05/28 14:11:34   1767s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:34   1767s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:11:34   1767s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:34   1767s] #  M1     |      1|    15|    15|     14|      9|  15|      8|     77|
[05/28 14:11:34   1767s] #  M2     |      7|     0|     4|      0|      0|   1|      6|     18|
[05/28 14:11:34   1767s] #  Totals |      8|    15|    19|     14|      9|  16|     14|     95|
[05/28 14:11:34   1767s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:34   1767s] #
[05/28 14:11:34   1767s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3969.90 (MB), peak = 4404.32 (MB)
[05/28 14:11:34   1767s] #start 16th optimization iteration ...
[05/28 14:11:51   1784s] ### Gcell dirty-map stats: routing = 75.91%, dirty-area = 0.32%
[05/28 14:11:51   1784s] #   number of violations = 95
[05/28 14:11:51   1784s] #
[05/28 14:11:51   1784s] #  By Layer and Type:
[05/28 14:11:51   1784s] #
[05/28 14:11:51   1784s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:51   1784s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:11:51   1784s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:51   1784s] #  M1     |      2|    14|    16|     14|      7|  15|      7|     75|
[05/28 14:11:51   1784s] #  M2     |      6|     1|     4|      1|      0|   2|      6|     20|
[05/28 14:11:51   1784s] #  Totals |      8|    15|    20|     15|      7|  17|     13|     95|
[05/28 14:11:51   1784s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:11:51   1784s] #
[05/28 14:11:51   1784s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3961.07 (MB), peak = 4404.32 (MB)
[05/28 14:11:51   1784s] #start 17th optimization iteration ...
[05/28 14:12:11   1803s] ### Gcell dirty-map stats: routing = 76.45%, dirty-area = 0.32%
[05/28 14:12:11   1803s] #   number of violations = 99
[05/28 14:12:11   1803s] #
[05/28 14:12:11   1803s] #  By Layer and Type:
[05/28 14:12:11   1803s] #
[05/28 14:12:11   1803s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:12:11   1803s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:12:11   1803s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:12:11   1803s] #  M1     |      0|    11|    22|     19|      7|  17|      7|     83|
[05/28 14:12:11   1803s] #  M2     |      6|     1|     0|      0|      0|   1|      8|     16|
[05/28 14:12:11   1803s] #  Totals |      6|    12|    22|     19|      7|  18|     15|     99|
[05/28 14:12:11   1803s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:12:11   1803s] #
[05/28 14:12:11   1803s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3965.14 (MB), peak = 4404.32 (MB)
[05/28 14:12:11   1803s] #start 18th optimization iteration ...
[05/28 14:12:37   1830s] ### Gcell dirty-map stats: routing = 76.45%, dirty-area = 0.32%
[05/28 14:12:37   1830s] #   number of violations = 89
[05/28 14:12:37   1830s] #
[05/28 14:12:37   1830s] #  By Layer and Type:
[05/28 14:12:37   1830s] #
[05/28 14:12:37   1830s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:12:37   1830s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:12:37   1830s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:12:37   1830s] #  M1     |      1|    13|    17|     16|      5|  14|      6|     72|
[05/28 14:12:37   1830s] #  M2     |      5|     0|     2|      1|      0|   2|      6|     16|
[05/28 14:12:37   1830s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 14:12:37   1830s] #  Totals |      6|    13|    19|     17|      5|  16|     13|     89|
[05/28 14:12:37   1830s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:12:37   1830s] #
[05/28 14:12:37   1830s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 3980.96 (MB), peak = 4404.32 (MB)
[05/28 14:12:37   1830s] #start 19th optimization iteration ...
[05/28 14:12:45   1837s] ### Gcell dirty-map stats: routing = 76.45%, dirty-area = 0.32%
[05/28 14:12:45   1837s] #   number of violations = 95
[05/28 14:12:45   1837s] #
[05/28 14:12:45   1837s] #  By Layer and Type:
[05/28 14:12:45   1837s] #
[05/28 14:12:45   1837s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:12:45   1837s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:12:45   1837s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:12:45   1837s] #  M1     |      1|    11|    17|     17|      7|  17|      5|     75|
[05/28 14:12:45   1837s] #  M2     |      6|     0|     4|      2|      0|   2|      5|     19|
[05/28 14:12:45   1837s] #  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
[05/28 14:12:45   1837s] #  Totals |      7|    11|    21|     19|      7|  19|     11|     95|
[05/28 14:12:45   1837s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:12:45   1837s] #
[05/28 14:12:45   1838s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3980.46 (MB), peak = 4404.32 (MB)
[05/28 14:12:45   1838s] #start 20th optimization iteration ...
[05/28 14:12:55   1847s] ### Gcell dirty-map stats: routing = 76.45%, dirty-area = 0.32%
[05/28 14:12:55   1847s] #   number of violations = 98
[05/28 14:12:55   1847s] #
[05/28 14:12:55   1847s] #  By Layer and Type:
[05/28 14:12:55   1847s] #
[05/28 14:12:55   1847s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:12:55   1847s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/28 14:12:55   1847s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:12:55   1847s] #  M1     |    11|    18|     17|      7|      6|  18|      1|     78|
[05/28 14:12:55   1847s] #  M2     |     0|     3|      1|      0|      0|   4|     12|     20|
[05/28 14:12:55   1847s] #  Totals |    11|    21|     18|      7|      6|  22|     13|     98|
[05/28 14:12:55   1847s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:12:55   1847s] #
[05/28 14:12:55   1847s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3976.40 (MB), peak = 4404.32 (MB)
[05/28 14:12:55   1847s] #Complete Detail Routing.
[05/28 14:12:55   1847s] #Total wire length = 14294 um.
[05/28 14:12:55   1847s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER M1 = 54 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER M2 = 1527 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER C1 = 2067 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER C2 = 2790 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER C3 = 3156 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER C4 = 3703 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER C5 = 999 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER JA = 0 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER QA = 0 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER QB = 0 um.
[05/28 14:12:55   1847s] #Total wire length on LAYER LB = 0 um.
[05/28 14:12:55   1847s] #Total number of vias = 17706
[05/28 14:12:55   1847s] #Total number of multi-cut vias = 4025 ( 22.7%)
[05/28 14:12:55   1847s] #Total number of single cut vias = 13681 ( 77.3%)
[05/28 14:12:55   1847s] #Up-Via Summary (total 17706):
[05/28 14:12:55   1847s] #                   single-cut          multi-cut      Total
[05/28 14:12:55   1847s] #-----------------------------------------------------------
[05/28 14:12:55   1847s] # M1              2007 ( 91.4%)       190 (  8.6%)       2197
[05/28 14:12:55   1847s] # M2              4338 ( 78.9%)      1160 ( 21.1%)       5498
[05/28 14:12:55   1847s] # C1              3840 ( 77.1%)      1140 ( 22.9%)       4980
[05/28 14:12:55   1847s] # C2              2398 ( 72.6%)       907 ( 27.4%)       3305
[05/28 14:12:55   1847s] # C3               883 ( 65.2%)       472 ( 34.8%)       1355
[05/28 14:12:55   1847s] # C4               215 ( 58.0%)       156 ( 42.0%)        371
[05/28 14:12:55   1847s] #-----------------------------------------------------------
[05/28 14:12:55   1847s] #                13681 ( 77.3%)      4025 ( 22.7%)      17706 
[05/28 14:12:55   1847s] #
[05/28 14:12:55   1847s] #Total number of DRC violations = 98
[05/28 14:12:55   1847s] ### Time Record (Detail Routing) is uninstalled.
[05/28 14:12:55   1847s] #Cpu time = 00:04:40
[05/28 14:12:55   1847s] #Elapsed time = 00:04:39
[05/28 14:12:55   1847s] #Increased memory = 76.57 (MB)
[05/28 14:12:55   1847s] #Total memory = 3976.40 (MB)
[05/28 14:12:55   1847s] #Peak memory = 4404.32 (MB)
[05/28 14:12:55   1847s] ### Time Record (Antenna Fixing) is installed.
[05/28 14:12:55   1847s] #
[05/28 14:12:55   1847s] #start routing for process antenna violation fix ...
[05/28 14:12:55   1847s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:12:55   1847s] ### Time Record (Data Preparation) is installed.
[05/28 14:12:55   1847s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:12:55   1847s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:12:55   1847s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 14:12:55   1847s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/28 14:12:55   1847s] #To increase the message display limit, refer to the product command reference manual.
[05/28 14:12:55   1848s] #
[05/28 14:12:55   1848s] #  By Layer and Type:
[05/28 14:12:55   1848s] #
[05/28 14:12:55   1848s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:12:55   1848s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/28 14:12:55   1848s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:12:55   1848s] #  M1     |    11|    18|     17|      7|      6|  18|      1|     78|
[05/28 14:12:55   1848s] #  M2     |     0|     3|      1|      0|      0|   4|     12|     20|
[05/28 14:12:55   1848s] #  Totals |    11|    21|     18|      7|      6|  22|     13|     98|
[05/28 14:12:55   1848s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:12:55   1848s] #
[05/28 14:12:55   1848s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3976.57 (MB), peak = 4404.32 (MB)
[05/28 14:12:55   1848s] #
[05/28 14:12:55   1848s] #Total wire length = 14294 um.
[05/28 14:12:55   1848s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER M1 = 54 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER M2 = 1527 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER C1 = 2067 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER C2 = 2790 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER C3 = 3156 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER C4 = 3703 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER C5 = 999 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER JA = 0 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER QA = 0 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER QB = 0 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER LB = 0 um.
[05/28 14:12:55   1848s] #Total number of vias = 17706
[05/28 14:12:55   1848s] #Total number of multi-cut vias = 4025 ( 22.7%)
[05/28 14:12:55   1848s] #Total number of single cut vias = 13681 ( 77.3%)
[05/28 14:12:55   1848s] #Up-Via Summary (total 17706):
[05/28 14:12:55   1848s] #                   single-cut          multi-cut      Total
[05/28 14:12:55   1848s] #-----------------------------------------------------------
[05/28 14:12:55   1848s] # M1              2007 ( 91.4%)       190 (  8.6%)       2197
[05/28 14:12:55   1848s] # M2              4338 ( 78.9%)      1160 ( 21.1%)       5498
[05/28 14:12:55   1848s] # C1              3840 ( 77.1%)      1140 ( 22.9%)       4980
[05/28 14:12:55   1848s] # C2              2398 ( 72.6%)       907 ( 27.4%)       3305
[05/28 14:12:55   1848s] # C3               883 ( 65.2%)       472 ( 34.8%)       1355
[05/28 14:12:55   1848s] # C4               215 ( 58.0%)       156 ( 42.0%)        371
[05/28 14:12:55   1848s] #-----------------------------------------------------------
[05/28 14:12:55   1848s] #                13681 ( 77.3%)      4025 ( 22.7%)      17706 
[05/28 14:12:55   1848s] #
[05/28 14:12:55   1848s] #Total number of DRC violations = 98
[05/28 14:12:55   1848s] #Total number of process antenna violations = 0
[05/28 14:12:55   1848s] #Total number of net violated process antenna rule = 0
[05/28 14:12:55   1848s] #
[05/28 14:12:55   1848s] #
[05/28 14:12:55   1848s] #Total wire length = 14294 um.
[05/28 14:12:55   1848s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER M1 = 54 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER M2 = 1527 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER C1 = 2067 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER C2 = 2790 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER C3 = 3156 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER C4 = 3703 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER C5 = 999 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER JA = 0 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER QA = 0 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER QB = 0 um.
[05/28 14:12:55   1848s] #Total wire length on LAYER LB = 0 um.
[05/28 14:12:55   1848s] #Total number of vias = 17706
[05/28 14:12:55   1848s] #Total number of multi-cut vias = 4025 ( 22.7%)
[05/28 14:12:55   1848s] #Total number of single cut vias = 13681 ( 77.3%)
[05/28 14:12:55   1848s] #Up-Via Summary (total 17706):
[05/28 14:12:55   1848s] #                   single-cut          multi-cut      Total
[05/28 14:12:55   1848s] #-----------------------------------------------------------
[05/28 14:12:55   1848s] # M1              2007 ( 91.4%)       190 (  8.6%)       2197
[05/28 14:12:55   1848s] # M2              4338 ( 78.9%)      1160 ( 21.1%)       5498
[05/28 14:12:55   1848s] # C1              3840 ( 77.1%)      1140 ( 22.9%)       4980
[05/28 14:12:55   1848s] # C2              2398 ( 72.6%)       907 ( 27.4%)       3305
[05/28 14:12:55   1848s] # C3               883 ( 65.2%)       472 ( 34.8%)       1355
[05/28 14:12:55   1848s] # C4               215 ( 58.0%)       156 ( 42.0%)        371
[05/28 14:12:55   1848s] #-----------------------------------------------------------
[05/28 14:12:55   1848s] #                13681 ( 77.3%)      4025 ( 22.7%)      17706 
[05/28 14:12:55   1848s] #
[05/28 14:12:55   1848s] #Total number of DRC violations = 98
[05/28 14:12:55   1848s] #Total number of process antenna violations = 0
[05/28 14:12:55   1848s] #Total number of net violated process antenna rule = 0
[05/28 14:12:55   1848s] #
[05/28 14:12:55   1848s] ### Gcell dirty-map stats: routing = 76.45%, dirty-area = 0.32%
[05/28 14:12:55   1848s] ### Time Record (Antenna Fixing) is uninstalled.
[05/28 14:12:55   1848s] #detailRoute Statistics:
[05/28 14:12:55   1848s] #Cpu time = 00:04:41
[05/28 14:12:55   1848s] #Elapsed time = 00:04:40
[05/28 14:12:55   1848s] #Increased memory = 76.74 (MB)
[05/28 14:12:55   1848s] #Total memory = 3976.57 (MB)
[05/28 14:12:55   1848s] #Peak memory = 4404.32 (MB)
[05/28 14:12:55   1848s] ### global_detail_route design signature (234): route=638129388 flt_obj=0 vio=39495640 shield_wire=1
[05/28 14:12:55   1848s] ### Time Record (DB Export) is installed.
[05/28 14:12:56   1848s] ### export design design signature (235): route=638129388 fixed_route=507140807 flt_obj=0 vio=39495640 swire=282492057 shield_wire=1 net_attr=1016398634 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2032994376 pin_access=207432784 inst_pattern=543460261 inst_orient=270284818 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:12:56   1848s] ### Time Record (DB Export) is uninstalled.
[05/28 14:12:56   1848s] ### Time Record (Post Callback) is installed.
[05/28 14:12:56   1849s] ### Time Record (Post Callback) is uninstalled.
[05/28 14:12:56   1849s] #
[05/28 14:12:56   1849s] #globalDetailRoute statistics:
[05/28 14:12:56   1849s] #Cpu time = 00:04:43
[05/28 14:12:56   1849s] #Elapsed time = 00:04:43
[05/28 14:12:56   1849s] #Increased memory = 23.22 (MB)
[05/28 14:12:56   1849s] #Total memory = 3912.97 (MB)
[05/28 14:12:56   1849s] #Peak memory = 4404.32 (MB)
[05/28 14:12:56   1849s] #Number of warnings = 43
[05/28 14:12:56   1849s] #Total number of warnings = 245
[05/28 14:12:56   1849s] #Number of fails = 0
[05/28 14:12:56   1849s] #Total number of fails = 0
[05/28 14:12:56   1849s] #Complete globalDetailRoute on Wed May 28 14:12:56 2025
[05/28 14:12:56   1849s] #
[05/28 14:12:56   1849s] ### import design signature (236): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 14:12:56   1849s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 14:12:56   1849s] #
[05/28 14:12:56   1849s] #  Scalability Statistics
[05/28 14:12:56   1849s] #
[05/28 14:12:56   1849s] #-------------------------+---------+-------------+------------+
[05/28 14:12:56   1849s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[05/28 14:12:56   1849s] #-------------------------+---------+-------------+------------+
[05/28 14:12:56   1849s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 14:12:56   1849s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 14:12:56   1849s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 14:12:56   1849s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 14:12:56   1849s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 14:12:56   1849s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 14:12:56   1849s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 14:12:56   1849s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 14:12:56   1849s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[05/28 14:12:56   1849s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[05/28 14:12:56   1849s] #  Detail Routing         | 00:04:40|     00:04:39|         1.0|
[05/28 14:12:56   1849s] #  Antenna Fixing         | 00:00:01|     00:00:01|         1.0|
[05/28 14:12:56   1849s] #  Entire Command         | 00:04:43|     00:04:43|         1.0|
[05/28 14:12:56   1849s] #-------------------------+---------+-------------+------------+
[05/28 14:12:56   1849s] #
[05/28 14:12:56   1849s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:04:43.5/0:04:42.6 (1.0), totSession cpu/real = 0:30:50.1/0:45:03.1 (0.7), mem = 3876.2M
[05/28 14:12:56   1849s] 
[05/28 14:12:56   1849s] =============================================================================================
[05/28 14:12:56   1849s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   23.10-p003_1
[05/28 14:12:56   1849s] =============================================================================================
[05/28 14:12:56   1849s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:12:56   1849s] ---------------------------------------------------------------------------------------------
[05/28 14:12:56   1849s] [ GlobalRoute            ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.0
[05/28 14:12:56   1849s] [ DetailRoute            ]      1   0:04:39.4  (  98.9 % )     0:04:39.4 /  0:04:40.1    1.0
[05/28 14:12:56   1849s] [ MISC                   ]          0:00:03.1  (   1.1 % )     0:00:03.1 /  0:00:03.2    1.0
[05/28 14:12:56   1849s] ---------------------------------------------------------------------------------------------
[05/28 14:12:56   1849s]  EcoRoute #1 TOTAL                  0:04:42.6  ( 100.0 % )     0:04:42.6 /  0:04:43.5    1.0
[05/28 14:12:56   1849s] ---------------------------------------------------------------------------------------------
[05/28 14:12:56   1849s] 
[05/28 14:12:56   1849s] **optDesign ... cpu = 0:05:40, real = 0:05:43, mem = 3903.5M, totSessionCpu=0:30:50 **
[05/28 14:12:56   1849s] New Signature Flow (restoreNanoRouteOptions) ....
[05/28 14:12:56   1849s] Begin: Collecting metrics
[05/28 14:12:56   1849s] 
 -------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary   |    49.038 | 49.038 |   0 |       62.17 | 0:00:23  |        3829 |    0 |   0 |
| hold_fixing       |           | 49.038 |   0 |       87.55 | 0:00:28  |        3917 |      |     |
| pre_route_summary |    49.038 | 49.038 |   0 |       62.17 | 0:00:00  |        3901 |    0 |   0 |
| eco_route         |           |        |     |             | 0:04:43  |        3860 |      |     |
 -------------------------------------------------------------------------------------------------- 
[05/28 14:12:56   1849s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3947.9M, current mem=3903.5M)

[05/28 14:12:56   1849s] End: Collecting metrics
[05/28 14:12:56   1849s] **INFO: flowCheckPoint #10 PostEcoSummary
[05/28 14:12:56   1849s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/28 14:12:56   1849s] eee: RC Grid memory allocated = 10692 (9 X 9 X 11 X 12b)
[05/28 14:12:56   1849s] eee: pegSigSF=1.070000
[05/28 14:12:56   1849s] Initializing multi-corner resistance tables ...
[05/28 14:12:56   1849s] eee: Grid unit RC data computation started
[05/28 14:12:56   1849s] eee: Grid unit RC data computation completed
[05/28 14:12:56   1849s] eee: l=1 avDens=0.008131 usedTrk=24.225185 availTrk=2979.310345 sigTrk=24.225185
[05/28 14:12:56   1849s] eee: l=2 avDens=0.071469 usedTrk=303.922779 availTrk=4252.500000 sigTrk=303.922779
[05/28 14:12:56   1849s] eee: l=3 avDens=0.108994 usedTrk=392.377594 availTrk=3600.000000 sigTrk=392.377594
[05/28 14:12:56   1849s] eee: l=4 avDens=0.150283 usedTrk=532.000739 availTrk=3540.000000 sigTrk=532.000739
[05/28 14:12:56   1849s] eee: l=5 avDens=0.188153 usedTrk=587.037032 availTrk=3120.000000 sigTrk=587.037032
[05/28 14:12:56   1849s] eee: l=6 avDens=0.248505 usedTrk=685.874069 availTrk=2760.000000 sigTrk=685.874069
[05/28 14:12:56   1849s] eee: l=7 avDens=0.090686 usedTrk=185.000000 availTrk=2040.000000 sigTrk=185.000000
[05/28 14:12:56   1849s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:12:56   1849s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:12:56   1849s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:12:56   1849s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:12:56   1849s] eee: LAM-FP: thresh=1 ; dimX=522.000000 ; dimY=512.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 14:12:56   1849s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.307579 uaWl=1.000000 uaWlH=0.725800 aWlH=0.000000 lMod=0 pMax=0.930600 pMod=77 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 14:12:56   1849s] eee: NetCapCache creation started. (Current Mem: 3876.250M) 
[05/28 14:12:56   1849s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3876.250M) 
[05/28 14:12:56   1849s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(41.760000, 40.960000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (8 X 8)
[05/28 14:12:56   1849s] eee: Metal Layers Info:
[05/28 14:12:56   1849s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 14:12:56   1849s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 14:12:56   1849s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 14:12:56   1849s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 14:12:56   1849s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 14:12:56   1849s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 14:12:56   1849s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 14:12:56   1849s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 14:12:56   1849s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 14:12:56   1849s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 14:12:56   1849s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 14:12:56   1849s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 14:12:56   1849s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 14:12:56   1849s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 14:12:56   1849s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 14:12:56   1849s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:12:56   1849s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 14:12:56   1849s] #To increase the message display limit, refer to the product command reference manual.
[05/28 14:12:56   1849s] ### Net info: total nets: 1823
[05/28 14:12:56   1849s] ### Net info: dirty nets: 0
[05/28 14:12:56   1849s] ### Net info: marked as disconnected nets: 0
[05/28 14:12:56   1849s] ### Net info: fully routed nets: 1821
[05/28 14:12:56   1849s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 14:12:56   1849s] ### Net info: unrouted nets: 0
[05/28 14:12:56   1849s] ### Net info: re-extraction nets: 0
[05/28 14:12:56   1849s] ### Net info: ignored nets: 0
[05/28 14:12:56   1849s] ### Net info: skip routing nets: 0
[05/28 14:12:56   1849s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:12:56   1849s] ### import design signature (237): route=61568545 fixed_route=61568545 flt_obj=0 vio=1528525676 swire=282492057 shield_wire=1 net_attr=2136842500 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2032994376 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:12:56   1849s] #Extract in post route mode
[05/28 14:12:56   1849s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 14:12:56   1849s] #Fast data preparation for tQuantus.
[05/28 14:12:56   1849s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:12:56   1849s] #Start routing data preparation on Wed May 28 14:12:56 2025
[05/28 14:12:56   1849s] #
[05/28 14:12:56   1849s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:12:56   1849s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:12:56   1849s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 14:12:56   1849s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 14:12:56   1849s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:12:56   1849s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:12:56   1849s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:12:56   1849s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:12:56   1849s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:12:56   1849s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 14:12:56   1849s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 14:12:56   1849s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 14:12:56   1849s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 14:12:56   1849s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 14:12:56   1849s] #Regenerating Ggrids automatically.
[05/28 14:12:56   1849s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 14:12:56   1849s] #Using automatically generated G-grids.
[05/28 14:12:56   1849s] #Done routing data preparation.
[05/28 14:12:56   1849s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3905.26 (MB), peak = 4404.32 (MB)
[05/28 14:12:56   1849s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:12:56   1849s] #Start routing data preparation on Wed May 28 14:12:56 2025
[05/28 14:12:56   1849s] #
[05/28 14:12:56   1849s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:12:56   1849s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:12:56   1849s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 14:12:56   1849s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 14:12:56   1849s] #pin_access_rlayer=3(C1)
[05/28 14:12:56   1849s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 14:12:56   1849s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 14:12:56   1849s] #enable_dpt_layer_shield=F
[05/28 14:12:56   1849s] #has_line_end_grid=F
[05/28 14:12:57   1849s] #Regenerating Ggrids automatically.
[05/28 14:12:57   1849s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 14:12:57   1849s] #Using automatically generated G-grids.
[05/28 14:12:58   1851s] #Done routing data preparation.
[05/28 14:12:58   1851s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3913.59 (MB), peak = 4404.32 (MB)
[05/28 14:12:58   1851s] #
[05/28 14:12:58   1851s] #Start tQuantus RC extraction...
[05/28 14:12:58   1851s] #Start building rc corner(s)...
[05/28 14:12:58   1851s] #Number of RC Corner = 2
[05/28 14:12:58   1851s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 14:12:58   1851s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 14:12:58   1851s] #(i=11, n=11 2000)
[05/28 14:12:58   1851s] #M1 -> M1 (1)
[05/28 14:12:58   1851s] #M2 -> M2 (2)
[05/28 14:12:58   1851s] #C1 -> C1 (3)
[05/28 14:12:58   1851s] #C2 -> C2 (4)
[05/28 14:12:58   1851s] #C3 -> C3 (5)
[05/28 14:12:58   1851s] #C4 -> C4 (6)
[05/28 14:12:58   1851s] #C5 -> C5 (7)
[05/28 14:12:58   1851s] #JA -> JA (8)
[05/28 14:12:58   1851s] #QA -> QA (9)
[05/28 14:12:58   1851s] #QB -> QB (10)
[05/28 14:12:58   1851s] #LB -> LB (11)
[05/28 14:13:00   1852s] #SADV-On
[05/28 14:13:00   1852s] # Corner(s) : 
[05/28 14:13:00   1852s] #rc_fast [25.00] 
[05/28 14:13:00   1852s] #rc_slow [25.00]
[05/28 14:13:01   1853s] # Corner id: 0
[05/28 14:13:01   1853s] # Layout Scale: 1.000000
[05/28 14:13:01   1853s] # Has Metal Fill model: yes
[05/28 14:13:01   1853s] # Temperature was set
[05/28 14:13:01   1853s] # Temperature : 25.000000
[05/28 14:13:01   1853s] # Ref. Temp   : 25.000000
[05/28 14:13:01   1853s] # Corner id: 1
[05/28 14:13:01   1853s] # Layout Scale: 1.000000
[05/28 14:13:01   1853s] # Has Metal Fill model: yes
[05/28 14:13:01   1853s] # Temperature was set
[05/28 14:13:01   1853s] # Temperature : 25.000000
[05/28 14:13:01   1853s] # Ref. Temp   : 25.000000
[05/28 14:13:01   1853s] #total pattern=286 [22, 2124]
[05/28 14:13:01   1853s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 14:13:01   1853s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 14:13:01   1853s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 14:13:01   1853s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 14:13:01   1853s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 14:13:01   1853s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 14:13:01   1853s] #number model r/c [2,2] [22,2124] read
[05/28 14:13:02   1854s] #0 rcmodel(s) requires rebuild
[05/28 14:13:02   1854s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3923.24 (MB), peak = 4404.32 (MB)
[05/28 14:13:02   1854s] #Finish check_net_pin_list step Enter extract
[05/28 14:13:02   1854s] #Start init net ripin tree building
[05/28 14:13:02   1854s] #Finish init net ripin tree building
[05/28 14:13:02   1854s] #Cpu time = 00:00:00
[05/28 14:13:02   1854s] #Elapsed time = 00:00:00
[05/28 14:13:02   1854s] #Increased memory = 0.00 (MB)
[05/28 14:13:02   1854s] #Total memory = 3923.24 (MB)
[05/28 14:13:02   1854s] #Peak memory = 4404.32 (MB)
[05/28 14:13:02   1854s] #begin processing metal fill model file
[05/28 14:13:02   1854s] #end processing metal fill model file
[05/28 14:13:02   1854s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:02   1854s] #Length limit = 200 pitches
[05/28 14:13:02   1854s] #opt mode = 2
[05/28 14:13:02   1854s] #Finish check_net_pin_list step Fix net pin list
[05/28 14:13:02   1854s] #Start generate extraction boxes.
[05/28 14:13:02   1854s] #
[05/28 14:13:02   1854s] #Extract using 30 x 30 Hboxes
[05/28 14:13:02   1854s] #3x2 initial hboxes
[05/28 14:13:02   1854s] #Use area based hbox pruning.
[05/28 14:13:02   1854s] #0/0 hboxes pruned.
[05/28 14:13:02   1854s] #Complete generating extraction boxes.
[05/28 14:13:02   1854s] #Start step Extraction
[05/28 14:13:02   1854s] #Extract 2 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 14:13:02   1854s] #Process 0 special clock nets for rc extraction
[05/28 14:13:02   1854s] #Total 1821 nets were built. 25 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 14:13:03   1855s] #Run Statistics for Extraction:
[05/28 14:13:03   1855s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/28 14:13:03   1855s] #   Increased memory =    13.60 (MB), total memory =  3936.85 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:03   1855s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d
[05/28 14:13:04   1855s] #Finish registering nets and terms for rcdb.
[05/28 14:13:04   1855s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3928.04 (MB), peak = 4404.32 (MB)
[05/28 14:13:04   1855s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:04   1855s] #RC Statistics: 8191 Res, 4380 Ground Cap, 80 XCap (Edge to Edge)
[05/28 14:13:04   1855s] #RC V/H edge ratio: 0.33, Avg V/H Edge Length: 2237.95 (3283), Avg L-Edge Length: 3244.72 (4568)
[05/28 14:13:04   1855s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d.
[05/28 14:13:04   1855s] #Start writing RC data.
[05/28 14:13:04   1855s] #Finish writing RC data
[05/28 14:13:04   1855s] #Finish writing rcdb with 10017 nodes, 8196 edges, and 190 xcaps
[05/28 14:13:04   1855s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3923.81 (MB), peak = 4404.32 (MB)
[05/28 14:13:04   1855s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d' ...
[05/28 14:13:04   1855s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d' for reading (mem: 3905.883M)
[05/28 14:13:04   1855s] Reading RCDB with compressed RC data.
[05/28 14:13:04   1855s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d' for content verification (mem: 3905.883M)
[05/28 14:13:04   1855s] Reading RCDB with compressed RC data.
[05/28 14:13:04   1855s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d': 0 access done (mem: 3905.883M)
[05/28 14:13:04   1855s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d': 0 access done (mem: 3905.883M)
[05/28 14:13:04   1855s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3905.883M)
[05/28 14:13:04   1855s] Following multi-corner parasitics specified:
[05/28 14:13:04   1855s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d (rcdb)
[05/28 14:13:04   1855s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d' for reading (mem: 3905.883M)
[05/28 14:13:04   1855s] Reading RCDB with compressed RC data.
[05/28 14:13:04   1855s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d specified
[05/28 14:13:04   1855s] Cell TOP, hinst 
[05/28 14:13:04   1855s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d) for hinst (top) of cell (TOP);
[05/28 14:13:04   1855s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d': 0 access done (mem: 3905.883M)
[05/28 14:13:04   1855s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3905.883M)
[05/28 14:13:04   1855s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_M5wyCF.rcdb.d/TOP.rcdb.d' for reading (mem: 3905.883M)
[05/28 14:13:04   1855s] Reading RCDB with compressed RC data.
[05/28 14:13:05   1856s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_M5wyCF.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3905.887M)
[05/28 14:13:05   1856s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=3905.887M)
[05/28 14:13:05   1856s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3905.887M)
[05/28 14:13:05   1856s] #
[05/28 14:13:05   1856s] #Restore RCDB.
[05/28 14:13:05   1856s] #
[05/28 14:13:05   1856s] #Complete tQuantus RC extraction.
[05/28 14:13:05   1856s] #Cpu time = 00:00:05
[05/28 14:13:05   1856s] #Elapsed time = 00:00:07
[05/28 14:13:05   1856s] #Increased memory = 10.94 (MB)
[05/28 14:13:05   1856s] #Total memory = 3924.53 (MB)
[05/28 14:13:05   1856s] #Peak memory = 4404.32 (MB)
[05/28 14:13:05   1856s] #
[05/28 14:13:05   1856s] #25 inserted nodes are removed
[05/28 14:13:05   1856s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 14:13:05   1856s] ### export design design signature (239): route=1789071123 fixed_route=1789071123 flt_obj=0 vio=1528525676 swire=282492057 shield_wire=1 net_attr=908145858 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2032994376 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:13:05   1856s] ### import design signature (240): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 14:13:05   1856s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:05   1856s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:05   1856s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:05   1856s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:05   1856s] #Start Design Signature (0)
[05/28 14:13:05   1856s] #Finish Inst Signature in MT(33378446)
[05/28 14:13:05   1856s] #Finish Net Signature in MT(84321537)
[05/28 14:13:05   1856s] #Finish SNet Signature in MT (104034525)
[05/28 14:13:05   1856s] #Run time and memory report for RC extraction:
[05/28 14:13:05   1856s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 14:13:05   1856s] #Run Statistics for snet signature:
[05/28 14:13:05   1856s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:05   1856s] #   Increased memory =     0.00 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:05   1856s] #Run Statistics for Net Final Signature:
[05/28 14:13:05   1856s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:05   1856s] #   Increased memory =     0.00 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:05   1856s] #Run Statistics for Net launch:
[05/28 14:13:05   1856s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:05   1856s] #   Increased memory =     0.00 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:05   1856s] #Run Statistics for Net init_dbsNet_slist:
[05/28 14:13:05   1856s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:05   1856s] #   Increased memory =     0.00 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:05   1856s] #Run Statistics for net signature:
[05/28 14:13:05   1856s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:05   1856s] #   Increased memory =     0.00 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:05   1856s] #Run Statistics for inst signature:
[05/28 14:13:05   1856s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:05   1856s] #   Increased memory =    -0.75 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:05   1856s] **optDesign ... cpu = 0:05:47, real = 0:05:52, mem = 3883.3M, totSessionCpu=0:30:58 **
[05/28 14:13:05   1856s] Starting delay calculation for Setup views
[05/28 14:13:06   1857s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 14:13:06   1857s] AAE_INFO: resetNetProps viewIdx 0 
[05/28 14:13:06   1857s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 14:13:09   1858s] #################################################################################
[05/28 14:13:09   1858s] # Design Stage: PostRoute
[05/28 14:13:09   1858s] # Design Name: TOP
[05/28 14:13:09   1858s] # Design Mode: 22nm
[05/28 14:13:09   1858s] # Analysis Mode: MMMC OCV 
[05/28 14:13:09   1858s] # Parasitics Mode: SPEF/RCDB 
[05/28 14:13:09   1858s] # Signoff Settings: SI On 
[05/28 14:13:09   1858s] #################################################################################
[05/28 14:13:09   1858s] AAE_INFO: 1 threads acquired from CTE.
[05/28 14:13:09   1858s] Setting infinite Tws ...
[05/28 14:13:09   1858s] First Iteration Infinite Tw... 
[05/28 14:13:09   1858s] Calculate early delays in OCV mode...
[05/28 14:13:09   1858s] Calculate late delays in OCV mode...
[05/28 14:13:09   1858s] Topological Sorting (REAL = 0:00:00.0, MEM = 3907.1M, InitMEM = 3907.1M)
[05/28 14:13:09   1858s] Start delay calculation (fullDC) (1 T). (MEM=3368.84)
[05/28 14:13:09   1858s] End AAE Lib Interpolated Model. (MEM=3907.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:13:09   1858s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_M5wyCF.rcdb.d/TOP.rcdb.d' for reading (mem: 3907.051M)
[05/28 14:13:09   1858s] Reading RCDB with compressed RC data.
[05/28 14:13:09   1858s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3907.1M)
[05/28 14:13:10   1859s] Total number of fetched objects 1821
[05/28 14:13:10   1859s] AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
[05/28 14:13:10   1859s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:13:10   1859s] End delay calculation. (MEM=3376.61 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 14:13:10   1859s] End delay calculation (fullDC). (MEM=3376.61 CPU=0:00:00.6 REAL=0:00:01.0)
[05/28 14:13:10   1859s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 14:13:10   1859s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 3932.7M) ***
[05/28 14:13:10   1859s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3940.7M)
[05/28 14:13:10   1859s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 14:13:10   1859s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3940.7M)
[05/28 14:13:10   1859s] Starting SI iteration 2
[05/28 14:13:10   1859s] Calculate early delays in OCV mode...
[05/28 14:13:11   1860s] Calculate late delays in OCV mode...
[05/28 14:13:11   1860s] Start delay calculation (fullDC) (1 T). (MEM=3379.78)
[05/28 14:13:11   1860s] End AAE Lib Interpolated Model. (MEM=3880.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:13:11   1860s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/28 14:13:11   1860s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1821. 
[05/28 14:13:11   1860s] Total number of fetched objects 1821
[05/28 14:13:11   1860s] AAE_INFO-618: Total number of nets in the design is 1823,  0.1 percent of the nets selected for SI analysis
[05/28 14:13:11   1860s] End delay calculation. (MEM=3381.65 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 14:13:11   1860s] End delay calculation (fullDC). (MEM=3381.65 CPU=0:00:00.0 REAL=0:00:00.0)
[05/28 14:13:11   1860s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 3931.0M) ***
[05/28 14:13:11   1860s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:06.0 totSessionCpu=0:31:01 mem=3939.0M)
[05/28 14:13:11   1860s] End AAE Lib Interpolated Model. (MEM=3939 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:13:11   1860s] ** INFO: Initializing Glitch Interface
[05/28 14:13:11   1860s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3939.0M, EPOCH TIME: 1748455991.377377
[05/28 14:13:11   1860s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:11   1860s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:11   1860s] 
[05/28 14:13:11   1860s] 
[05/28 14:13:11   1860s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:13:11   1860s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.269, MEM:3939.0M, EPOCH TIME: 1748455991.646780
[05/28 14:13:11   1860s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:11   1860s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:11   1860s] ** INFO: Initializing Glitch Interface
[05/28 14:13:11   1860s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.459  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------

[05/28 14:13:11   1860s] **optDesign ... cpu = 0:05:52, real = 0:05:58, mem = 3381.6M, totSessionCpu=0:31:02 **
[05/28 14:13:11   1860s] Begin: Collecting metrics
[05/28 14:13:11   1860s] 
 --------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary    |    49.038 | 49.038 |   0 |       62.17 | 0:00:23  |        3829 |    0 |   0 |
| hold_fixing        |           | 49.038 |   0 |       87.55 | 0:00:28  |        3917 |      |     |
| pre_route_summary  |    49.038 | 49.038 |   0 |       62.17 | 0:00:00  |        3901 |    0 |   0 |
| eco_route          |           |        |     |             | 0:04:43  |        3860 |      |     |
| post_route_summary |    49.038 | 49.038 |   0 |       62.17 | 0:00:06  |        3904 |    0 |   0 |
 --------------------------------------------------------------------------------------------------- 
[05/28 14:13:11   1860s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3903.5M, current mem=3381.6M)

[05/28 14:13:11   1860s] End: Collecting metrics
[05/28 14:13:11   1860s] Executing marking Critical Nets1
[05/28 14:13:11   1860s] ** INFO: Initializing Glitch Interface
[05/28 14:13:11   1860s] ** INFO: Initializing Glitch Cache
[05/28 14:13:11   1860s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[05/28 14:13:11   1860s] **INFO: flowCheckPoint #11 OptimizationRecovery
[05/28 14:13:11   1860s] Running postRoute recovery in postEcoRoute mode
[05/28 14:13:11   1860s] **optDesign ... cpu = 0:05:52, real = 0:05:58, mem = 3381.6M, totSessionCpu=0:31:02 **
[05/28 14:13:11   1860s] ** INFO: Initializing Glitch Interface
[05/28 14:13:12   1861s]   Timing/DRV Snapshot: (TGT)
[05/28 14:13:12   1861s]      Weighted WNS: 0.000
[05/28 14:13:12   1861s]       All  PG WNS: 0.000
[05/28 14:13:12   1861s]       High PG WNS: 0.000
[05/28 14:13:12   1861s]       All  PG TNS: 0.000
[05/28 14:13:12   1861s]       High PG TNS: 0.000
[05/28 14:13:12   1861s]       Low  PG TNS: 0.000
[05/28 14:13:12   1861s]          Tran DRV: 0 (0)
[05/28 14:13:12   1861s]           Cap DRV: 0 (0)
[05/28 14:13:12   1861s]        Fanout DRV: 0 (0)
[05/28 14:13:12   1861s]            Glitch: 0 (0)
[05/28 14:13:12   1861s]    Category Slack: { [L, 49.038] [H, 49.459] }
[05/28 14:13:12   1861s] 
[05/28 14:13:12   1861s] Checking setup slack degradation ...
[05/28 14:13:12   1861s] 
[05/28 14:13:12   1861s] Recovery Manager:
[05/28 14:13:12   1861s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/28 14:13:12   1861s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/28 14:13:12   1861s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/28 14:13:12   1861s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/28 14:13:12   1861s] 
[05/28 14:13:12   1861s] Checking DRV degradation...
[05/28 14:13:12   1861s] 
[05/28 14:13:12   1861s] Recovery Manager:
[05/28 14:13:12   1861s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 14:13:12   1861s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 14:13:12   1861s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 14:13:12   1861s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 14:13:12   1861s] 
[05/28 14:13:12   1861s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 14:13:12   1861s] ** INFO Cleaning up Glitch Interface
[05/28 14:13:12   1861s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=3904.40M, totSessionCpu=0:31:02).
[05/28 14:13:12   1861s] **optDesign ... cpu = 0:05:52, real = 0:05:59, mem = 3381.6M, totSessionCpu=0:31:02 **
[05/28 14:13:12   1861s] 
[05/28 14:13:12   1861s] Latch borrow mode reset to max_borrow
[05/28 14:13:12   1861s] **INFO: flowCheckPoint #12 FinalSummary
[05/28 14:13:12   1861s] OPTC: user 20.0
[05/28 14:13:12   1861s] Reported timing to dir ./timingReports
[05/28 14:13:12   1861s] **optDesign ... cpu = 0:05:52, real = 0:05:59, mem = 3381.1M, totSessionCpu=0:31:02 **
[05/28 14:13:12   1861s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3896.4M, EPOCH TIME: 1748455992.499059
[05/28 14:13:12   1861s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:12   1861s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:12   1861s] 
[05/28 14:13:12   1861s] 
[05/28 14:13:12   1861s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:13:12   1861s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.251, MEM:3896.4M, EPOCH TIME: 1748455992.749634
[05/28 14:13:12   1861s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:12   1861s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:12   1861s] Saving timing graph ...
[05/28 14:13:13   1861s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/opt_timing_graph_4FEaFp
[05/28 14:13:13   1861s] Disk Usage:
[05/28 14:13:13   1861s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 14:13:13   1861s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35567872 121718528  23% /users/ssokolovskiy
[05/28 14:13:13   1862s] Done save timing graph
[05/28 14:13:13   1862s] Disk Usage:
[05/28 14:13:13   1862s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/28 14:13:13   1862s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 35567872 121718528  23% /users/ssokolovskiy
[05/28 14:13:13   1862s] 
[05/28 14:13:13   1862s] TimeStamp Deleting Cell Server Begin ...
[05/28 14:13:13   1862s] 
[05/28 14:13:13   1862s] TimeStamp Deleting Cell Server End ...
[05/28 14:13:13   1862s] Starting delay calculation for Hold views
[05/28 14:13:14   1862s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 14:13:14   1862s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 14:13:14   1862s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 14:13:17   1864s] #################################################################################
[05/28 14:13:17   1864s] # Design Stage: PostRoute
[05/28 14:13:17   1864s] # Design Name: TOP
[05/28 14:13:17   1864s] # Design Mode: 22nm
[05/28 14:13:17   1864s] # Analysis Mode: MMMC OCV 
[05/28 14:13:17   1864s] # Parasitics Mode: SPEF/RCDB 
[05/28 14:13:17   1864s] # Signoff Settings: SI On 
[05/28 14:13:17   1864s] #################################################################################
[05/28 14:13:17   1864s] AAE_INFO: 1 threads acquired from CTE.
[05/28 14:13:17   1864s] Setting infinite Tws ...
[05/28 14:13:17   1864s] First Iteration Infinite Tw... 
[05/28 14:13:17   1864s] Calculate late delays in OCV mode...
[05/28 14:13:17   1864s] Calculate early delays in OCV mode...
[05/28 14:13:17   1864s] Topological Sorting (REAL = 0:00:00.0, MEM = 3918.8M, InitMEM = 3918.8M)
[05/28 14:13:17   1864s] Start delay calculation (fullDC) (1 T). (MEM=3402.71)
[05/28 14:13:17   1864s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 14:13:17   1864s] End AAE Lib Interpolated Model. (MEM=3918.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:13:18   1865s] Total number of fetched objects 1821
[05/28 14:13:18   1865s] AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
[05/28 14:13:18   1865s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:13:18   1865s] End delay calculation. (MEM=3411.87 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 14:13:18   1865s] End delay calculation (fullDC). (MEM=3411.87 CPU=0:00:00.6 REAL=0:00:01.0)
[05/28 14:13:18   1865s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 14:13:18   1865s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3926.4M) ***
[05/28 14:13:18   1865s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3934.4M)
[05/28 14:13:18   1865s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 14:13:18   1865s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3934.4M)
[05/28 14:13:18   1865s] Starting SI iteration 2
[05/28 14:13:18   1865s] Calculate late delays in OCV mode...
[05/28 14:13:18   1865s] Calculate early delays in OCV mode...
[05/28 14:13:18   1865s] Start delay calculation (fullDC) (1 T). (MEM=3376.29)
[05/28 14:13:18   1865s] End AAE Lib Interpolated Model. (MEM=3873.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:13:18   1865s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 14:13:18   1865s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
[05/28 14:13:18   1865s] Total number of fetched objects 1821
[05/28 14:13:18   1865s] AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
[05/28 14:13:18   1865s] End delay calculation. (MEM=3377.8 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:13:18   1865s] End delay calculation (fullDC). (MEM=3377.8 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:13:18   1865s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3928.2M) ***
[05/28 14:13:19   1865s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:06.0 totSessionCpu=0:31:07 mem=3936.2M)
[05/28 14:13:19   1866s] Restoring timing graph ...
[05/28 14:13:21   1867s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/28 14:13:21   1867s] Done restore timing graph
[05/28 14:13:21   1868s] ** INFO: Initializing Glitch Interface
[05/28 14:13:22   1868s] ** INFO: Initializing Glitch Interface
[05/28 14:13:24   1868s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.459  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.922  | -0.785  | -0.137  |
|    Violating Paths:|   70    |   65    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------

[05/28 14:13:24   1868s] *** Final Summary (holdfix) CPU=0:00:06.9, REAL=0:00:12.0, MEM=3945.1M
[05/28 14:13:24   1868s] Begin: Collecting metrics
[05/28 14:13:24   1868s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 14:13:24   1868s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 14:13:24      0s] *** QThread MetricCollect [begin] (optDesign #5) : mem = 0.1M
[05/28 14:13:24      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3381.6M, current mem=3020.9M)
[05/28 14:13:24      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3054.4M, current mem=3047.6M)
[05/28 14:13:24      0s] *** QThread MetricCollect [finish] (optDesign #5) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), mem = 0.1M
[05/28 14:13:24      0s] 
[05/28 14:13:24      0s] =============================================================================================
[05/28 14:13:24      0s]  Step TAT Report : QThreadWorker #1 / optDesign #5                              23.10-p003_1
[05/28 14:13:24      0s] =============================================================================================
[05/28 14:13:24      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:13:24      0s] ---------------------------------------------------------------------------------------------
[05/28 14:13:24      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 14:13:24      0s] ---------------------------------------------------------------------------------------------
[05/28 14:13:24      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 14:13:24      0s] ---------------------------------------------------------------------------------------------
[05/28 14:13:24      0s] 

[05/28 14:13:24   1868s]  
_______________________________________________________________________
[05/28 14:13:24   1868s]  --------------------------------------------------------------------------------------------------- 
[05/28 14:13:24   1868s] | Snapshot           | WNS                | TNS | Density (%) | Resource               | DRVs       |
[05/28 14:13:24   1868s] |                    | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
[05/28 14:13:24   1868s] |--------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
[05/28 14:13:24   1868s] | initial_summary    |    49.038 | 49.038 |   0 |       62.17 | 0:00:23  |        3829 |    0 |   0 |
[05/28 14:13:24   1868s] | hold_fixing        |           | 49.038 |   0 |       87.55 | 0:00:28  |        3917 |      |     |
[05/28 14:13:24   1868s] | pre_route_summary  |    49.038 | 49.038 |   0 |       62.17 | 0:00:00  |        3901 |    0 |   0 |
[05/28 14:13:24   1868s] | eco_route          |           |        |     |             | 0:04:43  |        3860 |      |     |
[05/28 14:13:24   1868s] | post_route_summary |    49.038 | 49.038 |   0 |       62.17 | 0:00:06  |        3904 |    0 |   0 |
[05/28 14:13:24   1868s] | final_summary      |    49.459 | 49.038 |   0 |       62.17 | 0:00:12  |        3945 |    0 |   0 |
[05/28 14:13:24   1868s]  --------------------------------------------------------------------------------------------------- 
[05/28 14:13:25   1868s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3969.9M, current mem=3969.9M)

[05/28 14:13:25   1868s] End: Collecting metrics
[05/28 14:13:25   1868s] **optDesign ... cpu = 0:05:59, real = 0:06:12, mem = 3969.9M, totSessionCpu=0:31:10 **
[05/28 14:13:25   1868s]  ReSet Options after AAE Based Opt flow 
[05/28 14:13:25   1868s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 14:13:25   1868s] *** Finished optDesign ***
[05/28 14:13:25   1868s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 14:13:25   1868s] UM:*                                                                   final
[05/28 14:13:25   1868s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/28 14:13:25   1868s] UM:*                                                                   opt_design_postroute_hold
[05/28 14:13:25   1868s] Info: Summary of CRR changes:
[05/28 14:13:25   1868s]       - Timing transform commits:       0
[05/28 14:13:25   1869s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3945.1M)
[05/28 14:13:25   1869s] Info: Destroy the CCOpt slew target map.
[05/28 14:13:25   1869s] 
[05/28 14:13:25   1869s] *** Summary of all messages that are not suppressed in this session:
[05/28 14:13:25   1869s] Severity  ID               Count  Summary                                  
[05/28 14:13:25   1869s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/28 14:13:25   1869s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/28 14:13:25   1869s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/28 14:13:25   1869s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[05/28 14:13:25   1869s] *** Message Summary: 65 warning(s), 0 error(s)
[05/28 14:13:25   1869s] 
[05/28 14:13:25   1869s] clean pInstBBox. size 0
[05/28 14:13:25   1869s] Cell TOP LLGs are deleted
[05/28 14:13:25   1869s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:25   1869s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:25   1869s] Info: pop threads available for lower-level modules during optimization.
[05/28 14:13:25   1869s] *** optDesign #5 [finish] () : cpu/real = 0:05:59.9/0:06:12.3 (1.0), totSession cpu/real = 0:31:10.2/0:45:32.3 (0.7), mem = 3937.1M
[05/28 14:13:25   1869s] 
[05/28 14:13:25   1869s] =============================================================================================
[05/28 14:13:25   1869s]  Final TAT Report : optDesign #5                                                23.10-p003_1
[05/28 14:13:25   1869s] =============================================================================================
[05/28 14:13:25   1869s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:13:25   1869s] ---------------------------------------------------------------------------------------------
[05/28 14:13:25   1869s] [ InitOpt                ]      1   0:00:04.3  (   1.1 % )     0:00:04.5 /  0:00:04.4    1.0
[05/28 14:13:25   1869s] [ HoldOpt                ]      1   0:00:27.4  (   7.4 % )     0:00:27.8 /  0:00:27.8    1.0
[05/28 14:13:25   1869s] [ ViewPruning            ]     12   0:00:02.9  (   0.8 % )     0:00:03.1 /  0:00:03.0    1.0
[05/28 14:13:25   1869s] [ BuildHoldData          ]      1   0:00:07.7  (   2.1 % )     0:00:22.9 /  0:00:18.8    0.8
[05/28 14:13:25   1869s] [ OptSummaryReport       ]      7   0:00:04.0  (   1.1 % )     0:00:12.8 /  0:00:08.1    0.6
[05/28 14:13:25   1869s] [ MetricReport           ]      6   0:00:02.1  (   0.6 % )     0:00:02.1 /  0:00:01.5    0.7
[05/28 14:13:25   1869s] [ DrvReport              ]      8   0:00:02.6  (   0.7 % )     0:00:02.6 /  0:00:00.4    0.2
[05/28 14:13:25   1869s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:13:25   1869s] [ CellServerInit         ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 14:13:25   1869s] [ LibAnalyzerInit        ]      1   0:00:02.8  (   0.8 % )     0:00:02.8 /  0:00:02.9    1.0
[05/28 14:13:25   1869s] [ CheckPlace             ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 14:13:25   1869s] [ RefinePlace            ]      1   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 14:13:25   1869s] [ EcoRoute               ]      1   0:04:42.6  (  75.9 % )     0:04:42.6 /  0:04:43.5    1.0
[05/28 14:13:25   1869s] [ ExtractRC              ]      2   0:00:08.8  (   2.4 % )     0:00:08.8 /  0:00:07.2    0.8
[05/28 14:13:25   1869s] [ UpdateTimingGraph      ]     14   0:00:18.7  (   5.0 % )     0:00:26.1 /  0:00:18.2    0.7
[05/28 14:13:25   1869s] [ FullDelayCalc          ]      8   0:00:03.6  (   1.0 % )     0:00:03.6 /  0:00:03.5    1.0
[05/28 14:13:25   1869s] [ TimingUpdate           ]     26   0:00:01.3  (   0.3 % )     0:00:01.3 /  0:00:01.0    0.8
[05/28 14:13:25   1869s] [ TimingReport           ]      9   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.4    1.1
[05/28 14:13:25   1869s] [ GenerateReports        ]      2   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 14:13:25   1869s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:13:25   1869s] [ MISC                   ]          0:00:01.8  (   0.5 % )     0:00:01.8 /  0:00:01.8    1.0
[05/28 14:13:25   1869s] ---------------------------------------------------------------------------------------------
[05/28 14:13:25   1869s]  optDesign #5 TOTAL                 0:06:12.3  ( 100.0 % )     0:06:12.3 /  0:05:59.9    1.0
[05/28 14:13:25   1869s] ---------------------------------------------------------------------------------------------
[05/28 14:13:25   1869s] 
[05/28 14:13:40   1871s] <CMD> timeDesign -postRoute -hold
[05/28 14:13:40   1872s] *** timeDesign #5 [begin] () : totSession cpu/real = 0:31:13.0/0:45:47.2 (0.7), mem = 3937.1M
[05/28 14:13:40   1872s]  Reset EOS DB
[05/28 14:13:40   1872s] Ignoring AAE DB Resetting ...
[05/28 14:13:40   1872s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_M5wyCF.rcdb.d/TOP.rcdb.d': 3640 access done (mem: 3937.102M)
[05/28 14:13:40   1872s] tQuantus: Use design signature to decide re-extraction is ON
[05/28 14:13:40   1872s] #Start Design Signature (0)
[05/28 14:13:40   1872s] #Finish Inst Signature in MT(33378446)
[05/28 14:13:40   1872s] #Finish Net Signature in MT(84321537)
[05/28 14:13:40   1872s] #Finish SNet Signature in MT (104034525)
[05/28 14:13:40   1872s] #Run time and memory report for RC extraction:
[05/28 14:13:40   1872s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 14:13:40   1872s] #Run Statistics for snet signature:
[05/28 14:13:40   1872s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:40   1872s] #   Increased memory =     0.00 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:40   1872s] #Run Statistics for Net Final Signature:
[05/28 14:13:40   1872s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:40   1872s] #   Increased memory =     0.00 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:40   1872s] #Run Statistics for Net launch:
[05/28 14:13:40   1872s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:40   1872s] #   Increased memory =     0.00 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:40   1872s] #Run Statistics for Net init_dbsNet_slist:
[05/28 14:13:40   1872s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:40   1872s] #   Increased memory =     0.00 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:40   1872s] #Run Statistics for net signature:
[05/28 14:13:40   1872s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:40   1872s] #   Increased memory =     0.00 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:40   1872s] #Run Statistics for inst signature:
[05/28 14:13:40   1872s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:13:40   1872s] #   Increased memory =  -106.89 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
[05/28 14:13:40   1872s] tQuantus: Original signature = 104034525, new signature = 104034525
[05/28 14:13:40   1872s] tQuantus: Design is clean by design signature
[05/28 14:13:40   1872s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_M5wyCF.rcdb.d/TOP.rcdb.d' for reading (mem: 3862.102M)
[05/28 14:13:40   1872s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_M5wyCF.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3862.102M)
[05/28 14:13:40   1872s] The design is extracted. Skipping TQuantus.
[05/28 14:13:40   1872s] Effort level <high> specified for reg2reg path_group
[05/28 14:13:40   1872s] Cell TOP LLGs are deleted
[05/28 14:13:40   1872s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:40   1872s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:40   1872s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3840.9M, EPOCH TIME: 1748456020.992206
[05/28 14:13:40   1872s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:40   1872s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:40   1872s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3840.9M, EPOCH TIME: 1748456020.994360
[05/28 14:13:40   1872s] Max number of tech site patterns supported in site array is 256.
[05/28 14:13:40   1872s] Core basic site is GF22_DST
[05/28 14:13:41   1872s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 14:13:41   1872s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 14:13:41   1872s] Fast DP-INIT is on for default
[05/28 14:13:41   1872s] Atter site array init, number of instance map data is 0.
[05/28 14:13:41   1872s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.310, REAL:0.299, MEM:3840.9M, EPOCH TIME: 1748456021.293104
[05/28 14:13:41   1872s] 
[05/28 14:13:41   1872s] 
[05/28 14:13:41   1872s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:13:41   1872s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.310, REAL:0.302, MEM:3840.9M, EPOCH TIME: 1748456021.294317
[05/28 14:13:41   1872s] Cell TOP LLGs are deleted
[05/28 14:13:41   1872s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:41   1872s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:13:41   1872s] OPTC: user 20.0
[05/28 14:13:41   1872s] Starting delay calculation for Hold views
[05/28 14:13:41   1873s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 14:13:41   1873s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 14:13:41   1873s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 14:13:45   1874s] #################################################################################
[05/28 14:13:45   1874s] # Design Stage: PostRoute
[05/28 14:13:45   1874s] # Design Name: TOP
[05/28 14:13:45   1874s] # Design Mode: 22nm
[05/28 14:13:45   1874s] # Analysis Mode: MMMC OCV 
[05/28 14:13:45   1874s] # Parasitics Mode: SPEF/RCDB 
[05/28 14:13:45   1874s] # Signoff Settings: SI On 
[05/28 14:13:45   1874s] #################################################################################
[05/28 14:13:45   1874s] AAE_INFO: 1 threads acquired from CTE.
[05/28 14:13:45   1874s] Setting infinite Tws ...
[05/28 14:13:45   1874s] First Iteration Infinite Tw... 
[05/28 14:13:45   1874s] Calculate late delays in OCV mode...
[05/28 14:13:45   1874s] Calculate early delays in OCV mode...
[05/28 14:13:45   1874s] Topological Sorting (REAL = 0:00:00.0, MEM = 3850.5M, InitMEM = 3850.5M)
[05/28 14:13:45   1874s] Start delay calculation (fullDC) (1 T). (MEM=3285.88)
[05/28 14:13:45   1874s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 14:13:45   1874s] End AAE Lib Interpolated Model. (MEM=3850.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:13:45   1874s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_M5wyCF.rcdb.d/TOP.rcdb.d' for reading (mem: 3850.523M)
[05/28 14:13:45   1874s] Reading RCDB with compressed RC data.
[05/28 14:13:45   1874s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3866.5M)
[05/28 14:13:45   1875s] Total number of fetched objects 1821
[05/28 14:13:45   1875s] AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
[05/28 14:13:45   1875s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:13:45   1875s] End delay calculation. (MEM=3299.76 CPU=0:00:00.5 REAL=0:00:00.0)
[05/28 14:13:45   1875s] End delay calculation (fullDC). (MEM=3299.76 CPU=0:00:00.7 REAL=0:00:00.0)
[05/28 14:13:45   1875s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 14:13:45   1875s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3872.7M) ***
[05/28 14:13:46   1875s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3880.7M)
[05/28 14:13:46   1875s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 14:13:46   1875s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3880.7M)
[05/28 14:13:46   1875s] Starting SI iteration 2
[05/28 14:13:46   1875s] Calculate late delays in OCV mode...
[05/28 14:13:46   1875s] Calculate early delays in OCV mode...
[05/28 14:13:46   1875s] Start delay calculation (fullDC) (1 T). (MEM=3259.31)
[05/28 14:13:46   1875s] End AAE Lib Interpolated Model. (MEM=3798.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:13:46   1875s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3800.8M)
[05/28 14:13:46   1875s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 14:13:46   1875s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
[05/28 14:13:46   1875s] Total number of fetched objects 1821
[05/28 14:13:46   1875s] AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
[05/28 14:13:46   1875s] End delay calculation. (MEM=3259.88 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:13:46   1875s] End delay calculation (fullDC). (MEM=3259.88 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:13:46   1875s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3855.5M) ***
[05/28 14:13:46   1876s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:05.0 totSessionCpu=0:31:17 mem=3863.5M)
[05/28 14:13:46   1876s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.922  | -0.785  | -0.137  |
|    Violating Paths:|   70    |   65    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------

[05/28 14:13:46   1876s] Reported timing to dir ./timingReports
[05/28 14:13:46   1876s] Total CPU time: 4.39 sec
[05/28 14:13:46   1876s] Total Real time: 6.0 sec
[05/28 14:13:46   1876s] Total Memory Usage: 3769.738281 Mbytes
[05/28 14:13:46   1876s] Reset AAE Options
[05/28 14:13:46   1876s] *** timeDesign #5 [finish] () : cpu/real = 0:00:04.4/0:00:06.5 (0.7), totSession cpu/real = 0:31:17.4/0:45:53.6 (0.7), mem = 3769.7M
[05/28 14:13:46   1876s] 
[05/28 14:13:46   1876s] =============================================================================================
[05/28 14:13:46   1876s]  Final TAT Report : timeDesign #5                                               23.10-p003_1
[05/28 14:13:46   1876s] =============================================================================================
[05/28 14:13:46   1876s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:13:46   1876s] ---------------------------------------------------------------------------------------------
[05/28 14:13:46   1876s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:13:46   1876s] [ OptSummaryReport       ]      1   0:00:00.4  (   5.6 % )     0:00:05.8 /  0:00:03.9    0.7
[05/28 14:13:46   1876s] [ ExtractRC              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.9
[05/28 14:13:46   1876s] [ UpdateTimingGraph      ]      1   0:00:04.3  (  67.0 % )     0:00:05.3 /  0:00:03.3    0.6
[05/28 14:13:46   1876s] [ FullDelayCalc          ]      2   0:00:00.9  (  13.5 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 14:13:46   1876s] [ TimingUpdate           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 14:13:46   1876s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 14:13:46   1876s] [ GenerateReports        ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 14:13:46   1876s] [ MISC                   ]          0:00:00.6  (   9.3 % )     0:00:00.6 /  0:00:00.5    0.8
[05/28 14:13:46   1876s] ---------------------------------------------------------------------------------------------
[05/28 14:13:46   1876s]  timeDesign #5 TOTAL                0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:04.4    0.7
[05/28 14:13:46   1876s] ---------------------------------------------------------------------------------------------
[05/28 14:13:46   1876s] 
[05/28 14:13:57   1878s] <CMD> ecoRoute -fix_drc
[05/28 14:13:57   1878s] ### Time Record (ecoRoute) is installed.
[05/28 14:13:57   1878s] **INFO: User settings:
[05/28 14:13:57   1878s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/28 14:13:57   1878s] setNanoRouteMode -route_detail_end_iteration                                              20
[05/28 14:13:57   1878s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/28 14:13:57   1878s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/28 14:13:57   1878s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[05/28 14:13:57   1878s] setNanoRouteMode -drouteStartIteration                                                    0
[05/28 14:13:57   1878s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/28 14:13:57   1878s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/28 14:13:57   1878s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/28 14:13:57   1878s] setNanoRouteMode -extract_design_signature                                                104034525
[05/28 14:13:57   1878s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/28 14:13:57   1878s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/28 14:13:57   1878s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/28 14:13:57   1878s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/28 14:13:57   1878s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/28 14:13:57   1878s] setNanoRouteMode -route_si_effort                                                         high
[05/28 14:13:57   1878s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/28 14:13:57   1878s] setNanoRouteMode -route_with_si_driven                                                    true
[05/28 14:13:57   1878s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/28 14:13:57   1878s] setNanoRouteMode -route_with_timing_driven                                                true
[05/28 14:13:57   1878s] setNanoRouteMode -timingEngine                                                            .timing_file_74622.tif.gz
[05/28 14:13:57   1878s] setDesignMode -process                                                                    22
[05/28 14:13:57   1878s] 
[05/28 14:13:57   1878s] #% Begin detailRoute (date=05/28 14:13:57, mem=3208.9M)
[05/28 14:13:57   1878s] 
[05/28 14:13:57   1878s] detailRoute -fix_drc
[05/28 14:13:57   1878s] 
[05/28 14:13:57   1878s] #Start detailRoute on Wed May 28 14:13:57 2025
[05/28 14:13:57   1878s] #
[05/28 14:13:57   1878s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 14:13:57   1878s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/28 14:13:57   1878s] ### Time Record (detailRoute) is installed.
[05/28 14:13:57   1878s] ### Time Record (Pre Callback) is installed.
[05/28 14:13:57   1878s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_M5wyCF.rcdb.d/TOP.rcdb.d': 2066 access done (mem: 3785.738M)
[05/28 14:13:57   1878s] eee: RC Grid memory freed = 10692 (9 X 9 X 11 X 12b)
[05/28 14:13:57   1878s] ### Time Record (Pre Callback) is uninstalled.
[05/28 14:13:57   1878s] ### Time Record (DB Import) is installed.
[05/28 14:13:57   1878s] ### Time Record (Timing Data Generation) is installed.
[05/28 14:13:57   1878s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 14:13:58   1878s] eee: RC Grid memory allocated = 10692 (9 X 9 X 11 X 12b)
[05/28 14:13:58   1878s] eee: pegSigSF=1.070000
[05/28 14:13:58   1878s] Initializing multi-corner resistance tables ...
[05/28 14:13:58   1878s] eee: Grid unit RC data computation started
[05/28 14:13:58   1878s] eee: Grid unit RC data computation completed
[05/28 14:13:58   1878s] eee: l=1 avDens=0.008131 usedTrk=24.225185 availTrk=2979.310345 sigTrk=24.225185
[05/28 14:13:58   1878s] eee: l=2 avDens=0.071469 usedTrk=303.922779 availTrk=4252.500000 sigTrk=303.922779
[05/28 14:13:58   1878s] eee: l=3 avDens=0.108994 usedTrk=392.377594 availTrk=3600.000000 sigTrk=392.377594
[05/28 14:13:58   1878s] eee: l=4 avDens=0.150283 usedTrk=532.000739 availTrk=3540.000000 sigTrk=532.000739
[05/28 14:13:58   1878s] eee: l=5 avDens=0.188153 usedTrk=587.037032 availTrk=3120.000000 sigTrk=587.037032
[05/28 14:13:58   1878s] eee: l=6 avDens=0.248505 usedTrk=685.874069 availTrk=2760.000000 sigTrk=685.874069
[05/28 14:13:58   1878s] eee: l=7 avDens=0.090686 usedTrk=185.000000 availTrk=2040.000000 sigTrk=185.000000
[05/28 14:13:58   1878s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:13:58   1878s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:13:58   1878s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:13:58   1878s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/28 14:13:58   1878s] eee: LAM-FP: thresh=1 ; dimX=522.000000 ; dimY=512.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/28 14:13:58   1878s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.307579 uaWl=1.000000 uaWlH=0.725800 aWlH=0.000000 lMod=0 pMax=0.930600 pMod=77 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/28 14:13:58   1878s] eee: NetCapCache creation started. (Current Mem: 3793.742M) 
[05/28 14:13:58   1878s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3793.742M) 
[05/28 14:13:58   1878s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(41.760000, 40.960000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (8 X 8)
[05/28 14:13:58   1878s] eee: Metal Layers Info:
[05/28 14:13:58   1878s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 14:13:58   1878s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/28 14:13:58   1878s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 14:13:58   1878s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/28 14:13:58   1878s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/28 14:13:58   1878s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/28 14:13:58   1878s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/28 14:13:58   1878s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/28 14:13:58   1878s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/28 14:13:58   1878s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/28 14:13:58   1878s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/28 14:13:58   1878s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/28 14:13:58   1878s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/28 14:13:58   1878s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/28 14:13:58   1878s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/28 14:13:58   1878s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:13:58   1878s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 14:13:58   1878s] #To increase the message display limit, refer to the product command reference manual.
[05/28 14:13:58   1878s] ### Net info: total nets: 1823
[05/28 14:13:58   1878s] ### Net info: dirty nets: 0
[05/28 14:13:58   1878s] ### Net info: marked as disconnected nets: 0
[05/28 14:13:58   1878s] ### Net info: fully routed nets: 1821
[05/28 14:13:58   1878s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 14:13:58   1878s] ### Net info: unrouted nets: 0
[05/28 14:13:58   1878s] ### Net info: re-extraction nets: 0
[05/28 14:13:58   1878s] ### Net info: ignored nets: 0
[05/28 14:13:58   1878s] ### Net info: skip routing nets: 0
[05/28 14:13:58   1878s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:58   1879s] ### import design signature (241): route=963519597 fixed_route=507140807 flt_obj=0 vio=1528525676 swire=282492057 shield_wire=1 net_attr=2136842500 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2032994376 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:13:58   1879s] ### Time Record (DB Import) is uninstalled.
[05/28 14:13:58   1879s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/28 14:13:58   1879s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:58   1879s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/28 14:13:58   1879s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:58   1879s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:58   1879s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:58   1879s] ### Time Record (Data Preparation) is installed.
[05/28 14:13:58   1879s] #Start routing data preparation on Wed May 28 14:13:58 2025
[05/28 14:13:58   1879s] #
[05/28 14:13:58   1879s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:58   1879s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:58   1879s] ### Time Record (Cell Pin Access) is installed.
[05/28 14:13:58   1879s] #Initial pin access analysis.
[05/28 14:13:58   1879s] #Detail pin access analysis.
[05/28 14:13:58   1879s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 14:13:58   1879s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 14:13:58   1879s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 14:13:58   1879s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:13:58   1879s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:13:58   1879s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:13:58   1879s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:13:58   1879s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:13:58   1879s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 14:13:58   1879s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 14:13:58   1879s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 14:13:58   1879s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 14:13:58   1879s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 14:13:58   1879s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 14:13:58   1879s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 14:13:58   1879s] #pin_access_rlayer=3(C1)
[05/28 14:13:58   1879s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 14:13:58   1879s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 14:13:58   1879s] #enable_dpt_layer_shield=F
[05/28 14:13:58   1879s] #has_line_end_grid=F
[05/28 14:13:58   1879s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/28 14:13:58   1879s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3214.89 (MB), peak = 4404.32 (MB)
[05/28 14:13:58   1879s] #Regenerating Ggrids automatically.
[05/28 14:13:58   1879s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 14:13:58   1879s] #Using automatically generated G-grids.
[05/28 14:13:59   1880s] #Done routing data preparation.
[05/28 14:13:59   1880s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3219.46 (MB), peak = 4404.32 (MB)
[05/28 14:13:59   1880s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:13:59   1880s] ### Time Record (Detail Routing) is installed.
[05/28 14:13:59   1880s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:59   1880s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:59   1880s] ### Time Record (Data Preparation) is installed.
[05/28 14:13:59   1880s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:13:59   1880s] ### Time Record (Data Preparation) is uninstalled.
[05/28 14:13:59   1880s] #Start instance access analysis using 1 thread...
[05/28 14:13:59   1880s] #Set layer M1 to be advanced pin access layer.
[05/28 14:13:59   1880s] ### Time Record (Instance Pin Access) is installed.
[05/28 14:14:00   1880s] #890 out of 2090(42.58%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[05/28 14:14:00   1880s] #206 instance pins are hard to access
[05/28 14:14:00   1880s] #Instance access analysis statistics:
[05/28 14:14:00   1880s] #Cpu time = 00:00:00
[05/28 14:14:00   1880s] #Elapsed time = 00:00:00
[05/28 14:14:00   1880s] #Increased memory = 0.02 (MB)
[05/28 14:14:00   1880s] #Total memory = 3219.48 (MB)
[05/28 14:14:00   1880s] #Peak memory = 4404.32 (MB)
[05/28 14:14:00   1880s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 14:14:00   1880s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/28 14:14:00   1880s] #
[05/28 14:14:00   1880s] #Start Detail Routing..
[05/28 14:14:00   1880s] #start initial detail routing ...
[05/28 14:14:00   1880s] ### Design has 0 dirty nets, has valid drcs
[05/28 14:14:00   1880s] ### Gcell dirty-map stats: routing = 0.00%
[05/28 14:14:00   1880s] #   number of violations = 98
[05/28 14:14:00   1880s] #
[05/28 14:14:00   1880s] #  By Layer and Type:
[05/28 14:14:00   1880s] #
[05/28 14:14:00   1880s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:14:00   1880s] #  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
[05/28 14:14:00   1880s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:14:00   1881s] #  M1     |    11|    18|     17|      7|      6|  18|      1|     78|
[05/28 14:14:00   1881s] #  M2     |     0|     3|      1|      0|      0|   4|     12|     20|
[05/28 14:14:00   1881s] #  Totals |    11|    21|     18|      7|      6|  22|     13|     98|
[05/28 14:14:00   1881s] #---------+------+------+-------+-------+-------+----+-------+-------+
[05/28 14:14:00   1881s] #
[05/28 14:14:00   1881s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3220.54 (MB), peak = 4404.32 (MB)
[05/28 14:14:00   1881s] #start 1st fixing drc iteration ...
[05/28 14:14:07   1888s] ### Gcell dirty-map stats: routing = 20.65%
[05/28 14:14:07   1888s] #   number of violations = 87
[05/28 14:14:07   1888s] #
[05/28 14:14:07   1888s] #  By Layer and Type:
[05/28 14:14:07   1888s] #
[05/28 14:14:07   1888s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:14:07   1888s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:14:07   1888s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:14:07   1888s] #  M1     |      1|    12|    17|     16|      6|  17|      4|     73|
[05/28 14:14:07   1888s] #  M2     |      4|     0|     2|      1|      0|   3|      4|     14|
[05/28 14:14:07   1888s] #  Totals |      5|    12|    19|     17|      6|  20|      8|     87|
[05/28 14:14:07   1888s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:14:07   1888s] #
[05/28 14:14:07   1888s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3220.44 (MB), peak = 4404.32 (MB)
[05/28 14:14:07   1888s] #start 2nd fixing drc iteration ...
[05/28 14:14:15   1896s] ### Gcell dirty-map stats: routing = 30.00%
[05/28 14:14:15   1896s] #   number of violations = 84
[05/28 14:14:15   1896s] #
[05/28 14:14:15   1896s] #  By Layer and Type:
[05/28 14:14:15   1896s] #
[05/28 14:14:15   1896s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:14:15   1896s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:14:15   1896s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:14:15   1896s] #  M1     |      2|    12|    17|     16|      5|  15|      5|     72|
[05/28 14:14:15   1896s] #  M2     |      5|     0|     1|      1|      0|   0|      5|     12|
[05/28 14:14:15   1896s] #  Totals |      7|    12|    18|     17|      5|  15|     10|     84|
[05/28 14:14:15   1896s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:14:15   1896s] #
[05/28 14:14:15   1896s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3221.38 (MB), peak = 4404.32 (MB)
[05/28 14:14:15   1896s] #start 3rd fixing drc iteration ...
[05/28 14:14:26   1907s] ### Gcell dirty-map stats: routing = 38.82%
[05/28 14:14:26   1907s] #   number of violations = 81
[05/28 14:14:26   1907s] #
[05/28 14:14:26   1907s] #  By Layer and Type:
[05/28 14:14:26   1907s] #
[05/28 14:14:26   1907s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:14:26   1907s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:14:26   1907s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:14:26   1907s] #  M1     |      2|    12|    16|     15|      4|  14|      5|     68|
[05/28 14:14:26   1907s] #  M2     |      4|     1|     2|      1|      0|   0|      5|     13|
[05/28 14:14:26   1907s] #  Totals |      6|    13|    18|     16|      4|  14|     10|     81|
[05/28 14:14:26   1907s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:14:26   1907s] #
[05/28 14:14:26   1907s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3230.22 (MB), peak = 4404.32 (MB)
[05/28 14:14:26   1907s] #start 4th fixing drc iteration ...
[05/28 14:14:41   1922s] ### Gcell dirty-map stats: routing = 44.73%
[05/28 14:14:41   1922s] #   number of violations = 71
[05/28 14:14:41   1922s] #
[05/28 14:14:41   1922s] #  By Layer and Type:
[05/28 14:14:41   1922s] #
[05/28 14:14:41   1922s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 14:14:41   1922s] #  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
[05/28 14:14:41   1922s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 14:14:41   1922s] #  M1     |      3|    13|      2|    15|     14|  12|      4|     63|
[05/28 14:14:41   1922s] #  M2     |      3|     0|      1|     1|      1|   0|      2|      8|
[05/28 14:14:41   1922s] #  Totals |      6|    13|      3|    16|     15|  12|      6|     71|
[05/28 14:14:41   1922s] #---------+-------+------+-------+------+-------+----+-------+-------+
[05/28 14:14:41   1922s] #
[05/28 14:14:41   1922s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3231.24 (MB), peak = 4404.32 (MB)
[05/28 14:14:41   1922s] #start 5th fixing drc iteration ...
[05/28 14:15:01   1942s] ### Gcell dirty-map stats: routing = 52.58%
[05/28 14:15:01   1942s] #   number of violations = 69
[05/28 14:15:01   1942s] #
[05/28 14:15:01   1942s] #  By Layer and Type:
[05/28 14:15:01   1942s] #
[05/28 14:15:01   1942s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:01   1942s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
[05/28 14:15:01   1942s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:01   1942s] #  M1     |      3|    14|    15|     14|      3|  12|      4|     65|
[05/28 14:15:01   1942s] #  M2     |      2|     0|     0|      0|      0|   1|      1|      4|
[05/28 14:15:01   1942s] #  Totals |      5|    14|    15|     14|      3|  13|      5|     69|
[05/28 14:15:01   1942s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:01   1942s] #
[05/28 14:15:01   1942s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3231.81 (MB), peak = 4404.32 (MB)
[05/28 14:15:01   1942s] #start 6th fixing drc iteration ...
[05/28 14:15:26   1967s] ### Gcell dirty-map stats: routing = 66.67%
[05/28 14:15:26   1967s] #   number of violations = 62
[05/28 14:15:26   1967s] #
[05/28 14:15:26   1967s] #  By Layer and Type:
[05/28 14:15:26   1967s] #
[05/28 14:15:26   1967s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:26   1967s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:15:26   1967s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:26   1967s] #  M1     |      4|    15|    12|     12|      2|  10|      3|     58|
[05/28 14:15:26   1967s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:15:26   1967s] #  Totals |      5|    15|    13|     13|      2|  11|      3|     62|
[05/28 14:15:26   1967s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:26   1967s] #
[05/28 14:15:26   1967s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 3279.29 (MB), peak = 4404.32 (MB)
[05/28 14:15:26   1967s] #start 7th fixing drc iteration ...
[05/28 14:15:33   1974s] ### Gcell dirty-map stats: routing = 66.67%
[05/28 14:15:33   1974s] #   number of violations = 62
[05/28 14:15:33   1974s] #
[05/28 14:15:33   1974s] #  By Layer and Type:
[05/28 14:15:33   1974s] #
[05/28 14:15:33   1974s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:33   1974s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:15:33   1974s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:33   1974s] #  M1     |      3|    16|    12|     12|      2|  10|      3|     58|
[05/28 14:15:33   1974s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:15:33   1974s] #  Totals |      4|    16|    13|     13|      2|  11|      3|     62|
[05/28 14:15:33   1974s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:33   1974s] #
[05/28 14:15:33   1974s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3276.28 (MB), peak = 4404.32 (MB)
[05/28 14:15:33   1974s] #start 8th fixing drc iteration ...
[05/28 14:15:41   1982s] ### Gcell dirty-map stats: routing = 66.67%
[05/28 14:15:41   1982s] #   number of violations = 62
[05/28 14:15:41   1982s] #
[05/28 14:15:41   1982s] #  By Layer and Type:
[05/28 14:15:41   1982s] #
[05/28 14:15:41   1982s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:41   1982s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:15:41   1982s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:41   1982s] #  M1     |      3|    16|    12|     12|      2|  10|      3|     58|
[05/28 14:15:41   1982s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:15:41   1982s] #  Totals |      4|    16|    13|     13|      2|  11|      3|     62|
[05/28 14:15:41   1982s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:41   1982s] #
[05/28 14:15:41   1982s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3271.64 (MB), peak = 4404.32 (MB)
[05/28 14:15:41   1982s] #start 9th fixing drc iteration ...
[05/28 14:15:52   1993s] ### Gcell dirty-map stats: routing = 66.67%
[05/28 14:15:52   1993s] #   number of violations = 60
[05/28 14:15:52   1993s] #
[05/28 14:15:52   1993s] #  By Layer and Type:
[05/28 14:15:52   1993s] #
[05/28 14:15:52   1993s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:52   1993s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:15:52   1993s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:52   1993s] #  M1     |      4|    16|    11|     11|      2|   9|      3|     56|
[05/28 14:15:52   1993s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:15:52   1993s] #  Totals |      5|    16|    12|     12|      2|  10|      3|     60|
[05/28 14:15:52   1993s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:15:52   1993s] #
[05/28 14:15:52   1993s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3265.60 (MB), peak = 4404.32 (MB)
[05/28 14:15:52   1993s] #start 10th fixing drc iteration ...
[05/28 14:16:05   2006s] ### Gcell dirty-map stats: routing = 66.67%
[05/28 14:16:05   2006s] #   number of violations = 60
[05/28 14:16:05   2006s] #
[05/28 14:16:05   2006s] #  By Layer and Type:
[05/28 14:16:05   2006s] #
[05/28 14:16:05   2006s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:05   2006s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:16:05   2006s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:05   2006s] #  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
[05/28 14:16:05   2006s] #  M2     |      2|     0|     1|      1|      0|   1|      1|      6|
[05/28 14:16:05   2006s] #  Totals |      6|    17|    11|     11|      2|  10|      3|     60|
[05/28 14:16:05   2006s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:05   2006s] #
[05/28 14:16:05   2006s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3260.34 (MB), peak = 4404.32 (MB)
[05/28 14:16:05   2006s] #start 11th fixing drc iteration ...
[05/28 14:16:24   2025s] ### Gcell dirty-map stats: routing = 66.67%
[05/28 14:16:24   2025s] #   number of violations = 60
[05/28 14:16:24   2025s] #
[05/28 14:16:24   2025s] #  By Layer and Type:
[05/28 14:16:24   2025s] #
[05/28 14:16:24   2025s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:24   2025s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:16:24   2025s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:24   2025s] #  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
[05/28 14:16:24   2025s] #  M2     |      2|     0|     1|      1|      0|   1|      1|      6|
[05/28 14:16:24   2025s] #  Totals |      6|    17|    11|     11|      2|  10|      3|     60|
[05/28 14:16:24   2025s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:24   2025s] #
[05/28 14:16:24   2025s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3258.78 (MB), peak = 4404.32 (MB)
[05/28 14:16:24   2025s] #start 12th fixing drc iteration ...
[05/28 14:16:48   2049s] ### Gcell dirty-map stats: routing = 66.67%
[05/28 14:16:48   2049s] #   number of violations = 60
[05/28 14:16:48   2049s] #
[05/28 14:16:48   2049s] #  By Layer and Type:
[05/28 14:16:48   2049s] #
[05/28 14:16:48   2049s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:48   2049s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:16:48   2049s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:48   2049s] #  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
[05/28 14:16:48   2049s] #  M2     |      2|     0|     1|      1|      0|   1|      1|      6|
[05/28 14:16:48   2049s] #  Totals |      6|    17|    11|     11|      2|  10|      3|     60|
[05/28 14:16:48   2049s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:48   2049s] #
[05/28 14:16:48   2049s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3280.55 (MB), peak = 4404.32 (MB)
[05/28 14:16:48   2049s] #start 13th fixing drc iteration ...
[05/28 14:16:54   2055s] ### Gcell dirty-map stats: routing = 66.67%
[05/28 14:16:54   2055s] #   number of violations = 58
[05/28 14:16:54   2055s] #
[05/28 14:16:54   2055s] #  By Layer and Type:
[05/28 14:16:54   2055s] #
[05/28 14:16:54   2055s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:54   2055s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:16:54   2055s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:54   2055s] #  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
[05/28 14:16:54   2055s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:16:54   2055s] #  Totals |      5|    17|    11|     11|      2|  10|      2|     58|
[05/28 14:16:54   2055s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:16:54   2055s] #
[05/28 14:16:54   2055s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3279.98 (MB), peak = 4404.32 (MB)
[05/28 14:16:54   2055s] #start 14th fixing drc iteration ...
[05/28 14:17:02   2063s] ### Gcell dirty-map stats: routing = 66.67%
[05/28 14:17:02   2063s] #   number of violations = 58
[05/28 14:17:02   2063s] #
[05/28 14:17:02   2063s] #  By Layer and Type:
[05/28 14:17:02   2063s] #
[05/28 14:17:02   2063s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:02   2063s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:17:02   2063s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:02   2063s] #  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
[05/28 14:17:02   2063s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:17:02   2063s] #  Totals |      5|    17|    11|     11|      2|  10|      2|     58|
[05/28 14:17:02   2063s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:02   2063s] #
[05/28 14:17:02   2063s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3275.66 (MB), peak = 4404.32 (MB)
[05/28 14:17:02   2063s] #start 15th fixing drc iteration ...
[05/28 14:17:12   2073s] ### Gcell dirty-map stats: routing = 66.67%
[05/28 14:17:12   2073s] #   number of violations = 58
[05/28 14:17:12   2073s] #
[05/28 14:17:12   2073s] #  By Layer and Type:
[05/28 14:17:12   2073s] #
[05/28 14:17:12   2073s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:12   2073s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:17:12   2073s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:12   2073s] #  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
[05/28 14:17:12   2073s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:17:12   2073s] #  Totals |      5|    17|    11|     11|      2|  10|      2|     58|
[05/28 14:17:12   2073s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:12   2073s] #
[05/28 14:17:12   2073s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3267.30 (MB), peak = 4404.32 (MB)
[05/28 14:17:12   2073s] #start 16th fixing drc iteration ...
[05/28 14:17:29   2091s] ### Gcell dirty-map stats: routing = 66.88%
[05/28 14:17:29   2091s] #   number of violations = 57
[05/28 14:17:29   2091s] #
[05/28 14:17:29   2091s] #  By Layer and Type:
[05/28 14:17:29   2091s] #
[05/28 14:17:29   2091s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:29   2091s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:17:29   2091s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:29   2091s] #  M1     |      4|    18|     9|      9|      2|   9|      2|     53|
[05/28 14:17:29   2091s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:17:29   2091s] #  Totals |      5|    18|    10|     10|      2|  10|      2|     57|
[05/28 14:17:29   2091s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:29   2091s] #
[05/28 14:17:29   2091s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3264.11 (MB), peak = 4404.32 (MB)
[05/28 14:17:29   2091s] #start 17th fixing drc iteration ...
[05/28 14:17:53   2114s] ### Gcell dirty-map stats: routing = 66.88%
[05/28 14:17:53   2114s] #   number of violations = 57
[05/28 14:17:53   2114s] #
[05/28 14:17:53   2114s] #  By Layer and Type:
[05/28 14:17:53   2114s] #
[05/28 14:17:53   2114s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:53   2114s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:17:53   2114s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:53   2114s] #  M1     |      4|    18|     9|      9|      2|   9|      2|     53|
[05/28 14:17:53   2114s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:17:53   2114s] #  Totals |      5|    18|    10|     10|      2|  10|      2|     57|
[05/28 14:17:53   2114s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:17:53   2114s] #
[05/28 14:17:53   2115s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3263.36 (MB), peak = 4404.32 (MB)
[05/28 14:17:53   2115s] #start 18th fixing drc iteration ...
[05/28 14:18:17   2138s] ### Gcell dirty-map stats: routing = 66.88%
[05/28 14:18:17   2138s] #   number of violations = 57
[05/28 14:18:17   2138s] #
[05/28 14:18:17   2138s] #  By Layer and Type:
[05/28 14:18:17   2138s] #
[05/28 14:18:17   2138s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:18:17   2138s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:18:17   2138s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:18:17   2138s] #  M1     |      4|    18|     9|      9|      2|   9|      2|     53|
[05/28 14:18:17   2138s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:18:17   2138s] #  Totals |      5|    18|    10|     10|      2|  10|      2|     57|
[05/28 14:18:17   2138s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:18:17   2138s] #
[05/28 14:18:17   2138s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3282.83 (MB), peak = 4404.32 (MB)
[05/28 14:18:17   2138s] #start 19th fixing drc iteration ...
[05/28 14:18:23   2145s] ### Gcell dirty-map stats: routing = 66.88%
[05/28 14:18:23   2145s] #   number of violations = 57
[05/28 14:18:23   2145s] #
[05/28 14:18:23   2145s] #  By Layer and Type:
[05/28 14:18:23   2145s] #
[05/28 14:18:23   2145s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:18:23   2145s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:18:23   2145s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:18:23   2145s] #  M1     |      4|    18|     9|      9|      2|   9|      2|     53|
[05/28 14:18:23   2145s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:18:23   2145s] #  Totals |      5|    18|    10|     10|      2|  10|      2|     57|
[05/28 14:18:23   2145s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:18:23   2145s] #
[05/28 14:18:23   2145s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3281.72 (MB), peak = 4404.32 (MB)
[05/28 14:18:23   2145s] #start 20th fixing drc iteration ...
[05/28 14:18:31   2152s] ### Gcell dirty-map stats: routing = 66.88%
[05/28 14:18:31   2152s] #   number of violations = 57
[05/28 14:18:31   2152s] #
[05/28 14:18:31   2152s] #  By Layer and Type:
[05/28 14:18:31   2152s] #
[05/28 14:18:31   2152s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:18:31   2152s] #  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
[05/28 14:18:31   2152s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:18:31   2152s] #  M1     |      3|    19|     9|      9|      2|   9|      2|     53|
[05/28 14:18:31   2152s] #  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
[05/28 14:18:31   2152s] #  Totals |      4|    19|    10|     10|      2|  10|      2|     57|
[05/28 14:18:31   2152s] #---------+-------+------+------+-------+-------+----+-------+-------+
[05/28 14:18:31   2152s] #
[05/28 14:18:31   2152s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3278.13 (MB), peak = 4404.32 (MB)
[05/28 14:18:31   2152s] #Complete Detail Routing.
[05/28 14:18:31   2152s] #Total wire length = 14291 um.
[05/28 14:18:31   2152s] #Total half perimeter of net bounding box = 12558 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER M1 = 55 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER M2 = 1527 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER C1 = 2072 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER C2 = 2787 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER C3 = 3153 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER C4 = 3700 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER C5 = 998 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER JA = 0 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER QA = 0 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER QB = 0 um.
[05/28 14:18:31   2152s] #Total wire length on LAYER LB = 0 um.
[05/28 14:18:31   2152s] #Total number of vias = 17660
[05/28 14:18:31   2152s] #Total number of multi-cut vias = 4024 ( 22.8%)
[05/28 14:18:31   2152s] #Total number of single cut vias = 13636 ( 77.2%)
[05/28 14:18:31   2152s] #Up-Via Summary (total 17660):
[05/28 14:18:31   2152s] #                   single-cut          multi-cut      Total
[05/28 14:18:31   2152s] #-----------------------------------------------------------
[05/28 14:18:31   2152s] # M1              2007 ( 91.4%)       189 (  8.6%)       2196
[05/28 14:18:31   2152s] # M2              4335 ( 78.9%)      1160 ( 21.1%)       5495
[05/28 14:18:31   2152s] # C1              3830 ( 77.1%)      1140 ( 22.9%)       4970
[05/28 14:18:31   2152s] # C2              2378 ( 72.4%)       907 ( 27.6%)       3285
[05/28 14:18:31   2152s] # C3               875 ( 65.0%)       472 ( 35.0%)       1347
[05/28 14:18:31   2152s] # C4               211 ( 57.5%)       156 ( 42.5%)        367
[05/28 14:18:31   2152s] #-----------------------------------------------------------
[05/28 14:18:31   2152s] #                13636 ( 77.2%)      4024 ( 22.8%)      17660 
[05/28 14:18:31   2152s] #
[05/28 14:18:31   2152s] #Total number of DRC violations = 57
[05/28 14:18:31   2152s] ### Time Record (Detail Routing) is uninstalled.
[05/28 14:18:31   2152s] #Cpu time = 00:04:34
[05/28 14:18:31   2152s] #Elapsed time = 00:04:33
[05/28 14:18:31   2152s] #Increased memory = 66.57 (MB)
[05/28 14:18:31   2152s] #Total memory = 3277.54 (MB)
[05/28 14:18:31   2152s] #Peak memory = 4404.32 (MB)
[05/28 14:18:31   2152s] ### detail_route design signature (286): route=1286009096 flt_obj=0 vio=999045895 shield_wire=1
[05/28 14:18:31   2152s] ### Time Record (DB Export) is installed.
[05/28 14:18:31   2153s] ### export design design signature (287): route=1286009096 fixed_route=507140807 flt_obj=0 vio=999045895 swire=282492057 shield_wire=1 net_attr=1839615396 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2032994376 pin_access=207432784 inst_pattern=543460261 inst_orient=270284818 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:18:31   2153s] ### Time Record (DB Export) is uninstalled.
[05/28 14:18:31   2153s] ### Time Record (Post Callback) is installed.
[05/28 14:18:31   2153s] ### Time Record (Post Callback) is uninstalled.
[05/28 14:18:31   2153s] #
[05/28 14:18:31   2153s] #detailRoute statistics:
[05/28 14:18:31   2153s] #Cpu time = 00:04:34
[05/28 14:18:31   2153s] #Elapsed time = 00:04:34
[05/28 14:18:31   2153s] #Increased memory = 58.41 (MB)
[05/28 14:18:31   2153s] #Total memory = 3267.27 (MB)
[05/28 14:18:31   2153s] #Peak memory = 4404.32 (MB)
[05/28 14:18:31   2153s] #Number of warnings = 34
[05/28 14:18:31   2153s] #Total number of warnings = 315
[05/28 14:18:31   2153s] #Number of fails = 0
[05/28 14:18:31   2153s] #Total number of fails = 0
[05/28 14:18:31   2153s] #Complete detailRoute on Wed May 28 14:18:31 2025
[05/28 14:18:31   2153s] #
[05/28 14:18:31   2153s] ### import design signature (288): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 14:18:31   2153s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:31   2153s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:31   2153s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:31   2153s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:31   2153s] ### Time Record (detailRoute) is uninstalled.
[05/28 14:18:31   2153s] #% End detailRoute (date=05/28 14:18:31, total cpu=0:04:35, real=0:04:34, peak res=3641.6M, current mem=3256.0M)
[05/28 14:18:31   2153s] ### Time Record (ecoRoute) is uninstalled.
[05/28 14:18:31   2153s] #
[05/28 14:18:31   2153s] #  Scalability Statistics
[05/28 14:18:31   2153s] #
[05/28 14:18:31   2153s] #-------------------------+---------+-------------+------------+
[05/28 14:18:31   2153s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/28 14:18:31   2153s] #-------------------------+---------+-------------+------------+
[05/28 14:18:31   2153s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/28 14:18:31   2153s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/28 14:18:31   2153s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/28 14:18:31   2153s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/28 14:18:31   2153s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/28 14:18:31   2153s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/28 14:18:31   2153s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/28 14:18:31   2153s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[05/28 14:18:31   2153s] #  Detail Routing         | 00:04:32|     00:04:31|         1.0|
[05/28 14:18:31   2153s] #  Entire Command         | 00:04:35|     00:04:34|         1.0|
[05/28 14:18:31   2153s] #-------------------------+---------+-------------+------------+
[05/28 14:18:31   2153s] #
[05/28 14:18:46   2156s] <CMD> timeDesign -postRoute -hold
[05/28 14:18:46   2156s] *** timeDesign #6 [begin] () : totSession cpu/real = 0:35:57.3/0:50:53.6 (0.7), mem = 3810.1M
[05/28 14:18:46   2156s]  Reset EOS DB
[05/28 14:18:46   2156s] Ignoring AAE DB Resetting ...
[05/28 14:18:46   2156s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/28 14:18:46   2156s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/28 14:18:46   2156s] #To increase the message display limit, refer to the product command reference manual.
[05/28 14:18:46   2156s] ### Net info: total nets: 1823
[05/28 14:18:46   2156s] ### Net info: dirty nets: 0
[05/28 14:18:46   2156s] ### Net info: marked as disconnected nets: 0
[05/28 14:18:47   2156s] ### Net info: fully routed nets: 1821
[05/28 14:18:47   2156s] ### Net info: trivial (< 2 pins) nets: 2
[05/28 14:18:47   2156s] ### Net info: unrouted nets: 0
[05/28 14:18:47   2156s] ### Net info: re-extraction nets: 0
[05/28 14:18:47   2156s] ### Net info: ignored nets: 0
[05/28 14:18:47   2156s] ### Net info: skip routing nets: 0
[05/28 14:18:47   2156s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:47   2156s] ### import design signature (289): route=1406131009 fixed_route=1406131009 flt_obj=0 vio=229992805 swire=282492057 shield_wire=1 net_attr=2136842500 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2032994376 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:18:47   2156s] #Extract in post route mode
[05/28 14:18:47   2156s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/28 14:18:47   2156s] #Fast data preparation for tQuantus.
[05/28 14:18:47   2156s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:47   2156s] #Start routing data preparation on Wed May 28 14:18:47 2025
[05/28 14:18:47   2156s] #
[05/28 14:18:47   2156s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:47   2156s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:47   2156s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/28 14:18:47   2156s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/28 14:18:47   2156s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:18:47   2156s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:18:47   2156s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:18:47   2156s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:18:47   2156s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/28 14:18:47   2156s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/28 14:18:47   2156s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 14:18:47   2156s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/28 14:18:47   2156s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/28 14:18:47   2156s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/28 14:18:47   2156s] #Regenerating Ggrids automatically.
[05/28 14:18:47   2156s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 14:18:47   2156s] #Using automatically generated G-grids.
[05/28 14:18:47   2156s] #Done routing data preparation.
[05/28 14:18:47   2156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3257.21 (MB), peak = 4404.32 (MB)
[05/28 14:18:47   2156s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:47   2156s] #Start routing data preparation on Wed May 28 14:18:47 2025
[05/28 14:18:47   2156s] #
[05/28 14:18:47   2156s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:47   2156s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:47   2156s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/28 14:18:47   2156s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/28 14:18:47   2156s] #pin_access_rlayer=3(C1)
[05/28 14:18:47   2156s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/28 14:18:47   2156s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/28 14:18:47   2156s] #enable_dpt_layer_shield=F
[05/28 14:18:47   2156s] #has_line_end_grid=F
[05/28 14:18:47   2156s] #Regenerating Ggrids automatically.
[05/28 14:18:47   2156s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/28 14:18:47   2156s] #Using automatically generated G-grids.
[05/28 14:18:48   2158s] #Done routing data preparation.
[05/28 14:18:48   2158s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3265.54 (MB), peak = 4404.32 (MB)
[05/28 14:18:48   2158s] #
[05/28 14:18:48   2158s] #Start tQuantus RC extraction...
[05/28 14:18:48   2158s] #Start building rc corner(s)...
[05/28 14:18:48   2158s] #Number of RC Corner = 2
[05/28 14:18:48   2158s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/28 14:18:48   2158s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/28 14:18:49   2158s] #(i=11, n=11 2000)
[05/28 14:18:49   2158s] #M1 -> M1 (1)
[05/28 14:18:49   2158s] #M2 -> M2 (2)
[05/28 14:18:49   2158s] #C1 -> C1 (3)
[05/28 14:18:49   2158s] #C2 -> C2 (4)
[05/28 14:18:49   2158s] #C3 -> C3 (5)
[05/28 14:18:49   2158s] #C4 -> C4 (6)
[05/28 14:18:49   2158s] #C5 -> C5 (7)
[05/28 14:18:49   2158s] #JA -> JA (8)
[05/28 14:18:49   2158s] #QA -> QA (9)
[05/28 14:18:49   2158s] #QB -> QB (10)
[05/28 14:18:49   2158s] #LB -> LB (11)
[05/28 14:18:50   2158s] #SADV-On
[05/28 14:18:50   2158s] # Corner(s) : 
[05/28 14:18:50   2158s] #rc_fast [25.00] 
[05/28 14:18:50   2158s] #rc_slow [25.00]
[05/28 14:18:52   2160s] # Corner id: 0
[05/28 14:18:52   2160s] # Layout Scale: 1.000000
[05/28 14:18:52   2160s] # Has Metal Fill model: yes
[05/28 14:18:52   2160s] # Temperature was set
[05/28 14:18:52   2160s] # Temperature : 25.000000
[05/28 14:18:52   2160s] # Ref. Temp   : 25.000000
[05/28 14:18:52   2160s] # Corner id: 1
[05/28 14:18:52   2160s] # Layout Scale: 1.000000
[05/28 14:18:52   2160s] # Has Metal Fill model: yes
[05/28 14:18:52   2160s] # Temperature was set
[05/28 14:18:52   2160s] # Temperature : 25.000000
[05/28 14:18:52   2160s] # Ref. Temp   : 25.000000
[05/28 14:18:52   2160s] #total pattern=286 [22, 2124]
[05/28 14:18:52   2160s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/28 14:18:52   2160s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/28 14:18:52   2160s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/28 14:18:52   2160s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/28 14:18:52   2160s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/28 14:18:52   2160s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/28 14:18:52   2160s] #number model r/c [2,2] [22,2124] read
[05/28 14:18:52   2161s] #0 rcmodel(s) requires rebuild
[05/28 14:18:52   2161s] #Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3275.89 (MB), peak = 4404.32 (MB)
[05/28 14:18:52   2161s] #Finish check_net_pin_list step Enter extract
[05/28 14:18:52   2161s] #Start init net ripin tree building
[05/28 14:18:52   2161s] #Finish init net ripin tree building
[05/28 14:18:52   2161s] #Cpu time = 00:00:00
[05/28 14:18:52   2161s] #Elapsed time = 00:00:00
[05/28 14:18:52   2161s] #Increased memory = 0.00 (MB)
[05/28 14:18:52   2161s] #Total memory = 3275.89 (MB)
[05/28 14:18:52   2161s] #Peak memory = 4404.32 (MB)
[05/28 14:18:52   2161s] #begin processing metal fill model file
[05/28 14:18:52   2161s] #end processing metal fill model file
[05/28 14:18:52   2161s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:52   2161s] #Length limit = 200 pitches
[05/28 14:18:52   2161s] #opt mode = 2
[05/28 14:18:52   2161s] #Finish check_net_pin_list step Fix net pin list
[05/28 14:18:52   2161s] #Start generate extraction boxes.
[05/28 14:18:52   2161s] #
[05/28 14:18:52   2161s] #Extract using 30 x 30 Hboxes
[05/28 14:18:52   2161s] #3x2 initial hboxes
[05/28 14:18:52   2161s] #Use area based hbox pruning.
[05/28 14:18:52   2161s] #0/0 hboxes pruned.
[05/28 14:18:52   2161s] #Complete generating extraction boxes.
[05/28 14:18:52   2161s] #Start step Extraction
[05/28 14:18:52   2161s] #Extract 2 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[05/28 14:18:52   2161s] #Process 0 special clock nets for rc extraction
[05/28 14:18:52   2161s] #Total 1821 nets were built. 25 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/28 14:18:54   2162s] #Run Statistics for Extraction:
[05/28 14:18:54   2162s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[05/28 14:18:54   2162s] #   Increased memory =    12.86 (MB), total memory =  3288.76 (MB), peak memory =  4404.32 (MB)
[05/28 14:18:54   2162s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d
[05/28 14:18:54   2162s] #Finish registering nets and terms for rcdb.
[05/28 14:18:54   2162s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3280.43 (MB), peak = 4404.32 (MB)
[05/28 14:18:54   2162s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:54   2162s] #RC Statistics: 8198 Res, 4387 Ground Cap, 89 XCap (Edge to Edge)
[05/28 14:18:54   2162s] #RC V/H edge ratio: 0.33, Avg V/H Edge Length: 2229.53 (3294), Avg L-Edge Length: 3246.33 (4565)
[05/28 14:18:54   2162s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d.
[05/28 14:18:54   2162s] #Start writing RC data.
[05/28 14:18:54   2162s] #Finish writing RC data
[05/28 14:18:54   2162s] #Finish writing rcdb with 10024 nodes, 8203 edges, and 210 xcaps
[05/28 14:18:54   2162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3277.00 (MB), peak = 4404.32 (MB)
[05/28 14:18:54   2162s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d' ...
[05/28 14:18:54   2162s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d' for reading (mem: 3855.730M)
[05/28 14:18:54   2162s] Reading RCDB with compressed RC data.
[05/28 14:18:54   2162s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d' for content verification (mem: 3855.730M)
[05/28 14:18:54   2162s] Reading RCDB with compressed RC data.
[05/28 14:18:54   2162s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d': 0 access done (mem: 3855.730M)
[05/28 14:18:54   2162s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d': 0 access done (mem: 3855.730M)
[05/28 14:18:54   2162s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3855.730M)
[05/28 14:18:54   2162s] Following multi-corner parasitics specified:
[05/28 14:18:54   2162s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d (rcdb)
[05/28 14:18:54   2162s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d' for reading (mem: 3855.730M)
[05/28 14:18:54   2162s] Reading RCDB with compressed RC data.
[05/28 14:18:54   2162s] 		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d specified
[05/28 14:18:54   2162s] Cell TOP, hinst 
[05/28 14:18:54   2162s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d) for hinst (top) of cell (TOP);
[05/28 14:18:54   2162s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d': 0 access done (mem: 3855.730M)
[05/28 14:18:54   2162s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3855.730M)
[05/28 14:18:54   2162s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_UdQata.rcdb.d/TOP.rcdb.d' for reading (mem: 3855.730M)
[05/28 14:18:54   2162s] Reading RCDB with compressed RC data.
[05/28 14:18:55   2163s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_UdQata.rcdb.d/TOP.rcdb.d': 0 access done (mem: 3855.730M)
[05/28 14:18:55   2163s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=3855.730M)
[05/28 14:18:55   2163s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3855.730M)
[05/28 14:18:55   2163s] #
[05/28 14:18:55   2163s] #Restore RCDB.
[05/28 14:18:55   2163s] #
[05/28 14:18:55   2163s] #Complete tQuantus RC extraction.
[05/28 14:18:55   2163s] #Cpu time = 00:00:05
[05/28 14:18:55   2163s] #Elapsed time = 00:00:07
[05/28 14:18:55   2163s] #Increased memory = 11.43 (MB)
[05/28 14:18:55   2163s] #Total memory = 3276.97 (MB)
[05/28 14:18:55   2163s] #Peak memory = 4404.32 (MB)
[05/28 14:18:55   2163s] #
[05/28 14:18:55   2163s] #25 inserted nodes are removed
[05/28 14:18:55   2163s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/28 14:18:55   2163s] ### export design design signature (291): route=1508510571 fixed_route=1508510571 flt_obj=0 vio=229992805 swire=282492057 shield_wire=1 net_attr=908145858 dirty_area=0 del_dirty_area=0 cell=1147840227 placement=2032994376 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=507140807 sns=507140807
[05/28 14:18:55   2163s] ### import design signature (292): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=207432784 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/28 14:18:55   2163s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:55   2163s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:55   2163s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:55   2163s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:18:55   2163s] #Start Design Signature (0)
[05/28 14:18:55   2163s] #Finish Inst Signature in MT(33378446)
[05/28 14:18:55   2163s] #Finish Net Signature in MT(94920530)
[05/28 14:18:55   2163s] #Finish SNet Signature in MT (114633518)
[05/28 14:18:55   2163s] #Run time and memory report for RC extraction:
[05/28 14:18:55   2163s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[05/28 14:18:55   2163s] #Run Statistics for snet signature:
[05/28 14:18:55   2163s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:18:55   2163s] #   Increased memory =     0.00 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
[05/28 14:18:55   2163s] #Run Statistics for Net Final Signature:
[05/28 14:18:55   2163s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:18:55   2163s] #   Increased memory =     0.00 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
[05/28 14:18:55   2163s] #Run Statistics for Net launch:
[05/28 14:18:55   2163s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:18:55   2163s] #   Increased memory =     0.00 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
[05/28 14:18:55   2163s] #Run Statistics for Net init_dbsNet_slist:
[05/28 14:18:55   2163s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:18:55   2163s] #   Increased memory =     0.00 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
[05/28 14:18:55   2163s] #Run Statistics for net signature:
[05/28 14:18:55   2163s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:18:55   2163s] #   Increased memory =     0.00 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
[05/28 14:18:55   2163s] #Run Statistics for inst signature:
[05/28 14:18:55   2163s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/28 14:18:55   2163s] #   Increased memory =    -0.75 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
[05/28 14:18:55   2163s] Effort level <high> specified for reg2reg path_group
[05/28 14:18:56   2163s] Cell TOP LLGs are deleted
[05/28 14:18:56   2163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:18:56   2163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:18:56   2163s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3846.3M, EPOCH TIME: 1748456336.223000
[05/28 14:18:56   2163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:18:56   2163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:18:56   2163s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3846.3M, EPOCH TIME: 1748456336.223816
[05/28 14:18:56   2163s] Max number of tech site patterns supported in site array is 256.
[05/28 14:18:56   2163s] Core basic site is GF22_DST
[05/28 14:18:56   2164s] After signature check, allow fast init is true, keep pre-filter is true.
[05/28 14:18:56   2164s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/28 14:18:56   2164s] Fast DP-INIT is on for default
[05/28 14:18:56   2164s] Atter site array init, number of instance map data is 0.
[05/28 14:18:56   2164s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.310, REAL:0.305, MEM:3846.3M, EPOCH TIME: 1748456336.528980
[05/28 14:18:56   2164s] 
[05/28 14:18:56   2164s] 
[05/28 14:18:56   2164s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/28 14:18:56   2164s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.310, REAL:0.307, MEM:3846.3M, EPOCH TIME: 1748456336.530300
[05/28 14:18:56   2164s] Cell TOP LLGs are deleted
[05/28 14:18:56   2164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:18:56   2164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/28 14:18:56   2164s] OPTC: user 20.0
[05/28 14:18:56   2164s] Starting delay calculation for Hold views
[05/28 14:18:57   2164s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/28 14:18:57   2164s] AAE_INFO: resetNetProps viewIdx 1 
[05/28 14:18:57   2165s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 14:19:01   2166s] #################################################################################
[05/28 14:19:01   2166s] # Design Stage: PostRoute
[05/28 14:19:01   2166s] # Design Name: TOP
[05/28 14:19:01   2166s] # Design Mode: 22nm
[05/28 14:19:01   2166s] # Analysis Mode: MMMC OCV 
[05/28 14:19:01   2166s] # Parasitics Mode: SPEF/RCDB 
[05/28 14:19:01   2166s] # Signoff Settings: SI On 
[05/28 14:19:01   2166s] #################################################################################
[05/28 14:19:01   2166s] AAE_INFO: 1 threads acquired from CTE.
[05/28 14:19:01   2166s] Setting infinite Tws ...
[05/28 14:19:01   2166s] First Iteration Infinite Tw... 
[05/28 14:19:01   2166s] Calculate late delays in OCV mode...
[05/28 14:19:01   2166s] Calculate early delays in OCV mode...
[05/28 14:19:01   2166s] Topological Sorting (REAL = 0:00:00.0, MEM = 3860.9M, InitMEM = 3860.9M)
[05/28 14:19:01   2166s] Start delay calculation (fullDC) (1 T). (MEM=3279.2)
[05/28 14:19:01   2166s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/28 14:19:01   2166s] End AAE Lib Interpolated Model. (MEM=3860.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:19:01   2166s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/TOP_74622_UdQata.rcdb.d/TOP.rcdb.d' for reading (mem: 3860.895M)
[05/28 14:19:01   2166s] Reading RCDB with compressed RC data.
[05/28 14:19:01   2166s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3860.9M)
[05/28 14:19:02   2167s] Total number of fetched objects 1821
[05/28 14:19:02   2167s] AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
[05/28 14:19:02   2167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:19:02   2167s] End delay calculation. (MEM=3291.09 CPU=0:00:00.5 REAL=0:00:01.0)
[05/28 14:19:02   2167s] End delay calculation (fullDC). (MEM=3291.09 CPU=0:00:00.7 REAL=0:00:01.0)
[05/28 14:19:02   2167s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
[05/28 14:19:02   2167s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3886.6M) ***
[05/28 14:19:02   2167s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3894.6M)
[05/28 14:19:02   2167s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 14:19:02   2167s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3894.6M)
[05/28 14:19:02   2167s] Starting SI iteration 2
[05/28 14:19:02   2167s] Calculate late delays in OCV mode...
[05/28 14:19:02   2167s] Calculate early delays in OCV mode...
[05/28 14:19:02   2167s] Start delay calculation (fullDC) (1 T). (MEM=3294.68)
[05/28 14:19:02   2167s] End AAE Lib Interpolated Model. (MEM=3829.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 14:19:02   2167s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3831.7M)
[05/28 14:19:02   2167s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/28 14:19:02   2167s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
[05/28 14:19:02   2167s] Total number of fetched objects 1821
[05/28 14:19:02   2167s] AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
[05/28 14:19:02   2167s] End delay calculation. (MEM=3296.27 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:19:02   2167s] End delay calculation (fullDC). (MEM=3296.27 CPU=0:00:00.1 REAL=0:00:00.0)
[05/28 14:19:02   2167s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3886.4M) ***
[05/28 14:19:02   2167s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:06.0 totSessionCpu=0:36:09 mem=3894.4M)
[05/28 14:19:03   2168s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.923  | -0.786  | -0.138  |
|    Violating Paths:|   71    |   66    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------

[05/28 14:19:03   2168s] Reported timing to dir ./timingReports
[05/28 14:19:03   2168s] Total CPU time: 11.98 sec
[05/28 14:19:03   2168s] Total Real time: 17.0 sec
[05/28 14:19:03   2168s] Total Memory Usage: 3800.636719 Mbytes
[05/28 14:19:03   2168s] Reset AAE Options
[05/28 14:19:03   2168s] *** timeDesign #6 [finish] () : cpu/real = 0:00:11.9/0:00:16.3 (0.7), totSession cpu/real = 0:36:09.2/0:51:09.9 (0.7), mem = 3800.6M
[05/28 14:19:03   2168s] 
[05/28 14:19:03   2168s] =============================================================================================
[05/28 14:19:03   2168s]  Final TAT Report : timeDesign #6                                               23.10-p003_1
[05/28 14:19:03   2168s] =============================================================================================
[05/28 14:19:03   2168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 14:19:03   2168s] ---------------------------------------------------------------------------------------------
[05/28 14:19:03   2168s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 14:19:03   2168s] [ OptSummaryReport       ]      1   0:00:00.4  (   2.2 % )     0:00:06.8 /  0:00:04.2    0.6
[05/28 14:19:03   2168s] [ ExtractRC              ]      1   0:00:08.9  (  54.2 % )     0:00:08.9 /  0:00:07.3    0.8
[05/28 14:19:03   2168s] [ UpdateTimingGraph      ]      1   0:00:05.4  (  33.1 % )     0:00:06.3 /  0:00:03.7    0.6
[05/28 14:19:03   2168s] [ FullDelayCalc          ]      2   0:00:00.9  (   5.4 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 14:19:03   2168s] [ TimingUpdate           ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 14:19:03   2168s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 14:19:03   2168s] [ GenerateReports        ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 14:19:03   2168s] [ MISC                   ]          0:00:00.6  (   4.0 % )     0:00:00.6 /  0:00:00.4    0.7
[05/28 14:19:03   2168s] ---------------------------------------------------------------------------------------------
[05/28 14:19:03   2168s]  timeDesign #6 TOTAL                0:00:16.3  ( 100.0 % )     0:00:16.3 /  0:00:11.9    0.7
[05/28 14:19:03   2168s] ---------------------------------------------------------------------------------------------
[05/28 14:19:03   2168s] 
[05/28 14:19:09   2169s] <CMD> verify_drc
[05/28 14:19:09   2169s] #-check_same_via_cell true               # bool, default=false, user setting
[05/28 14:19:09   2169s]  *** Starting Verify DRC (MEM: 3800.6) ***
[05/28 14:19:09   2169s] 
[05/28 14:19:09   2169s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:19:09   2169s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/28 14:19:09   2169s]   VERIFY DRC ...... Starting Verification
[05/28 14:19:09   2169s]   VERIFY DRC ...... Initializing
[05/28 14:19:09   2169s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 14:19:09   2169s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 14:19:09   2169s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/28 14:19:09   2169s]   VERIFY DRC ...... Using new threading
[05/28 14:19:09   2169s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 21.120 20.480} 1 of 4
[05/28 14:19:09   2169s]   VERIFY DRC ...... Sub-Area : 1 complete 15 Viols.
[05/28 14:19:09   2169s]   VERIFY DRC ...... Sub-Area: {21.120 0.000 41.760 20.480} 2 of 4
[05/28 14:19:10   2169s]   VERIFY DRC ...... Sub-Area : 2 complete 18 Viols.
[05/28 14:19:10   2169s]   VERIFY DRC ...... Sub-Area: {0.000 20.480 21.120 40.960} 3 of 4
[05/28 14:19:10   2170s]   VERIFY DRC ...... Sub-Area : 3 complete 13 Viols.
[05/28 14:19:10   2170s]   VERIFY DRC ...... Sub-Area: {21.120 20.480 41.760 40.960} 4 of 4
[05/28 14:19:10   2170s]   VERIFY DRC ...... Sub-Area : 4 complete 15 Viols.
[05/28 14:19:10   2170s]  VERIFY_DRC: checking layers from LB to LB ...
[05/28 14:19:10   2170s]   VERIFY DRC ...... Using new threading
[05/28 14:19:10   2170s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 41.760 40.960} 1 of 1
[05/28 14:19:10   2170s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 14:19:10   2170s] 
[05/28 14:19:10   2170s]   Verification Complete : 61 Viols.
[05/28 14:19:10   2170s] 
[05/28 14:19:10   2170s]  Violation Summary By Layer and Type:
[05/28 14:19:10   2170s] 
[05/28 14:19:10   2170s] 	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   MinStp   C2MCon   Totals
[05/28 14:19:10   2170s] 	M1           23        9        9        0        3        0        1        0       45
[05/28 14:19:10   2170s] 	V1            0        0        0        9        0        2        0        1       12
[05/28 14:19:10   2170s] 	M2            0        1        1        0        1        0        0        0        3
[05/28 14:19:10   2170s] 	AY            0        0        0        1        0        0        0        0        1
[05/28 14:19:10   2170s] 	Totals       23       10       10       10        4        2        1        1       61
[05/28 14:19:10   2170s] 
[05/28 14:19:10   2170s]  *** End Verify DRC (CPU TIME: 0:00:00.9  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/28 14:19:10   2170s] 
[05/28 14:21:05   2192s] <CMD> saveDesign TOPv2
[05/28 14:21:05   2192s] The in-memory database contained RC information but was not saved. To save 
[05/28 14:21:05   2192s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/28 14:21:05   2192s] so it should only be saved when it is really desired.
[05/28 14:21:05   2192s] #% Begin save design ... (date=05/28 14:21:05, mem=3249.2M)
[05/28 14:21:05   2192s] % Begin Save ccopt configuration ... (date=05/28 14:21:05, mem=3249.2M)
[05/28 14:21:06   2193s] % End Save ccopt configuration ... (date=05/28 14:21:05, total cpu=0:00:00.1, real=0:00:01.0, peak res=3250.2M, current mem=3250.2M)
[05/28 14:21:06   2193s] % Begin Save netlist data ... (date=05/28 14:21:06, mem=3250.2M)
[05/28 14:21:06   2193s] Writing Binary DB to TOPv2.dat/TOP.v.bin in single-threaded mode...
[05/28 14:21:06   2193s] % End Save netlist data ... (date=05/28 14:21:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3250.3M, current mem=3250.3M)
[05/28 14:21:06   2193s] Saving symbol-table file ...
[05/28 14:21:06   2193s] Saving congestion map file TOPv2.dat/TOP.route.congmap.gz ...
[05/28 14:21:06   2193s] % Begin Save AAE data ... (date=05/28 14:21:06, mem=3250.6M)
[05/28 14:21:06   2193s] Saving AAE Data ...
[05/28 14:21:07   2194s] % End Save AAE data ... (date=05/28 14:21:07, total cpu=0:00:01.6, real=0:00:01.0, peak res=3252.5M, current mem=3252.5M)
[05/28 14:21:07   2195s] Saving preference file TOPv2.dat/gui.pref.tcl ...
[05/28 14:21:07   2195s] Saving mode setting ...
[05/28 14:21:07   2195s] Saving global file ...
[05/28 14:21:08   2195s] % Begin Save floorplan data ... (date=05/28 14:21:08, mem=3297.7M)
[05/28 14:21:08   2195s] Saving floorplan file ...
[05/28 14:21:08   2195s] % End Save floorplan data ... (date=05/28 14:21:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=3298.0M, current mem=3298.0M)
[05/28 14:21:08   2195s] Saving PG file TOPv2.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May 28 14:21:08 2025)
[05/28 14:21:09   2195s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3827.2M) ***
[05/28 14:21:09   2195s] *info - save blackBox cells to lef file TOPv2.dat/TOP.bbox.lef
[05/28 14:21:09   2195s] Saving Drc markers ...
[05/28 14:21:09   2195s] ... 118 markers are saved ...
[05/28 14:21:09   2195s] ... 118 geometry drc markers are saved ...
[05/28 14:21:09   2195s] ... 0 antenna drc markers are saved ...
[05/28 14:21:09   2195s] % Begin Save placement data ... (date=05/28 14:21:09, mem=3298.1M)
[05/28 14:21:09   2195s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 14:21:09   2195s] Save Adaptive View Pruning View Names to Binary file
[05/28 14:21:09   2195s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3830.2M) ***
[05/28 14:21:09   2195s] % End Save placement data ... (date=05/28 14:21:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=3298.1M, current mem=3298.1M)
[05/28 14:21:09   2195s] % Begin Save routing data ... (date=05/28 14:21:09, mem=3298.1M)
[05/28 14:21:09   2195s] Saving route file ...
[05/28 14:21:09   2195s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3827.2M) ***
[05/28 14:21:10   2195s] % End Save routing data ... (date=05/28 14:21:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=3298.3M, current mem=3298.3M)
[05/28 14:21:10   2195s] Saving property file TOPv2.dat/TOP.prop
[05/28 14:21:10   2195s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3830.2M) ***
[05/28 14:21:10   2195s] #Saving pin access data to file TOPv2.dat/TOP.apa ...
[05/28 14:21:10   2196s] #
[05/28 14:21:10   2196s] Saving preRoute extracted patterns in file 'TOPv2.dat/TOP.techData.gz' ...
[05/28 14:21:10   2196s] Saving preRoute extraction data in directory 'TOPv2.dat/extraction/' ...
[05/28 14:21:10   2196s] eee: Checksum of RC Grid density data=132
[05/28 14:21:10   2196s] % Begin Save power constraints data ... (date=05/28 14:21:10, mem=3301.7M)
[05/28 14:21:10   2196s] % End Save power constraints data ... (date=05/28 14:21:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=3301.8M, current mem=3301.8M)
[05/28 14:21:11   2196s] Generated self-contained design TOPv2.dat
[05/28 14:21:12   2196s] #% End save design ... (date=05/28 14:21:11, total cpu=0:00:03.9, real=0:00:07.0, peak res=3304.5M, current mem=3304.5M)
[05/28 14:21:12   2196s] *** Message Summary: 0 warning(s), 0 error(s)
[05/28 14:21:12   2196s] 
[05/28 14:21:12   2196s] <CMD> zoomBox 5.98100 15.23700 9.73500 18.58700
[05/28 14:21:13   2197s] <CMD> zoomBox 6.96300 15.98000 8.63000 17.46800
[05/28 14:21:13   2197s] <CMD> zoomBox 7.27400 16.20100 8.29900 17.11600
[05/28 14:21:14   2197s] <CMD> zoomBox 6.96200 15.97900 8.63100 17.46800
[05/28 14:21:14   2197s] <CMD> zoomBox 6.45200 15.61600 9.17200 18.04300
[05/28 14:21:14   2197s] <CMD> zoomBox 5.24200 14.75500 10.45500 19.40700
[05/28 14:21:15   2197s] <CMD> zoomBox 2.92600 13.10700 12.91300 22.01900
[05/28 14:21:15   2197s] <CMD> zoomBox -1.51200 9.95100 17.62200 27.02500
[05/28 14:21:15   2197s] <CMD> zoomBox -7.34500 5.80100 23.81300 33.60500
[05/28 14:21:16   2198s] <CMD> zoomBox -13.15200 1.67200 29.97500 40.15600
[05/28 14:21:16   2198s] <CMD> zoomBox -21.18800 -4.04300 38.50400 49.22300
[05/28 14:21:18   2199s] <CMD> pan 15.71700 26.97700
[05/28 14:21:19   2199s] <CMD> zoomBox -1.58700 19.41100 35.07200 52.12400
[05/28 14:21:19   2199s] <CMD> zoomBox 0.53600 24.27900 27.02300 47.91500
[05/28 14:21:20   2199s] <CMD> zoomBox 2.68200 29.23700 18.94900 43.75300
[05/28 14:21:21   2200s] <CMD> zoomBox -1.84400 19.10400 34.82100 51.82200
[05/28 14:21:22   2200s] <CMD> zoomBox -7.31400 6.41500 52.39100 59.69300
[05/28 14:21:23   2200s] <CMD> pan 1.78100 -2.37800
[05/28 14:21:29   2202s] 
[05/28 14:21:29   2202s] *** Memory Usage v#2 (Current mem = 3864.355M, initial mem = 812.863M) ***
[05/28 14:21:29   2202s] 
[05/28 14:21:29   2202s] *** Summary of all messages that are not suppressed in this session:
[05/28 14:21:29   2202s] Severity  ID               Count  Summary                                  
[05/28 14:21:29   2202s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/28 14:21:29   2202s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/28 14:21:29   2202s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/28 14:21:29   2202s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[05/28 14:21:29   2202s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/28 14:21:29   2202s] WARNING   IMPSR-4305         568  Reached the limit of the %d candidates f...
[05/28 14:21:29   2202s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/28 14:21:29   2202s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[05/28 14:21:29   2202s] ERROR     IMPOPT-570           3  Initial sanity checks failed for optDesi...
[05/28 14:21:29   2202s] WARNING   IMPOPT-7320          4  Glitch fixing has been disabled since gl...
[05/28 14:21:29   2202s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/28 14:21:29   2202s] WARNING   IMPOPT-3318          1  Missing -preCTS|-postCTS|-postRoute opti...
[05/28 14:21:29   2202s] WARNING   IMPOPT-3326          2  The -drv option not allowed in -hold mod...
[05/28 14:21:29   2202s] ERROR     IMPOPT-7027          1  The analysis mode needs to be set to 'OC...
[05/28 14:21:29   2202s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/28 14:21:29   2202s] WARNING   NRAG-44              5  Track pitch is too small compared with l...
[05/28 14:21:29   2202s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/28 14:21:29   2202s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/28 14:21:29   2202s] WARNING   NRIG-34            250  Power/Ground pin %s of instance %s is no...
[05/28 14:21:29   2202s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/28 14:21:29   2202s] WARNING   NRIF-95            131  Option setNanoRouteMode -routeTopRouting...
[05/28 14:21:29   2202s] ERROR     IMPTCM-67            1  Option %s and %s are mutually exclusive....
[05/28 14:21:29   2202s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[05/28 14:21:29   2202s] ERROR     IMPQTF-4044          1  Error occurs when '%s' is executed with ...
[05/28 14:21:29   2202s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/28 14:21:29   2202s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/28 14:21:29   2202s] *** Message Summary: 1368 warning(s), 7 error(s)
[05/28 14:21:29   2202s] 
[05/28 14:21:29   2202s] --- Ending "Innovus" (totcpu=0:36:44, real=0:53:40, mem=3864.4M) ---
