 Timing Path to M64/c_reg[62]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[62] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.2470 0.0050 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q        DFF_X1        Fall  0.3460 0.0990 0.0090             0.916264 3.25089  4.16715           1       100      F             | 
|    inRegA/Q[11]                            Fall  0.3460 0.0000                                                                                       | 
|    M64/a[11]                               Fall  0.3460 0.0000                                                                                       | 
|    M64/i_1/a[11]                           Fall  0.3460 0.0000                                                                                       | 
|    M64/i_1/i_2391/A          INV_X2        Fall  0.3460 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2391/ZN         INV_X2        Rise  0.4440 0.0980 0.0870             28.9161  45.3661  74.2822           28      100                    | 
|    M64/i_1/sgo__L1_c134/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0880                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c134/Z    CLKBUF_X1     Rise  0.5280 0.0730 0.0280             2.12643  8.25673  10.3832           5       100                    | 
|    M64/i_1/i_1621/A2         NOR2_X1       Rise  0.5280 0.0000 0.0280                      1.65135                                                   | 
|    M64/i_1/i_1621/ZN         NOR2_X1       Fall  0.5480 0.0200 0.0240             2.09797  2.76208  4.86005           1       100                    | 
|    M64/i_1/i_193/CI          FA_X1         Fall  0.5480 0.0000 0.0240                      2.66475                                                   | 
|    M64/i_1/i_193/CO          FA_X1         Fall  0.6250 0.0770 0.0150             0.408272 2.76208  3.17035           1       100                    | 
|    M64/i_1/i_218/CI          FA_X1         Fall  0.6250 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_218/CO          FA_X1         Fall  0.6970 0.0720 0.0150             0.288716 2.76208  3.05079           1       100                    | 
|    M64/i_1/i_241/CI          FA_X1         Fall  0.6970 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_241/CO          FA_X1         Fall  0.7720 0.0750 0.0170             0.693868 3.47198  4.16585           1       100                    | 
|    M64/i_1/i_267/B           FA_X1         Fall  0.7720 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_267/CO          FA_X1         Fall  0.8540 0.0820 0.0150             0.240653 2.76208  3.00273           1       100                    | 
|    M64/i_1/i_293/CI          FA_X1         Fall  0.8540 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_293/CO          FA_X1         Fall  0.9300 0.0760 0.0170             0.726399 3.74571  4.47211           1       100                    | 
|    M64/i_1/i_320/A           FA_X1         Fall  0.9300 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_320/CO          FA_X1         Fall  1.0090 0.0790 0.0150             0.330774 2.76208  3.09285           1       100                    | 
|    M64/i_1/i_347/CI          FA_X1         Fall  1.0090 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_347/CO          FA_X1         Fall  1.0840 0.0750 0.0160             0.513567 3.47198  3.98555           1       100                    | 
|    M64/i_1/i_375/B           FA_X1         Fall  1.0840 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_375/S           FA_X1         Rise  1.2090 0.1250 0.0140             0.341407 2.76208  3.10348           1       100                    | 
|    M64/i_1/i_376/CI          FA_X1         Rise  1.2090 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_376/S           FA_X1         Fall  1.3050 0.0960 0.0170             0.390795 3.44779  3.83859           1       100                    | 
|    M64/i_1/i_377/B           HA_X1         Fall  1.3050 0.0000 0.0170                      3.34175                                                   | 
|    M64/i_1/i_377/S           HA_X1         Fall  1.3710 0.0660 0.0160             0.906425 4.95649  5.86292           3       100                    | 
|    M64/i_1/i_2297/A2         NOR2_X1       Fall  1.3710 0.0000 0.0160                      1.56385                                                   | 
|    M64/i_1/i_2297/ZN         NOR2_X1       Rise  1.4130 0.0420 0.0250             0.430771 3.32658  3.75735           2       100                    | 
|    M64/i_1/i_2296/A          INV_X1        Rise  1.4130 0.0000 0.0250                      1.70023                                                   | 
|    M64/i_1/i_2296/ZN         INV_X1        Fall  1.4280 0.0150 0.0100             0.693059 3.22254  3.9156            2       100                    | 
|    M64/i_1/i_2291/A1         NAND3_X1      Fall  1.4280 0.0000 0.0100                      1.56203                                                   | 
|    M64/i_1/i_2291/ZN         NAND3_X1      Rise  1.4470 0.0190 0.0140             0.298256 2.57317  2.87142           2       100                    | 
|    M64/i_1/i_2267/A          AOI21_X1      Rise  1.4470 0.0000 0.0140                      1.62635                                                   | 
|    M64/i_1/i_2267/ZN         AOI21_X1      Fall  1.4620 0.0150 0.0110             0.411228 1.67753  2.08876           1       100                    | 
|    M64/i_1/i_2265/A          AOI221_X1     Fall  1.4620 0.0000 0.0110                      1.49739                                                   | 
|    M64/i_1/i_2265/ZN         AOI221_X1     Rise  1.5430 0.0810 0.0500             0.299975 2.61266  2.91263           2       100                    | 
|    M64/i_1/sgo__sro_c219/A2  OR2_X1        Rise  1.5430 0.0000 0.0500                      0.941939                                                  | 
|    M64/i_1/sgo__sro_c219/ZN  OR2_X1        Rise  1.5780 0.0350 0.0090             0.31901  1.63022  1.94924           1       100                    | 
|    M64/i_1/sgo__sro_c220/A   OAI221_X1     Rise  1.5780 0.0000 0.0090                      1.63022                                                   | 
|    M64/i_1/sgo__sro_c220/ZN  OAI221_X1     Fall  1.6140 0.0360 0.0280             0.260558 3.43046  3.69102           1       100                    | 
|    M64/i_1/i_2251/A2         NOR3_X2       Fall  1.6140 0.0000 0.0280                      3.04029                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Rise  1.6800 0.0660 0.0400             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Rise  1.6800 0.0000 0.0400                      6.58518                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Rise  1.7100 0.0300 0.0110             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Rise  1.7130 0.0030 0.0130    0.0010            3.44279                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Fall  1.7270 0.0140 0.0100             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Fall  1.7270 0.0000 0.0100                      5.83306                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Rise  1.7790 0.0520 0.0280             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Rise  1.7790 0.0000 0.0280                      1.6163                                                    | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Fall  1.7980 0.0190 0.0120             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Fall  1.7980 0.0000 0.0120                      2.69887                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Rise  1.8330 0.0350 0.0250             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2166/A3         NOR3_X1       Rise  1.8330 0.0000 0.0250                      1.6163                                                    | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Fall  1.8520 0.0190 0.0110             0.324174 3.61496  3.93913           1       100                    | 
|    M64/i_1/i_2158/A4         NOR4_X2       Fall  1.8520 0.0000 0.0110                      3.49679                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Rise  1.9480 0.0960 0.0570             0.98956  5.49545  6.48501           3       100                    | 
|    M64/i_1/i_2151/A3         NOR3_X1       Rise  1.9480 0.0000 0.0570                      1.6163                                                    | 
|    M64/i_1/i_2151/ZN         NOR3_X1       Fall  1.9660 0.0180 0.0160             0.372597 1.63691  2.0095            1       100                    | 
|    M64/i_1/i_2142/A4         OR4_X2        Fall  1.9660 0.0000 0.0160                      1.58724                                                   | 
|    M64/i_1/i_2142/ZN         OR4_X2        Fall  2.0820 0.1160 0.0180             0.709464 5.56529  6.27475           2       100                    | 
|    M64/i_1/i_2141/B2         OAI22_X2      Fall  2.0820 0.0000 0.0180                      3.20412                                                   | 
|    M64/i_1/i_2141/ZN         OAI22_X2      Rise  2.1330 0.0510 0.0340             1.23752  3.90961  5.14713           2       100                    | 
|    M64/i_1/i_2138/A          XNOR2_X1      Rise  2.1350 0.0020 0.0340    0.0020            2.23275                                                   | 
|    M64/i_1/i_2138/ZN         XNOR2_X1      Rise  2.1800 0.0450 0.0190             0.607645 1.12828  1.73592           1       100                    | 
|    M64/i_1/p_0[62]                         Rise  2.1800 0.0000                                                                                       | 
|    M64/c_reg[62]/D           DFFR_X1       Rise  2.1800 0.0000 0.0190                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[62]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[62]/CK       DFFR_X1   Rise  0.2310 0.0050 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2310 2.2310 | 
| library setup check                       | -0.0340 2.1970 | 
| data required time                        |  2.1970        | 
|                                           |                | 
| data required time                        |  2.1970        | 
| data arrival time                         | -2.1800        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0220        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[63]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[63] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.8480 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9140 0.0660 0.0400             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9140 0.0000 0.0400                      3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9310 0.0170 0.0130             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9310 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9990 0.0680 0.0430             0.324174 3.61496  3.93913           1       100                    | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  1.9990 0.0000 0.0430                      3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0220 0.0230 0.0160             0.98956  5.49545  6.48501           3       100                    | 
|    M64/i_1/i_2151/A3         NOR3_X1       Fall  2.0220 0.0000 0.0160                      1.55272                                                   | 
|    M64/i_1/i_2151/ZN         NOR3_X1       Rise  2.0760 0.0540 0.0290             0.372597 1.63691  2.0095            1       100                    | 
|    M64/i_1/i_2142/A4         OR4_X2        Rise  2.0760 0.0000 0.0290                      1.63691                                                   | 
|    M64/i_1/i_2142/ZN         OR4_X2        Rise  2.1140 0.0380 0.0110             0.709464 5.56529  6.27475           2       100                    | 
|    M64/i_1/i_2141/B2         OAI22_X2      Rise  2.1140 0.0000 0.0110                      3.33315                                                   | 
|    M64/i_1/i_2141/ZN         OAI22_X2      Fall  2.1380 0.0240 0.0130             1.23752  3.90961  5.14713           2       100                    | 
|    M64/i_1/i_2140/B2         AOI21_X1      Fall  2.1380 0.0000 0.0130                      1.40993                                                   | 
|    M64/i_1/i_2140/ZN         AOI21_X1      Rise  2.1710 0.0330 0.0220             0.596353 1.12828  1.72463           1       100                    | 
|    M64/i_1/p_0[63]                         Rise  2.1710 0.0000                                                                                       | 
|    M64/c_reg[63]/D           DFFR_X1       Rise  2.1710 0.0000 0.0220                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[63]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[63]/CK       DFFR_X1   Rise  0.2310 0.0050 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2310 2.2310 | 
| library setup check                       | -0.0350 2.1960 | 
| data required time                        |  2.1960        | 
|                                           |                | 
| data required time                        |  2.1960        | 
| data arrival time                         | -2.1710        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[61]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[61] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.8480 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9140 0.0660 0.0400             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9140 0.0000 0.0400                      3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9310 0.0170 0.0130             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9310 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9990 0.0680 0.0430             0.324174 3.61496  3.93913           1       100                    | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  1.9990 0.0000 0.0430                      3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0220 0.0230 0.0160             0.98956  5.49545  6.48501           3       100                    | 
|    M64/i_1/i_2151/A3         NOR3_X1       Fall  2.0220 0.0000 0.0160                      1.55272                                                   | 
|    M64/i_1/i_2151/ZN         NOR3_X1       Rise  2.0760 0.0540 0.0290             0.372597 1.63691  2.0095            1       100                    | 
|    M64/i_1/i_2142/A4         OR4_X2        Rise  2.0760 0.0000 0.0290                      1.63691                                                   | 
|    M64/i_1/i_2142/ZN         OR4_X2        Rise  2.1140 0.0380 0.0110             0.709464 5.56529  6.27475           2       100                    | 
|    M64/i_1/i_2136/A          XOR2_X1       Rise  2.1140 0.0000 0.0110                      2.23214                                                   | 
|    M64/i_1/i_2136/Z          XOR2_X1       Rise  2.1590 0.0450 0.0200             0.192395 1.12828  1.32067           1       100                    | 
|    M64/i_1/p_0[61]                         Rise  2.1590 0.0000                                                                                       | 
|    M64/c_reg[61]/D           DFFR_X1       Rise  2.1590 0.0000 0.0200                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[61]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[61]/CK       DFFR_X1   Rise  0.2310 0.0050 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2310 2.2310 | 
| library setup check                       | -0.0340 2.1970 | 
| data required time                        |  2.1970        | 
|                                           |                | 
| data required time                        |  2.1970        | 
| data arrival time                         | -2.1590        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[59]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[59] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.8480 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9140 0.0660 0.0400             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9140 0.0000 0.0400                      3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9310 0.0170 0.0130             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9310 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9990 0.0680 0.0430             0.324174 3.61496  3.93913           1       100                    | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  1.9990 0.0000 0.0430                      3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0220 0.0230 0.0160             0.98956  5.49545  6.48501           3       100                    | 
|    M64/i_1/i_2133/B1         AOI21_X1      Fall  2.0220 0.0000 0.0160                      1.44682                                                   | 
|    M64/i_1/i_2133/ZN         AOI21_X1      Rise  2.0760 0.0540 0.0440             1.09252  5.5188   6.61132           3       100                    | 
|    M64/i_1/i_2127/B2         OAI22_X1      Rise  2.0760 0.0000 0.0440                      1.61561                                                   | 
|    M64/i_1/i_2127/ZN         OAI22_X1      Fall  2.1100 0.0340 0.0160             0.665983 2.57361  3.23959           1       100                    | 
|    M64/i_1/i_2126/B          XNOR2_X1      Fall  2.1100 0.0000 0.0160                      2.36817                                                   | 
|    M64/i_1/i_2126/ZN         XNOR2_X1      Fall  2.1510 0.0410 0.0140             0.309258 1.12828  1.43754           1       100                    | 
|    M64/i_1/p_0[59]                         Fall  2.1510 0.0000                                                                                       | 
|    M64/c_reg[59]/D           DFFR_X1       Fall  2.1510 0.0000 0.0140                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[59]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[59]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0270 2.2150 | 
| data required time                        |  2.2150        | 
|                                           |                | 
| data required time                        |  2.2150        | 
| data arrival time                         | -2.1510        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[60]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[60] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.8480 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9140 0.0660 0.0400             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9140 0.0000 0.0400                      3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9310 0.0170 0.0130             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9310 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9990 0.0680 0.0430             0.324174 3.61496  3.93913           1       100                    | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  1.9990 0.0000 0.0430                      3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0220 0.0230 0.0160             0.98956  5.49545  6.48501           3       100                    | 
|    M64/i_1/i_2133/B1         AOI21_X1      Fall  2.0220 0.0000 0.0160                      1.44682                                                   | 
|    M64/i_1/i_2133/ZN         AOI21_X1      Rise  2.0760 0.0540 0.0440             1.09252  5.5188   6.61132           3       100                    | 
|    M64/i_1/i_2130/A1         OAI22_X1      Rise  2.0760 0.0000 0.0440                      1.67104                                                   | 
|    M64/i_1/i_2130/ZN         OAI22_X1      Fall  2.1060 0.0300 0.0180             0.713704 2.57361  3.28731           1       100                    | 
|    M64/i_1/i_2129/B          XNOR2_X1      Fall  2.1060 0.0000 0.0180                      2.36817                                                   | 
|    M64/i_1/i_2129/ZN         XNOR2_X1      Fall  2.1480 0.0420 0.0140             0.286749 1.12828  1.41503           1       100                    | 
|    M64/i_1/p_0[60]                         Fall  2.1480 0.0000                                                                                       | 
|    M64/c_reg[60]/D           DFFR_X1       Fall  2.1480 0.0000 0.0140                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[60]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[60]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0270 2.2150 | 
| data required time                        |  2.2150        | 
|                                           |                | 
| data required time                        |  2.2150        | 
| data arrival time                         | -2.1480        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[58]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[58] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.8480 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9140 0.0660 0.0400             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9140 0.0000 0.0400                      3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9310 0.0170 0.0130             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9310 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9990 0.0680 0.0430             0.324174 3.61496  3.93913           1       100                    | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  1.9990 0.0000 0.0430                      3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0220 0.0230 0.0160             0.98956  5.49545  6.48501           3       100                    | 
|    M64/i_1/i_2133/B1         AOI21_X1      Fall  2.0220 0.0000 0.0160                      1.44682                                                   | 
|    M64/i_1/i_2133/ZN         AOI21_X1      Rise  2.0760 0.0540 0.0440             1.09252  5.5188   6.61132           3       100                    | 
|    M64/i_1/i_2125/A          XOR2_X1       Rise  2.0760 0.0000 0.0440                      2.23214                                                   | 
|    M64/i_1/i_2125/Z          XOR2_X1       Rise  2.1280 0.0520 0.0210             0.428765 1.12828  1.55704           1       100                    | 
|    M64/i_1/p_0[58]                         Rise  2.1280 0.0000                                                                                       | 
|    M64/c_reg[58]/D           DFFR_X1       Rise  2.1280 0.0000 0.0210                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[58]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[58]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0350 2.2070 | 
| data required time                        |  2.2070        | 
|                                           |                | 
| data required time                        |  2.2070        | 
| data arrival time                         | -2.1280        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[56]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[56] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.8480 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9140 0.0660 0.0400             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9140 0.0000 0.0400                      3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9310 0.0170 0.0130             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2121/B1         AOI21_X1      Fall  1.9310 0.0000 0.0130                      1.44682                                                   | 
|    M64/i_1/i_2121/ZN         AOI21_X1      Rise  1.9730 0.0420 0.0340             0.514933 3.93237  4.44731           2       100                    | 
|    M64/i_1/i_2120/A          INV_X1        Rise  1.9730 0.0000 0.0340                      1.70023                                                   | 
|    M64/i_1/i_2120/ZN         INV_X1        Fall  1.9840 0.0110 0.0090             0.275903 1.67685  1.95276           1       100                    | 
|    M64/i_1/i_2119/B2         AOI21_X1      Fall  1.9840 0.0000 0.0090                      1.40993                                                   | 
|    M64/i_1/i_2119/ZN         AOI21_X1      Rise  2.0280 0.0440 0.0330             0.397851 3.84775  4.24561           2       100                    | 
|    M64/i_1/i_2117/B2         OAI22_X1      Rise  2.0280 0.0000 0.0330                      1.61561                                                   | 
|    M64/i_1/i_2117/ZN         OAI22_X1      Fall  2.0580 0.0300 0.0140             0.19793  2.57361  2.77154           1       100                    | 
|    M64/i_1/i_2116/B          XNOR2_X1      Fall  2.0580 0.0000 0.0140                      2.36817                                                   | 
|    M64/i_1/i_2116/ZN         XNOR2_X1      Rise  2.0930 0.0350 0.0200             0.767962 1.12828  1.89624           1       100                    | 
|    M64/i_1/p_0[56]                         Rise  2.0930 0.0000                                                                                       | 
|    M64/c_reg[56]/D           DFFR_X1       Rise  2.0930 0.0000 0.0200                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[56]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[56]/CK       DFFR_X1   Rise  0.2410 0.0240 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2410 2.2410 | 
| library setup check                       | -0.0350 2.2060 | 
| data required time                        |  2.2060        | 
|                                           |                | 
| data required time                        |  2.2060        | 
| data arrival time                         | -2.0930        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[47]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[47] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9110 0.0400 0.0210             0.548924 1.70023  2.24915           1       100                    | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9110 0.0000 0.0210                      1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  1.9290 0.0180 0.0110             0.970941 5.48089  6.45183           3       100                    | 
|    M64/i_1/i_2094/B2         OAI21_X1      Fall  1.9290 0.0000 0.0110                      1.55833                                                   | 
|    M64/i_1/i_2094/ZN         OAI21_X1      Rise  1.9780 0.0490 0.0340             1.17973  3.84836  5.02809           2       100                    | 
|    M64/i_1/i_2092/B2         OAI22_X1      Rise  1.9780 0.0000 0.0340                      1.61561                                                   | 
|    M64/i_1/i_2092/ZN         OAI22_X1      Fall  2.0110 0.0330 0.0160             0.461019 3.35061  3.81163           2       100                    | 
|    M64/i_1/i_2091/A          INV_X1        Fall  2.0110 0.0000 0.0160                      1.54936                                                   | 
|    M64/i_1/i_2091/ZN         INV_X1        Rise  2.0350 0.0240 0.0140             0.891304 3.84775  4.73906           2       100                    | 
|    M64/i_1/i_2085/B2         OAI22_X1      Rise  2.0360 0.0010 0.0140    0.0010            1.61561                                                   | 
|    M64/i_1/i_2085/ZN         OAI22_X1      Fall  2.0610 0.0250 0.0130             0.27278  2.57361  2.84639           1       100                    | 
|    M64/i_1/i_2084/B          XNOR2_X1      Fall  2.0610 0.0000 0.0130                      2.36817                                                   | 
|    M64/i_1/i_2084/ZN         XNOR2_X1      Fall  2.1010 0.0400 0.0140             0.293537 1.12828  1.42181           1       100                    | 
|    M64/i_1/p_0[47]                         Fall  2.1010 0.0000                                                                                       | 
|    M64/c_reg[47]/D           DFFR_X1       Fall  2.1010 0.0000 0.0140                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[47]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[47]/CK       DFFR_X1   Rise  0.2440 0.0180 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2440 2.2440 | 
| library setup check                       | -0.0270 2.2170 | 
| data required time                        |  2.2170        | 
|                                           |                | 
| data required time                        |  2.2170        | 
| data arrival time                         | -2.1010        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1210        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[48]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[48] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9110 0.0400 0.0210             0.548924 1.70023  2.24915           1       100                    | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9110 0.0000 0.0210                      1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  1.9290 0.0180 0.0110             0.970941 5.48089  6.45183           3       100                    | 
|    M64/i_1/i_2094/B2         OAI21_X1      Fall  1.9290 0.0000 0.0110                      1.55833                                                   | 
|    M64/i_1/i_2094/ZN         OAI21_X1      Rise  1.9780 0.0490 0.0340             1.17973  3.84836  5.02809           2       100                    | 
|    M64/i_1/i_2092/B2         OAI22_X1      Rise  1.9780 0.0000 0.0340                      1.61561                                                   | 
|    M64/i_1/i_2092/ZN         OAI22_X1      Fall  2.0110 0.0330 0.0160             0.461019 3.35061  3.81163           2       100                    | 
|    M64/i_1/i_2089/A3         NAND3_X1      Fall  2.0110 0.0000 0.0160                      1.48627                                                   | 
|    M64/i_1/i_2089/ZN         NAND3_X1      Rise  2.0350 0.0240 0.0130             0.317397 1.67072  1.98811           1       100                    | 
|    M64/i_1/i_2088/A          OAI21_X1      Rise  2.0350 0.0000 0.0130                      1.67072                                                   | 
|    M64/i_1/i_2088/ZN         OAI21_X1      Fall  2.0570 0.0220 0.0120             0.435222 2.57361  3.00883           1       100                    | 
|    M64/i_1/i_2087/B          XNOR2_X1      Fall  2.0570 0.0000 0.0120                      2.36817                                                   | 
|    M64/i_1/i_2087/ZN         XNOR2_X1      Fall  2.0960 0.0390 0.0120             0.439224 1.12828  1.5675            1       100                    | 
|    M64/i_1/p_0[48]                         Fall  2.0960 0.0000                                                                                       | 
|    M64/c_reg[48]/D           DFFR_X1       Fall  2.0960 0.0000 0.0120                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[48]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[48]/CK       DFFR_X1   Rise  0.2440 0.0180 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2440 2.2440 | 
| library setup check                       | -0.0270 2.2170 | 
| data required time                        |  2.2170        | 
|                                           |                | 
| data required time                        |  2.2170        | 
| data arrival time                         | -2.0960        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1260        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[46]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[46] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9110 0.0400 0.0210             0.548924 1.70023  2.24915           1       100                    | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9110 0.0000 0.0210                      1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  1.9290 0.0180 0.0110             0.970941 5.48089  6.45183           3       100                    | 
|    M64/i_1/i_2094/B2         OAI21_X1      Fall  1.9290 0.0000 0.0110                      1.55833                                                   | 
|    M64/i_1/i_2094/ZN         OAI21_X1      Rise  1.9780 0.0490 0.0340             1.17973  3.84836  5.02809           2       100                    | 
|    M64/i_1/i_2092/B2         OAI22_X1      Rise  1.9780 0.0000 0.0340                      1.61561                                                   | 
|    M64/i_1/i_2092/ZN         OAI22_X1      Fall  2.0110 0.0330 0.0160             0.461019 3.35061  3.81163           2       100                    | 
|    M64/i_1/i_2091/A          INV_X1        Fall  2.0110 0.0000 0.0160                      1.54936                                                   | 
|    M64/i_1/i_2091/ZN         INV_X1        Rise  2.0350 0.0240 0.0140             0.891304 3.84775  4.73906           2       100                    | 
|    M64/i_1/i_2083/A          XOR2_X1       Rise  2.0360 0.0010 0.0140    0.0010            2.23214                                                   | 
|    M64/i_1/i_2083/Z          XOR2_X1       Rise  2.0840 0.0480 0.0210             0.545305 1.12828  1.67358           1       100                    | 
|    M64/i_1/p_0[46]                         Rise  2.0840 0.0000                                                                                       | 
|    M64/c_reg[46]/D           DFFR_X1       Rise  2.0880 0.0040 0.0210    0.0040            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[46]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[46]/CK       DFFR_X1   Rise  0.2440 0.0180 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2440 2.2440 | 
| library setup check                       | -0.0340 2.2100 | 
| data required time                        |  2.2100        | 
|                                           |                | 
| data required time                        |  2.2100        | 
| data arrival time                         | -2.0880        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1270        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[55]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[55] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.8480 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9140 0.0660 0.0400             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9140 0.0000 0.0400                      3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9310 0.0170 0.0130             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2121/B1         AOI21_X1      Fall  1.9310 0.0000 0.0130                      1.44682                                                   | 
|    M64/i_1/i_2121/ZN         AOI21_X1      Rise  1.9730 0.0420 0.0340             0.514933 3.93237  4.44731           2       100                    | 
|    M64/i_1/i_2120/A          INV_X1        Rise  1.9730 0.0000 0.0340                      1.70023                                                   | 
|    M64/i_1/i_2120/ZN         INV_X1        Fall  1.9840 0.0110 0.0090             0.275903 1.67685  1.95276           1       100                    | 
|    M64/i_1/i_2119/B2         AOI21_X1      Fall  1.9840 0.0000 0.0090                      1.40993                                                   | 
|    M64/i_1/i_2119/ZN         AOI21_X1      Rise  2.0280 0.0440 0.0330             0.397851 3.84775  4.24561           2       100                    | 
|    M64/i_1/i_2114/A          XOR2_X1       Rise  2.0280 0.0000 0.0330                      2.23214                                                   | 
|    M64/i_1/i_2114/Z          XOR2_X1       Rise  2.0790 0.0510 0.0210             0.433594 1.12828  1.56187           1       100                    | 
|    M64/i_1/p_0[55]                         Rise  2.0790 0.0000                                                                                       | 
|    M64/c_reg[55]/D           DFFR_X1       Rise  2.0790 0.0000 0.0210                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[55]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[55]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0350 2.2070 | 
| data required time                        |  2.2070        | 
|                                           |                | 
| data required time                        |  2.2070        | 
| data arrival time                         | -2.0790        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1330        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[44]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[44] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9110 0.0400 0.0210             0.548924 1.70023  2.24915           1       100                    | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9110 0.0000 0.0210                      1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  1.9290 0.0180 0.0110             0.970941 5.48089  6.45183           3       100                    | 
|    M64/i_1/i_2079/B2         AOI21_X1      Fall  1.9290 0.0000 0.0110                      1.40993                                                   | 
|    M64/i_1/i_2079/ZN         AOI21_X1      Rise  1.9790 0.0500 0.0380             1.38235  3.80404  5.18638           2       100                    | 
|    M64/i_1/i_2078/B2         OAI21_X1      Rise  1.9790 0.0000 0.0380                      1.57189                                                   | 
|    M64/i_1/i_2078/ZN         OAI21_X1      Fall  2.0030 0.0240 0.0150             0.245014 1.70023  1.94524           1       100                    | 
|    M64/i_1/i_2077/A          INV_X1        Fall  2.0030 0.0000 0.0150                      1.54936                                                   | 
|    M64/i_1/i_2077/ZN         INV_X1        Rise  2.0250 0.0220 0.0130             0.435793 3.80404  4.23983           2       100                    | 
|    M64/i_1/i_2075/B2         OAI21_X1      Rise  2.0250 0.0000 0.0130                      1.57189                                                   | 
|    M64/i_1/i_2075/ZN         OAI21_X1      Fall  2.0450 0.0200 0.0110             0.202156 2.57361  2.77576           1       100                    | 
|    M64/i_1/i_2074/B          XNOR2_X1      Fall  2.0450 0.0000 0.0110                      2.36817                                                   | 
|    M64/i_1/i_2074/ZN         XNOR2_X1      Rise  2.0790 0.0340 0.0200             0.797291 1.12828  1.92557           1       100                    | 
|    M64/i_1/p_0[44]                         Rise  2.0790 0.0000                                                                                       | 
|    M64/c_reg[44]/D           DFFR_X1       Rise  2.0790 0.0000 0.0200                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[44]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[44]/CK       DFFR_X1   Rise  0.2440 0.0180 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2440 2.2440 | 
| library setup check                       | -0.0340 2.2100 | 
| data required time                        |  2.2100        | 
|                                           |                | 
| data required time                        |  2.2100        | 
| data arrival time                         | -2.0790        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1360        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[43]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[43] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9110 0.0400 0.0210             0.548924 1.70023  2.24915           1       100                    | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9110 0.0000 0.0210                      1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  1.9290 0.0180 0.0110             0.970941 5.48089  6.45183           3       100                    | 
|    M64/i_1/i_2079/B2         AOI21_X1      Fall  1.9290 0.0000 0.0110                      1.40993                                                   | 
|    M64/i_1/i_2079/ZN         AOI21_X1      Rise  1.9790 0.0500 0.0380             1.38235  3.80404  5.18638           2       100                    | 
|    M64/i_1/i_2078/B2         OAI21_X1      Rise  1.9790 0.0000 0.0380                      1.57189                                                   | 
|    M64/i_1/i_2078/ZN         OAI21_X1      Fall  2.0030 0.0240 0.0150             0.245014 1.70023  1.94524           1       100                    | 
|    M64/i_1/i_2077/A          INV_X1        Fall  2.0030 0.0000 0.0150                      1.54936                                                   | 
|    M64/i_1/i_2077/ZN         INV_X1        Rise  2.0250 0.0220 0.0130             0.435793 3.80404  4.23983           2       100                    | 
|    M64/i_1/i_2072/A          XOR2_X1       Rise  2.0250 0.0000 0.0130                      2.23214                                                   | 
|    M64/i_1/i_2072/Z          XOR2_X1       Rise  2.0730 0.0480 0.0220             0.742086 1.12828  1.87036           1       100                    | 
|    M64/i_1/p_0[43]                         Rise  2.0730 0.0000                                                                                       | 
|    M64/c_reg[43]/D           DFFR_X1       Rise  2.0730 0.0000 0.0220                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[43]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[43]/CK       DFFR_X1   Rise  0.2440 0.0180 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2440 2.2440 | 
| library setup check                       | -0.0340 2.2100 | 
| data required time                        |  2.2100        | 
|                                           |                | 
| data required time                        |  2.2100        | 
| data arrival time                         | -2.0730        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1420        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[57]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[57] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.8480 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9140 0.0660 0.0400             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9140 0.0000 0.0400                      3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9310 0.0170 0.0130             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9310 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9990 0.0680 0.0430             0.324174 3.61496  3.93913           1       100                    | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  1.9990 0.0000 0.0430                      3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0220 0.0230 0.0160             0.98956  5.49545  6.48501           3       100                    | 
|    M64/i_1/i_2124/A          XOR2_X1       Fall  2.0220 0.0000 0.0160                      2.18123                                                   | 
|    M64/i_1/i_2124/Z          XOR2_X1       Fall  2.0740 0.0520 0.0170             0.32427  1.12828  1.45255           1       100                    | 
|    M64/i_1/p_0[57]                         Fall  2.0740 0.0000                                                                                       | 
|    M64/c_reg[57]/D           DFFR_X1       Fall  2.0740 0.0000 0.0170                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[57]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[57]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0280 2.2140 | 
| data required time                        |  2.2140        | 
|                                           |                | 
| data required time                        |  2.2140        | 
| data arrival time                         | -2.0740        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1450        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[42]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[42] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9110 0.0400 0.0210             0.548924 1.70023  2.24915           1       100                    | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9110 0.0000 0.0210                      1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  1.9290 0.0180 0.0110             0.970941 5.48089  6.45183           3       100                    | 
|    M64/i_1/i_2079/B2         AOI21_X1      Fall  1.9290 0.0000 0.0110                      1.40993                                                   | 
|    M64/i_1/i_2079/ZN         AOI21_X1      Rise  1.9790 0.0500 0.0380             1.38235  3.80404  5.18638           2       100                    | 
|    M64/i_1/i_2071/A          XOR2_X1       Rise  1.9790 0.0000 0.0380                      2.23214                                                   | 
|    M64/i_1/i_2071/Z          XOR2_X1       Rise  2.0300 0.0510 0.0200             0.331417 1.12828  1.45969           1       100                    | 
|    M64/i_1/p_0[42]                         Rise  2.0300 0.0000                                                                                       | 
|    M64/c_reg[42]/D           DFFR_X1       Rise  2.0300 0.0000 0.0200                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[42]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[42]/CK       DFFR_X1   Rise  0.2440 0.0180 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2440 2.2440 | 
| library setup check                       | -0.0340 2.2100 | 
| data required time                        |  2.2100        | 
|                                           |                | 
| data required time                        |  2.2100        | 
| data arrival time                         | -2.0300        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1850        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[40]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[40] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2067/B2         AOI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.40993                                                   | 
|    M64/i_1/i_2067/ZN         AOI21_X1      Rise  1.9280 0.0570 0.0400             1.7341   3.80404  5.53813           2       100                    | 
|    M64/i_1/i_2066/B2         OAI21_X1      Rise  1.9280 0.0000 0.0400                      1.57189                                                   | 
|    M64/i_1/i_2066/ZN         OAI21_X1      Fall  1.9530 0.0250 0.0160             0.39377  1.70023  2.094             1       100                    | 
|    M64/i_1/i_2065/A          INV_X1        Fall  1.9530 0.0000 0.0160                      1.54936                                                   | 
|    M64/i_1/i_2065/ZN         INV_X1        Rise  1.9760 0.0230 0.0130             0.423889 3.80404  4.22793           2       100                    | 
|    M64/i_1/i_2063/B2         OAI21_X1      Rise  1.9760 0.0000 0.0130                      1.57189                                                   | 
|    M64/i_1/i_2063/ZN         OAI21_X1      Fall  1.9960 0.0200 0.0110             0.319273 2.57361  2.89288           1       100                    | 
|    M64/i_1/i_2062/B          XNOR2_X1      Fall  1.9960 0.0000 0.0110                      2.36817                                                   | 
|    M64/i_1/i_2062/ZN         XNOR2_X1      Fall  2.0350 0.0390 0.0110             0.331213 1.12828  1.45949           1       100                    | 
|    M64/i_1/p_0[40]                         Fall  2.0350 0.0000                                                                                       | 
|    M64/c_reg[40]/D           DFFR_X1       Fall  2.0350 0.0000 0.0110                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[40]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[40]/CK       DFFR_X1   Rise  0.2430 0.0170 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2430 2.2430 | 
| library setup check                       | -0.0260 2.2170 | 
| data required time                        |  2.2170        | 
|                                           |                | 
| data required time                        |  2.2170        | 
| data arrival time                         | -2.0350        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1870        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[54]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[54] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.8480 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9140 0.0660 0.0400             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9140 0.0000 0.0400                      3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9310 0.0170 0.0130             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2121/B1         AOI21_X1      Fall  1.9310 0.0000 0.0130                      1.44682                                                   | 
|    M64/i_1/i_2121/ZN         AOI21_X1      Rise  1.9730 0.0420 0.0340             0.514933 3.93237  4.44731           2       100                    | 
|    M64/i_1/i_2113/A          XOR2_X1       Rise  1.9730 0.0000 0.0340                      2.23214                                                   | 
|    M64/i_1/i_2113/Z          XOR2_X1       Rise  2.0250 0.0520 0.0220             0.691755 1.12828  1.82003           1       100                    | 
|    M64/i_1/p_0[54]                         Rise  2.0250 0.0000                                                                                       | 
|    M64/c_reg[54]/D           DFFR_X1       Rise  2.0250 0.0000 0.0220                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[54]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[54]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0350 2.2070 | 
| data required time                        |  2.2070        | 
|                                           |                | 
| data required time                        |  2.2070        | 
| data arrival time                         | -2.0250        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1870        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[52]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[52] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2109/B1         AOI21_X1      Fall  1.8480 0.0000 0.0130                      1.44682                                                   | 
|    M64/i_1/i_2109/ZN         AOI21_X1      Rise  1.8910 0.0430 0.0360             0.749551 3.93237  4.68193           2       100                    | 
|    M64/i_1/i_2108/A          INV_X1        Rise  1.8910 0.0000 0.0360                      1.70023                                                   | 
|    M64/i_1/i_2108/ZN         INV_X1        Fall  1.9030 0.0120 0.0100             0.639918 1.67685  2.31677           1       100                    | 
|    M64/i_1/i_2107/B2         AOI21_X1      Fall  1.9030 0.0000 0.0100                      1.40993                                                   | 
|    M64/i_1/i_2107/ZN         AOI21_X1      Rise  1.9520 0.0490 0.0370             1.26353  3.84775  5.11128           2       100                    | 
|    M64/i_1/i_2105/B2         OAI22_X1      Rise  1.9520 0.0000 0.0370                      1.61561                                                   | 
|    M64/i_1/i_2105/ZN         OAI22_X1      Fall  1.9850 0.0330 0.0150             0.868029 2.57361  3.44164           1       100                    | 
|    M64/i_1/i_2104/B          XNOR2_X1      Fall  1.9850 0.0000 0.0150                      2.36817                                                   | 
|    M64/i_1/i_2104/ZN         XNOR2_X1      Rise  2.0220 0.0370 0.0210             1.0498   1.12828  2.17808           1       100                    | 
|    M64/i_1/p_0[52]                         Rise  2.0220 0.0000                                                                                       | 
|    M64/c_reg[52]/D           DFFR_X1       Rise  2.0220 0.0000 0.0210                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[52]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[52]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0350 2.2070 | 
| data required time                        |  2.2070        | 
|                                           |                | 
| data required time                        |  2.2070        | 
| data arrival time                         | -2.0220        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1900        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[39]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[39] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2067/B2         AOI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.40993                                                   | 
|    M64/i_1/i_2067/ZN         AOI21_X1      Rise  1.9280 0.0570 0.0400             1.7341   3.80404  5.53813           2       100                    | 
|    M64/i_1/i_2066/B2         OAI21_X1      Rise  1.9280 0.0000 0.0400                      1.57189                                                   | 
|    M64/i_1/i_2066/ZN         OAI21_X1      Fall  1.9530 0.0250 0.0160             0.39377  1.70023  2.094             1       100                    | 
|    M64/i_1/i_2065/A          INV_X1        Fall  1.9530 0.0000 0.0160                      1.54936                                                   | 
|    M64/i_1/i_2065/ZN         INV_X1        Rise  1.9760 0.0230 0.0130             0.423889 3.80404  4.22793           2       100                    | 
|    M64/i_1/i_2060/A          XOR2_X1       Rise  1.9760 0.0000 0.0130                      2.23214                                                   | 
|    M64/i_1/i_2060/Z          XOR2_X1       Rise  2.0230 0.0470 0.0210             0.473126 1.12828  1.6014            1       100                    | 
|    M64/i_1/p_0[39]                         Rise  2.0230 0.0000                                                                                       | 
|    M64/c_reg[39]/D           DFFR_X1       Rise  2.0230 0.0000 0.0210                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[39]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[39]/CK       DFFR_X1   Rise  0.2430 0.0170 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2430 2.2430 | 
| library setup check                       | -0.0340 2.2090 | 
| data required time                        |  2.2090        | 
|                                           |                | 
| data required time                        |  2.2090        | 
| data arrival time                         | -2.0230        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1910        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[45]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[45] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9110 0.0400 0.0210             0.548924 1.70023  2.24915           1       100                    | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9110 0.0000 0.0210                      1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  1.9290 0.0180 0.0110             0.970941 5.48089  6.45183           3       100                    | 
|    M64/i_1/i_2094/B2         OAI21_X1      Fall  1.9290 0.0000 0.0110                      1.55833                                                   | 
|    M64/i_1/i_2094/ZN         OAI21_X1      Rise  1.9780 0.0490 0.0340             1.17973  3.84836  5.02809           2       100                    | 
|    M64/i_1/i_2082/A          XNOR2_X1      Rise  1.9780 0.0000 0.0340                      2.23275                                                   | 
|    M64/i_1/i_2082/ZN         XNOR2_X1      Rise  2.0230 0.0450 0.0190             0.571675 1.12828  1.69995           1       100                    | 
|    M64/i_1/p_0[45]                         Rise  2.0230 0.0000                                                                                       | 
|    M64/c_reg[45]/D           DFFR_X1       Rise  2.0230 0.0000 0.0190                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[45]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[45]/CK       DFFR_X1   Rise  0.2440 0.0180 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2440 2.2440 | 
| library setup check                       | -0.0340 2.2100 | 
| data required time                        |  2.2100        | 
|                                           |                | 
| data required time                        |  2.2100        | 
| data arrival time                         | -2.0230        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[51]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[51] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2109/B1         AOI21_X1      Fall  1.8480 0.0000 0.0130                      1.44682                                                   | 
|    M64/i_1/i_2109/ZN         AOI21_X1      Rise  1.8910 0.0430 0.0360             0.749551 3.93237  4.68193           2       100                    | 
|    M64/i_1/i_2108/A          INV_X1        Rise  1.8910 0.0000 0.0360                      1.70023                                                   | 
|    M64/i_1/i_2108/ZN         INV_X1        Fall  1.9030 0.0120 0.0100             0.639918 1.67685  2.31677           1       100                    | 
|    M64/i_1/i_2107/B2         AOI21_X1      Fall  1.9030 0.0000 0.0100                      1.40993                                                   | 
|    M64/i_1/i_2107/ZN         AOI21_X1      Rise  1.9520 0.0490 0.0370             1.26353  3.84775  5.11128           2       100                    | 
|    M64/i_1/i_2102/A          XOR2_X1       Rise  1.9520 0.0000 0.0370                      2.23214                                                   | 
|    M64/i_1/i_2102/Z          XOR2_X1       Rise  2.0040 0.0520 0.0220             0.619628 1.12828  1.74791           1       100                    | 
|    M64/i_1/p_0[51]                         Rise  2.0040 0.0000                                                                                       | 
|    M64/c_reg[51]/D           DFFR_X1       Rise  2.0040 0.0000 0.0220                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[51]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[51]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0350 2.2070 | 
| data required time                        |  2.2070        | 
|                                           |                | 
| data required time                        |  2.2070        | 
| data arrival time                         | -2.0040        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2080        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[36]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[36] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2055/B1         AOI21_X1      Fall  1.7810 0.0120 0.0130                      1.44682                                                   | 
|    M64/i_1/i_2055/ZN         AOI21_X1      Rise  1.8300 0.0490 0.0410             2.113    3.80404  5.91704           2       100                    | 
|    M64/i_1/i_2054/B2         OAI21_X1      Rise  1.8300 0.0000 0.0410                      1.57189                                                   | 
|    M64/i_1/i_2054/ZN         OAI21_X1      Fall  1.8550 0.0250 0.0160             0.162841 1.70023  1.86307           1       100                    | 
|    M64/i_1/i_2053/A          INV_X1        Fall  1.8550 0.0000 0.0160                      1.54936                                                   | 
|    M64/i_1/i_2053/ZN         INV_X1        Rise  1.8840 0.0290 0.0180             1.04977  5.90235  6.95212           2       100                    | 
|    M64/i_1/i_2051/B2         OAI21_X1      Rise  1.8840 0.0000 0.0180                      1.57189                                                   | 
|    M64/i_1/i_2051/ZN         OAI21_X1      Fall  1.9110 0.0270 0.0160             0.516551 4.83694  5.35349           1       100                    | 
|    M64/i_1/i_2050/B          XNOR2_X2      Fall  1.9110 0.0000 0.0160                      4.41904                                                   | 
|    M64/i_1/i_2050/ZN         XNOR2_X2      Rise  1.9850 0.0740 0.0560             17.7654  1.12828  18.8937           1       100                    | 
|    M64/i_1/p_0[36]                         Rise  1.9850 0.0000                                                                                       | 
|    M64/c_reg[36]/D           DFFR_X1       Rise  1.9960 0.0110 0.0560    0.0080            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[36]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[36]/CK       DFFR_X1   Rise  0.2420 0.0160 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0400 2.2020 | 
| data required time                        |  2.2020        | 
|                                           |                | 
| data required time                        |  2.2020        | 
| data arrival time                         | -1.9960        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2110        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[35]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[35] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2055/B1         AOI21_X1      Fall  1.7810 0.0120 0.0130                      1.44682                                                   | 
|    M64/i_1/i_2055/ZN         AOI21_X1      Rise  1.8300 0.0490 0.0410             2.113    3.80404  5.91704           2       100                    | 
|    M64/i_1/i_2054/B2         OAI21_X1      Rise  1.8300 0.0000 0.0410                      1.57189                                                   | 
|    M64/i_1/i_2054/ZN         OAI21_X1      Fall  1.8550 0.0250 0.0160             0.162841 1.70023  1.86307           1       100                    | 
|    M64/i_1/i_2053/A          INV_X1        Fall  1.8550 0.0000 0.0160                      1.54936                                                   | 
|    M64/i_1/i_2053/ZN         INV_X1        Rise  1.8840 0.0290 0.0180             1.04977  5.90235  6.95212           2       100                    | 
|    M64/i_1/i_2048/A          XOR2_X2       Rise  1.8840 0.0000 0.0180                      4.33045                                                   | 
|    M64/i_1/i_2048/Z          XOR2_X2       Rise  1.9710 0.0870 0.0580             17.1849  1.12828  18.3132           1       100                    | 
|    M64/i_1/p_0[35]                         Rise  1.9710 0.0000                                                                                       | 
|    M64/c_reg[35]/D           DFFR_X1       Rise  1.9810 0.0100 0.0580    0.0080            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[35]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[35]/CK       DFFR_X1   Rise  0.2420 0.0160 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0410 2.2010 | 
| data required time                        |  2.2010        | 
|                                           |                | 
| data required time                        |  2.2010        | 
| data arrival time                         | -1.9810        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2250        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[34]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[34] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2055/B1         AOI21_X1      Fall  1.7810 0.0120 0.0130                      1.44682                                                   | 
|    M64/i_1/i_2055/ZN         AOI21_X1      Rise  1.8300 0.0490 0.0410             2.113    3.80404  5.91704           2       100                    | 
|    M64/i_1/i_2047/A          XOR2_X1       Rise  1.8300 0.0000 0.0410                      2.23214                                                   | 
|    M64/i_1/i_2047/Z          XOR2_X1       Rise  1.9640 0.1340 0.0990             16.8455  1.12828  17.9738           1       100                    | 
|    M64/i_1/p_0[34]                         Rise  1.9640 0.0000                                                                                       | 
|    M64/c_reg[34]/D           DFFR_X1       Rise  1.9760 0.0120 0.0990    0.0100            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[34]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[34]/CK       DFFR_X1   Rise  0.2420 0.0160 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0440 2.1980 | 
| data required time                        |  2.1980        | 
|                                           |                | 
| data required time                        |  2.1980        | 
| data arrival time                         | -1.9760        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2270        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[38]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[38] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2067/B2         AOI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.40993                                                   | 
|    M64/i_1/i_2067/ZN         AOI21_X1      Rise  1.9280 0.0570 0.0400             1.7341   3.80404  5.53813           2       100                    | 
|    M64/i_1/i_2059/A          XOR2_X1       Rise  1.9280 0.0000 0.0400                      2.23214                                                   | 
|    M64/i_1/i_2059/Z          XOR2_X1       Rise  1.9800 0.0520 0.0210             0.467609 1.12828  1.59589           1       100                    | 
|    M64/i_1/p_0[38]                         Rise  1.9800 0.0000                                                                                       | 
|    M64/c_reg[38]/D           DFFR_X1       Rise  1.9800 0.0000 0.0210                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[38]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[38]/CK       DFFR_X1   Rise  0.2430 0.0170 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2430 2.2430 | 
| library setup check                       | -0.0340 2.2090 | 
| data required time                        |  2.2090        | 
|                                           |                | 
| data required time                        |  2.2090        | 
| data arrival time                         | -1.9800        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2340        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[53]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[53] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.8480 0.0000 0.0130                      1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9140 0.0660 0.0400             0.304699 3.29331  3.59801           1       100                    | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9140 0.0000 0.0400                      3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9310 0.0170 0.0130             1.93229  5.49545  7.42774           3       100                    | 
|    M64/i_1/i_2112/A          XOR2_X1       Fall  1.9310 0.0000 0.0130                      2.18123                                                   | 
|    M64/i_1/i_2112/Z          XOR2_X1       Fall  1.9820 0.0510 0.0110             0.264668 1.12828  1.39294           1       100                    | 
|    M64/i_1/p_0[53]                         Fall  1.9820 0.0000                                                                                       | 
|    M64/c_reg[53]/D           DFFR_X1       Fall  1.9820 0.0000 0.0110                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[53]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[53]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0260 2.2160 | 
| data required time                        |  2.2160        | 
|                                           |                | 
| data required time                        |  2.2160        | 
| data arrival time                         | -1.9820        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2390        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[41]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[41] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.8710 0.0170 0.0230    0.0010            1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9110 0.0400 0.0210             0.548924 1.70023  2.24915           1       100                    | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9110 0.0000 0.0210                      1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  1.9290 0.0180 0.0110             0.970941 5.48089  6.45183           3       100                    | 
|    M64/i_1/i_2070/A          XOR2_X1       Fall  1.9290 0.0000 0.0110                      2.18123                                                   | 
|    M64/i_1/i_2070/Z          XOR2_X1       Fall  1.9810 0.0520 0.0120             1.17356  1.12828  2.30184           1       100                    | 
|    M64/i_1/p_0[41]                         Fall  1.9810 0.0000                                                                                       | 
|    M64/c_reg[41]/D           DFFR_X1       Fall  1.9810 0.0000 0.0120                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[41]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[41]/CK       DFFR_X1   Rise  0.2430 0.0170 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2430 2.2430 | 
| library setup check                       | -0.0270 2.2160 | 
| data required time                        |  2.2160        | 
|                                           |                | 
| data required time                        |  2.2160        | 
| data arrival time                         | -1.9810        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2400        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[33]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[33] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2046/A          XOR2_X1       Fall  1.7810 0.0120 0.0130                      2.18123                                                   | 
|    M64/i_1/i_2046/Z          XOR2_X1       Rise  1.9410 0.1600 0.1480             27.0295  1.12828  28.1578           1       100                    | 
|    M64/i_1/p_0[33]                         Rise  1.9410 0.0000                                                                                       | 
|    M64/c_reg[33]/D           DFFR_X1       Rise  1.9510 0.0100 0.1480    0.0040            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[33]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[33]/CK       DFFR_X1   Rise  0.2420 0.0160 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0470 2.1950 | 
| data required time                        |  2.1950        | 
|                                           |                | 
| data required time                        |  2.1950        | 
| data arrival time                         | -1.9510        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2490        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[50]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[50] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2109/B1         AOI21_X1      Fall  1.8480 0.0000 0.0130                      1.44682                                                   | 
|    M64/i_1/i_2109/ZN         AOI21_X1      Rise  1.8910 0.0430 0.0360             0.749551 3.93237  4.68193           2       100                    | 
|    M64/i_1/i_2101/A          XOR2_X1       Rise  1.8910 0.0000 0.0360                      2.23214                                                   | 
|    M64/i_1/i_2101/Z          XOR2_X1       Rise  1.9470 0.0560 0.0250             1.31651  1.12828  2.44479           1       100                    | 
|    M64/i_1/p_0[50]                         Rise  1.9470 0.0000                                                                                       | 
|    M64/c_reg[50]/D           DFFR_X1       Rise  1.9470 0.0000 0.0250                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[50]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[50]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0360 2.2060 | 
| data required time                        |  2.2060        | 
|                                           |                | 
| data required time                        |  2.2060        | 
| data arrival time                         | -1.9470        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2640        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[37]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[37] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.7810 0.0120 0.0130                      1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8350 0.0540 0.0410             0.365736 6.25843  6.62416           1       100                    | 
|    M64/i_1/i_2097/A          INV_X4        Rise  1.8350 0.0000 0.0410                      6.25843                                                   | 
|    M64/i_1/i_2097/ZN         INV_X4        Fall  1.8540 0.0190 0.0160             26.8086  5.48089  32.2895           3       100                    | 
|    M64/i_1/i_2058/A          XOR2_X1       Fall  1.8710 0.0170 0.0230    0.0010            2.18123                                                   | 
|    M64/i_1/i_2058/Z          XOR2_X1       Fall  1.9300 0.0590 0.0140             2.18861  1.12828  3.31689           1       100                    | 
|    M64/i_1/p_0[37]                         Fall  1.9300 0.0000                                                                                       | 
|    M64/c_reg[37]/D           DFFR_X1       Fall  1.9300 0.0000 0.0140                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[37]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[37]/CK       DFFR_X1   Rise  0.2420 0.0160 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0270 2.2150 | 
| data required time                        |  2.2150        | 
|                                           |                | 
| data required time                        |  2.2150        | 
| data arrival time                         | -1.9300        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2900        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[32]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[32] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2042/B2         OAI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.57189                                                   | 
|    M64/i_1/i_2042/ZN         OAI21_X1      Fall  1.6620 0.0210 0.0140             0.233006 1.70023  1.93324           1       100                    | 
|    M64/i_1/i_2041/A          INV_X1        Fall  1.6620 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2041/ZN         INV_X1        Rise  1.6950 0.0330 0.0230             3.41609  5.48089  8.89698           3       100                    | 
|    M64/i_1/i_2040/B2         OAI21_X1      Rise  1.6960 0.0010 0.0230    0.0010            1.57189                                                   | 
|    M64/i_1/i_2040/ZN         OAI21_X1      Fall  1.7170 0.0210 0.0140             0.419719 1.70023  2.11995           1       100                    | 
|    M64/i_1/i_2039/A          INV_X1        Fall  1.7170 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2039/ZN         INV_X1        Rise  1.7390 0.0220 0.0130             0.666049 3.909    4.57505           2       100                    | 
|    M64/i_1/i_2037/B2         AOI21_X1      Rise  1.7390 0.0000 0.0130                      1.67685                                                   | 
|    M64/i_1/i_2037/ZN         AOI21_X1      Fall  1.7630 0.0240 0.0140             1.51194  3.80404  5.31598           2       100                    | 
|    M64/i_1/i_2036/B2         OAI21_X1      Fall  1.7630 0.0000 0.0140                      1.55833                                                   | 
|    M64/i_1/i_2036/ZN         OAI21_X1      Rise  1.8020 0.0390 0.0230             1.04683  1.70023  2.74706           1       100                    | 
|    M64/i_1/i_2035/A          INV_X1        Rise  1.8020 0.0000 0.0230                      1.70023                                                   | 
|    M64/i_1/i_2035/ZN         INV_X1        Fall  1.8170 0.0150 0.0100             0.655754 3.80404  4.45979           2       100                    | 
|    M64/i_1/i_2033/B2         OAI21_X1      Fall  1.8170 0.0000 0.0100                      1.55833                                                   | 
|    M64/i_1/i_2033/ZN         OAI21_X1      Rise  1.8560 0.0390 0.0250             0.674072 2.41145  3.08553           1       100                    | 
|    M64/i_1/i_2032/B          XOR2_X1       Rise  1.8560 0.0000 0.0250                      2.36355                                                   | 
|    M64/i_1/i_2032/Z          XOR2_X1       Rise  1.9090 0.0530 0.0260             1.46355  1.12828  2.59183           1       100                    | 
|    M64/i_1/p_0[32]                         Rise  1.9090 0.0000                                                                                       | 
|    M64/c_reg[32]/D           DFFR_X1       Rise  1.9110 0.0020 0.0260    0.0020            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[32]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[32]/CK       DFFR_X1   Rise  0.2400 0.0230 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2400 2.2400 | 
| library setup check                       | -0.0360 2.2040 | 
| data required time                        |  2.2040        | 
|                                           |                | 
| data required time                        |  2.2040        | 
| data arrival time                         | -1.9110        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.2980        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[49]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[49] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3430 0.0990 0.0090             1.00186  3.25089  4.25275           1       100      F             | 
|    inRegA/Q[24]                            Fall  0.3430 0.0000                                                                                       | 
|    M64/a[24]                               Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/a[24]                           Fall  0.3430 0.0000                                                                                       | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3430 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4440 0.1010 0.0900             26.2816  50.3202  76.6018           31      100                    | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4550 0.0110 0.0910                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5120 0.0570 0.0150             0.469004 3.30269  3.77169           2       100                    | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5120 0.0000 0.0150                      1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5280 0.0160 0.0170             0.565259 3.74571  4.31097           1       100                    | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5280 0.0000 0.0170                      3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6090 0.0810 0.0160             0.280792 3.47198  3.75278           1       100                    | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6090 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.6930 0.0840 0.0160             0.256374 3.47198  3.72836           1       100                    | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.6930 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.7750 0.0820 0.0150             0.455561 2.76208  3.21764           1       100                    | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.7750 0.0000 0.0150                      2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8500 0.0750 0.0160             0.166964 3.74571  3.91267           1       100                    | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8500 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9310 0.0810 0.0160             0.946053 2.76208  3.70813           1       100                    | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9310 0.0000 0.0160                      2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0060 0.0750 0.0160             0.241961 3.74571  3.98767           1       100                    | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0060 0.0000 0.0160                      3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1240 0.1180 0.0140             0.253231 2.76208  3.01531           1       100                    | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1240 0.0000 0.0140                      2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2210 0.0970 0.0180             1.95197  2.76208  4.71405           1       100                    | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2210 0.0000 0.0180                      2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.3760 0.1550 0.0550             17.1935  3.44779  20.6413           1       100                    | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3900 0.0140 0.0550    0.0070            3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.4630 0.0730 0.0390             0.275842 5.04715  5.32299           2       100                    | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.4630 0.0000 0.0390                      3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.4790 0.0160 0.0120             1.45415  3.3177   4.77185           2       100                    | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.4790 0.0000 0.0120                      1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.4990 0.0200 0.0120             0.654587 3.261    3.91559           2       100                    | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.4990 0.0000 0.0120                      1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5250 0.0260 0.0170             0.816987 3.32253  4.13951           2       100                    | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5250 0.0000 0.0170                      1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.5700 0.0450 0.0090             0.341377 2.69275  3.03413           2       100                    | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.5700 0.0000 0.0090                      1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6120 0.0420 0.0090             0.615897 2.59732  3.21321           2       100                    | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6120 0.0000 0.0090                      0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.6670 0.0550 0.0120             0.718097 3.33325  4.05134           2       100                    | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.6670 0.0000 0.0120                      1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7180 0.0510 0.0420             0.36365  3.44279  3.80644           1       100                    | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7180 0.0000 0.0420                      3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7390 0.0210 0.0160             0.150821 6.58518  6.736             1       100                    | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7390 0.0000 0.0160                      5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.7690 0.0300 0.0070             20.1096  8.98399  29.0936           4       100                    | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.7700 0.0010 0.0080                      3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8310 0.0610 0.0380             0.205817 6.10536  6.31117           1       100                    | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8310 0.0000 0.0380                      6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.8480 0.0170 0.0130             0.98668  5.49545  6.48212           3       100                    | 
|    M64/i_1/i_2100/A          XOR2_X1       Fall  1.8480 0.0000 0.0130                      2.18123                                                   | 
|    M64/i_1/i_2100/Z          XOR2_X1       Fall  1.9000 0.0520 0.0120             0.95091  1.12828  2.07919           1       100                    | 
|    M64/i_1/p_0[49]                         Fall  1.9000 0.0000                                                                                       | 
|    M64/c_reg[49]/D           DFFR_X1       Fall  1.9010 0.0010 0.0120    0.0010            1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[49]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[49]/CK       DFFR_X1   Rise  0.2420 0.0250 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2420 2.2420 | 
| library setup check                       | -0.0260 2.2160 | 
| data required time                        |  2.2160        | 
|                                           |                | 
| data required time                        |  2.2160        | 
| data arrival time                         | -1.9010        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.3200        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[31]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[31] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2042/B2         OAI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.57189                                                   | 
|    M64/i_1/i_2042/ZN         OAI21_X1      Fall  1.6620 0.0210 0.0140             0.233006 1.70023  1.93324           1       100                    | 
|    M64/i_1/i_2041/A          INV_X1        Fall  1.6620 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2041/ZN         INV_X1        Rise  1.6950 0.0330 0.0230             3.41609  5.48089  8.89698           3       100                    | 
|    M64/i_1/i_2040/B2         OAI21_X1      Rise  1.6960 0.0010 0.0230    0.0010            1.57189                                                   | 
|    M64/i_1/i_2040/ZN         OAI21_X1      Fall  1.7170 0.0210 0.0140             0.419719 1.70023  2.11995           1       100                    | 
|    M64/i_1/i_2039/A          INV_X1        Fall  1.7170 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2039/ZN         INV_X1        Rise  1.7390 0.0220 0.0130             0.666049 3.909    4.57505           2       100                    | 
|    M64/i_1/i_2037/B2         AOI21_X1      Rise  1.7390 0.0000 0.0130                      1.67685                                                   | 
|    M64/i_1/i_2037/ZN         AOI21_X1      Fall  1.7630 0.0240 0.0140             1.51194  3.80404  5.31598           2       100                    | 
|    M64/i_1/i_2036/B2         OAI21_X1      Fall  1.7630 0.0000 0.0140                      1.55833                                                   | 
|    M64/i_1/i_2036/ZN         OAI21_X1      Rise  1.8020 0.0390 0.0230             1.04683  1.70023  2.74706           1       100                    | 
|    M64/i_1/i_2035/A          INV_X1        Rise  1.8020 0.0000 0.0230                      1.70023                                                   | 
|    M64/i_1/i_2035/ZN         INV_X1        Fall  1.8170 0.0150 0.0100             0.655754 3.80404  4.45979           2       100                    | 
|    M64/i_1/i_2030/A          XOR2_X1       Fall  1.8170 0.0000 0.0100                      2.18123                                                   | 
|    M64/i_1/i_2030/Z          XOR2_X1       Fall  1.8720 0.0550 0.0140             3.25574  1.12828  4.38402           1       100                    | 
|    M64/i_1/p_0[31]                         Fall  1.8720 0.0000                                                                                       | 
|    M64/c_reg[31]/D           DFFR_X1       Fall  1.8720 0.0000 0.0140                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[31]/CK       DFFR_X1   Rise  0.2400 0.0230 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2400 2.2400 | 
| library setup check                       | -0.0270 2.2130 | 
| data required time                        |  2.2130        | 
|                                           |                | 
| data required time                        |  2.2130        | 
| data arrival time                         | -1.8720        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.3460        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[28]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[28] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2042/B2         OAI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.57189                                                   | 
|    M64/i_1/i_2042/ZN         OAI21_X1      Fall  1.6620 0.0210 0.0140             0.233006 1.70023  1.93324           1       100                    | 
|    M64/i_1/i_2041/A          INV_X1        Fall  1.6620 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2041/ZN         INV_X1        Rise  1.6950 0.0330 0.0230             3.41609  5.48089  8.89698           3       100                    | 
|    M64/i_1/i_2025/B2         AOI21_X1      Rise  1.6960 0.0010 0.0230    0.0010            1.67685                                                   | 
|    M64/i_1/i_2025/ZN         AOI21_X1      Fall  1.7210 0.0250 0.0140             0.946047 3.80404  4.75008           2       100                    | 
|    M64/i_1/i_2024/B2         OAI21_X1      Fall  1.7210 0.0000 0.0140                      1.55833                                                   | 
|    M64/i_1/i_2024/ZN         OAI21_X1      Rise  1.7560 0.0350 0.0200             0.252603 1.70023  1.95283           1       100                    | 
|    M64/i_1/i_2023/A          INV_X1        Rise  1.7560 0.0000 0.0200                      1.70023                                                   | 
|    M64/i_1/i_2023/ZN         INV_X1        Fall  1.7710 0.0150 0.0090             0.900218 3.80404  4.70426           2       100                    | 
|    M64/i_1/i_2021/B2         OAI21_X1      Fall  1.7710 0.0000 0.0090                      1.55833                                                   | 
|    M64/i_1/i_2021/ZN         OAI21_X1      Rise  1.8090 0.0380 0.0240             0.323983 2.57361  2.89759           1       100                    | 
|    M64/i_1/i_2020/B          XNOR2_X1      Rise  1.8090 0.0000 0.0240                      2.57361                                                   | 
|    M64/i_1/i_2020/ZN         XNOR2_X1      Rise  1.8560 0.0470 0.0270             2.29149  1.12828  3.41977           1       100                    | 
|    M64/i_1/p_0[28]                         Rise  1.8560 0.0000                                                                                       | 
|    M64/c_reg[28]/D           DFFR_X1       Rise  1.8580 0.0020 0.0270    0.0020            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[28]/CK       DFFR_X1   Rise  0.2380 0.0210 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2380 2.2380 | 
| library setup check                       | -0.0360 2.2020 | 
| data required time                        |  2.2020        | 
|                                           |                | 
| data required time                        |  2.2020        | 
| data arrival time                         | -1.8580        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.3490        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[27]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[27] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2042/B2         OAI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.57189                                                   | 
|    M64/i_1/i_2042/ZN         OAI21_X1      Fall  1.6620 0.0210 0.0140             0.233006 1.70023  1.93324           1       100                    | 
|    M64/i_1/i_2041/A          INV_X1        Fall  1.6620 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2041/ZN         INV_X1        Rise  1.6950 0.0330 0.0230             3.41609  5.48089  8.89698           3       100                    | 
|    M64/i_1/i_2025/B2         AOI21_X1      Rise  1.6960 0.0010 0.0230    0.0010            1.67685                                                   | 
|    M64/i_1/i_2025/ZN         AOI21_X1      Fall  1.7210 0.0250 0.0140             0.946047 3.80404  4.75008           2       100                    | 
|    M64/i_1/i_2024/B2         OAI21_X1      Fall  1.7210 0.0000 0.0140                      1.55833                                                   | 
|    M64/i_1/i_2024/ZN         OAI21_X1      Rise  1.7560 0.0350 0.0200             0.252603 1.70023  1.95283           1       100                    | 
|    M64/i_1/i_2023/A          INV_X1        Rise  1.7560 0.0000 0.0200                      1.70023                                                   | 
|    M64/i_1/i_2023/ZN         INV_X1        Fall  1.7710 0.0150 0.0090             0.900218 3.80404  4.70426           2       100                    | 
|    M64/i_1/i_2018/A          XOR2_X1       Fall  1.7710 0.0000 0.0090                      2.18123                                                   | 
|    M64/i_1/i_2018/Z          XOR2_X1       Rise  1.8070 0.0360 0.0300             2.47452  1.12828  3.60279           1       100                    | 
|    M64/i_1/p_0[27]                         Rise  1.8070 0.0000                                                                                       | 
|    M64/c_reg[27]/D           DFFR_X1       Rise  1.8190 0.0120 0.0300    0.0120            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[27]/CK       DFFR_X1   Rise  0.2380 0.0210 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2380 2.2380 | 
| library setup check                       | -0.0370 2.2010 | 
| data required time                        |  2.2010        | 
|                                           |                | 
| data required time                        |  2.2010        | 
| data arrival time                         | -1.8190        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.3870        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[30]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[30] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2042/B2         OAI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.57189                                                   | 
|    M64/i_1/i_2042/ZN         OAI21_X1      Fall  1.6620 0.0210 0.0140             0.233006 1.70023  1.93324           1       100                    | 
|    M64/i_1/i_2041/A          INV_X1        Fall  1.6620 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2041/ZN         INV_X1        Rise  1.6950 0.0330 0.0230             3.41609  5.48089  8.89698           3       100                    | 
|    M64/i_1/i_2040/B2         OAI21_X1      Rise  1.6960 0.0010 0.0230    0.0010            1.57189                                                   | 
|    M64/i_1/i_2040/ZN         OAI21_X1      Fall  1.7170 0.0210 0.0140             0.419719 1.70023  2.11995           1       100                    | 
|    M64/i_1/i_2039/A          INV_X1        Fall  1.7170 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2039/ZN         INV_X1        Rise  1.7390 0.0220 0.0130             0.666049 3.909    4.57505           2       100                    | 
|    M64/i_1/i_2037/B2         AOI21_X1      Rise  1.7390 0.0000 0.0130                      1.67685                                                   | 
|    M64/i_1/i_2037/ZN         AOI21_X1      Fall  1.7630 0.0240 0.0140             1.51194  3.80404  5.31598           2       100                    | 
|    M64/i_1/i_2029/A          XOR2_X1       Fall  1.7630 0.0000 0.0140                      2.18123                                                   | 
|    M64/i_1/i_2029/Z          XOR2_X1       Fall  1.8180 0.0550 0.0160             2.38803  1.12828  3.5163            1       100                    | 
|    M64/i_1/p_0[30]                         Fall  1.8180 0.0000                                                                                       | 
|    M64/c_reg[30]/D           DFFR_X1       Fall  1.8180 0.0000 0.0160                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[30]/CK       DFFR_X1   Rise  0.2390 0.0220 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2390 2.2390 | 
| library setup check                       | -0.0280 2.2110 | 
| data required time                        |  2.2110        | 
|                                           |                | 
| data required time                        |  2.2110        | 
| data arrival time                         | -1.8180        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.3980        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[24]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[24] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2013/B2         AOI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.67685                                                   | 
|    M64/i_1/i_2013/ZN         AOI21_X1      Fall  1.6650 0.0240 0.0140             0.610197 3.80404  4.41423           2       100                    | 
|    M64/i_1/i_2012/B2         OAI21_X1      Fall  1.6650 0.0000 0.0140                      1.55833                                                   | 
|    M64/i_1/i_2012/ZN         OAI21_X1      Rise  1.7000 0.0350 0.0200             0.272031 1.70023  1.97226           1       100                    | 
|    M64/i_1/i_2011/A          INV_X1        Rise  1.7000 0.0000 0.0200                      1.70023                                                   | 
|    M64/i_1/i_2011/ZN         INV_X1        Fall  1.7150 0.0150 0.0090             0.836697 3.80404  4.64073           2       100                    | 
|    M64/i_1/i_2009/B2         OAI21_X1      Fall  1.7150 0.0000 0.0090                      1.55833                                                   | 
|    M64/i_1/i_2009/ZN         OAI21_X1      Rise  1.7540 0.0390 0.0250             0.479733 2.57361  3.05334           1       100                    | 
|    M64/i_1/i_2008/B          XNOR2_X1      Rise  1.7540 0.0000 0.0250                      2.57361                                                   | 
|    M64/i_1/i_2008/ZN         XNOR2_X1      Rise  1.7990 0.0450 0.0220             1.38991  1.12828  2.51819           1       100                    | 
|    M64/i_1/p_0[24]                         Rise  1.7990 0.0000                                                                                       | 
|    M64/c_reg[24]/D           DFFR_X1       Rise  1.8010 0.0020 0.0220    0.0020            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[24]/CK       DFFR_X1   Rise  0.2360 0.0190 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2360 2.2360 | 
| library setup check                       | -0.0350 2.2010 | 
| data required time                        |  2.2010        | 
|                                           |                | 
| data required time                        |  2.2010        | 
| data arrival time                         | -1.8010        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.4050        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[29]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[29] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2042/B2         OAI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.57189                                                   | 
|    M64/i_1/i_2042/ZN         OAI21_X1      Fall  1.6620 0.0210 0.0140             0.233006 1.70023  1.93324           1       100                    | 
|    M64/i_1/i_2041/A          INV_X1        Fall  1.6620 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2041/ZN         INV_X1        Rise  1.6950 0.0330 0.0230             3.41609  5.48089  8.89698           3       100                    | 
|    M64/i_1/i_2040/B2         OAI21_X1      Rise  1.6960 0.0010 0.0230    0.0010            1.57189                                                   | 
|    M64/i_1/i_2040/ZN         OAI21_X1      Fall  1.7170 0.0210 0.0140             0.419719 1.70023  2.11995           1       100                    | 
|    M64/i_1/i_2039/A          INV_X1        Fall  1.7170 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2039/ZN         INV_X1        Rise  1.7390 0.0220 0.0130             0.666049 3.909    4.57505           2       100                    | 
|    M64/i_1/i_2028/A          XOR2_X1       Rise  1.7390 0.0000 0.0130                      2.23214                                                   | 
|    M64/i_1/i_2028/Z          XOR2_X1       Rise  1.7980 0.0590 0.0320             2.8019   1.12828  3.93018           1       100                    | 
|    M64/i_1/p_0[29]                         Rise  1.7980 0.0000                                                                                       | 
|    M64/c_reg[29]/D           DFFR_X1       Rise  1.7980 0.0000 0.0320                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[29]/CK       DFFR_X1   Rise  0.2390 0.0220 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2390 2.2390 | 
| library setup check                       | -0.0370 2.2020 | 
| data required time                        |  2.2020        | 
|                                           |                | 
| data required time                        |  2.2020        | 
| data arrival time                         | -1.7980        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.4090        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[26]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[26] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2042/B2         OAI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.57189                                                   | 
|    M64/i_1/i_2042/ZN         OAI21_X1      Fall  1.6620 0.0210 0.0140             0.233006 1.70023  1.93324           1       100                    | 
|    M64/i_1/i_2041/A          INV_X1        Fall  1.6620 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2041/ZN         INV_X1        Rise  1.6950 0.0330 0.0230             3.41609  5.48089  8.89698           3       100                    | 
|    M64/i_1/i_2025/B2         AOI21_X1      Rise  1.6960 0.0010 0.0230    0.0010            1.67685                                                   | 
|    M64/i_1/i_2025/ZN         AOI21_X1      Fall  1.7210 0.0250 0.0140             0.946047 3.80404  4.75008           2       100                    | 
|    M64/i_1/i_2017/A          XOR2_X1       Fall  1.7210 0.0000 0.0140                      2.18123                                                   | 
|    M64/i_1/i_2017/Z          XOR2_X1       Rise  1.7600 0.0390 0.0310             2.57367  1.12828  3.70194           1       100                    | 
|    M64/i_1/p_0[26]                         Rise  1.7600 0.0000                                                                                       | 
|    M64/c_reg[26]/D           DFFR_X1       Rise  1.7720 0.0120 0.0310    0.0120            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[26]/CK       DFFR_X1   Rise  0.2370 0.0200 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2370 2.2370 | 
| library setup check                       | -0.0370 2.2000 | 
| data required time                        |  2.2000        | 
|                                           |                | 
| data required time                        |  2.2000        | 
| data arrival time                         | -1.7720        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.4330        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[23]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[23] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2013/B2         AOI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.67685                                                   | 
|    M64/i_1/i_2013/ZN         AOI21_X1      Fall  1.6650 0.0240 0.0140             0.610197 3.80404  4.41423           2       100                    | 
|    M64/i_1/i_2012/B2         OAI21_X1      Fall  1.6650 0.0000 0.0140                      1.55833                                                   | 
|    M64/i_1/i_2012/ZN         OAI21_X1      Rise  1.7000 0.0350 0.0200             0.272031 1.70023  1.97226           1       100                    | 
|    M64/i_1/i_2011/A          INV_X1        Rise  1.7000 0.0000 0.0200                      1.70023                                                   | 
|    M64/i_1/i_2011/ZN         INV_X1        Fall  1.7150 0.0150 0.0090             0.836697 3.80404  4.64073           2       100                    | 
|    M64/i_1/i_2006/A          XOR2_X1       Fall  1.7150 0.0000 0.0090                      2.18123                                                   | 
|    M64/i_1/i_2006/Z          XOR2_X1       Fall  1.7660 0.0510 0.0120             1.01906  1.12828  2.14734           1       100                    | 
|    M64/i_1/p_0[23]                         Fall  1.7660 0.0000                                                                                       | 
|    M64/c_reg[23]/D           DFFR_X1       Fall  1.7660 0.0000 0.0120                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[23]/CK       DFFR_X1   Rise  0.2350 0.0180 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2350 2.2350 | 
| library setup check                       | -0.0260 2.2090 | 
| data required time                        |  2.2090        | 
|                                           |                | 
| data required time                        |  2.2090        | 
| data arrival time                         | -1.7660        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.4480        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[25]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[25] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2042/B2         OAI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.57189                                                   | 
|    M64/i_1/i_2042/ZN         OAI21_X1      Fall  1.6620 0.0210 0.0140             0.233006 1.70023  1.93324           1       100                    | 
|    M64/i_1/i_2041/A          INV_X1        Fall  1.6620 0.0000 0.0140                      1.54936                                                   | 
|    M64/i_1/i_2041/ZN         INV_X1        Rise  1.6950 0.0330 0.0230             3.41609  5.48089  8.89698           3       100                    | 
|    M64/i_1/i_2016/A          XOR2_X1       Rise  1.6960 0.0010 0.0230    0.0010            2.23214                                                   | 
|    M64/i_1/i_2016/Z          XOR2_X1       Rise  1.7520 0.0560 0.0270             1.74832  1.12828  2.8766            1       100                    | 
|    M64/i_1/p_0[25]                         Rise  1.7520 0.0000                                                                                       | 
|    M64/c_reg[25]/D           DFFR_X1       Rise  1.7520 0.0000 0.0270                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[25]/CK       DFFR_X1   Rise  0.2370 0.0200 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2370 2.2370 | 
| library setup check                       | -0.0360 2.2010 | 
| data required time                        |  2.2010        | 
|                                           |                | 
| data required time                        |  2.2010        | 
| data arrival time                         | -1.7520        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.4540        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[20]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[20] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2001/B1         AOI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.647                                                     | 
|    M64/i_1/i_2001/ZN         AOI21_X1      Fall  1.6070 0.0350 0.0300             0.92572  3.80404  4.72976           2       100                    | 
|    M64/i_1/i_2000/B2         OAI21_X1      Fall  1.6070 0.0000 0.0300                      1.55833                                                   | 
|    M64/i_1/i_2000/ZN         OAI21_X1      Rise  1.6490 0.0420 0.0220             0.459427 1.70023  2.15966           1       100                    | 
|    M64/i_1/i_1999/A          INV_X1        Rise  1.6490 0.0000 0.0220                      1.70023                                                   | 
|    M64/i_1/i_1999/ZN         INV_X1        Fall  1.6640 0.0150 0.0100             0.895592 3.80404  4.69963           2       100                    | 
|    M64/i_1/i_1997/B2         OAI21_X1      Fall  1.6640 0.0000 0.0100                      1.55833                                                   | 
|    M64/i_1/i_1997/ZN         OAI21_X1      Rise  1.7020 0.0380 0.0240             0.247656 2.57361  2.82126           1       100                    | 
|    M64/i_1/i_1996/B          XNOR2_X1      Rise  1.7020 0.0000 0.0240                      2.57361                                                   | 
|    M64/i_1/i_1996/ZN         XNOR2_X1      Rise  1.7450 0.0430 0.0190             0.706543 1.12828  1.83482           1       100                    | 
|    M64/i_1/p_0[20]                         Rise  1.7450 0.0000                                                                                       | 
|    M64/c_reg[20]/D           DFFR_X1       Rise  1.7450 0.0000 0.0190                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[20]/CK       DFFR_X1   Rise  0.2340 0.0170 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2340 2.2340 | 
| library setup check                       | -0.0340 2.2000 | 
| data required time                        |  2.2000        | 
|                                           |                | 
| data required time                        |  2.2000        | 
| data arrival time                         | -1.7450        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.4600        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[22]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[22] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2013/B2         AOI21_X1      Rise  1.6410 0.0040 0.0230    0.0040            1.67685                                                   | 
|    M64/i_1/i_2013/ZN         AOI21_X1      Fall  1.6650 0.0240 0.0140             0.610197 3.80404  4.41423           2       100                    | 
|    M64/i_1/i_2005/A          XOR2_X1       Fall  1.6650 0.0000 0.0140                      2.18123                                                   | 
|    M64/i_1/i_2005/Z          XOR2_X1       Fall  1.7170 0.0520 0.0120             0.411672 1.12828  1.53995           1       100                    | 
|    M64/i_1/p_0[22]                         Fall  1.7170 0.0000                                                                                       | 
|    M64/c_reg[22]/D           DFFR_X1       Fall  1.7170 0.0000 0.0120                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[22]/CK       DFFR_X1   Rise  0.2350 0.0180 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2350 2.2350 | 
| library setup check                       | -0.0260 2.2090 | 
| data required time                        |  2.2090        | 
|                                           |                | 
| data required time                        |  2.2090        | 
| data arrival time                         | -1.7170        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.4970        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[19]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[19] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2001/B1         AOI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.647                                                     | 
|    M64/i_1/i_2001/ZN         AOI21_X1      Fall  1.6070 0.0350 0.0300             0.92572  3.80404  4.72976           2       100                    | 
|    M64/i_1/i_2000/B2         OAI21_X1      Fall  1.6070 0.0000 0.0300                      1.55833                                                   | 
|    M64/i_1/i_2000/ZN         OAI21_X1      Rise  1.6490 0.0420 0.0220             0.459427 1.70023  2.15966           1       100                    | 
|    M64/i_1/i_1999/A          INV_X1        Rise  1.6490 0.0000 0.0220                      1.70023                                                   | 
|    M64/i_1/i_1999/ZN         INV_X1        Fall  1.6640 0.0150 0.0100             0.895592 3.80404  4.69963           2       100                    | 
|    M64/i_1/i_1994/A          XOR2_X1       Fall  1.6640 0.0000 0.0100                      2.18123                                                   | 
|    M64/i_1/i_1994/Z          XOR2_X1       Fall  1.7150 0.0510 0.0110             0.775826 1.12828  1.9041            1       100                    | 
|    M64/i_1/p_0[19]                         Fall  1.7150 0.0000                                                                                       | 
|    M64/c_reg[19]/D           DFFR_X1       Fall  1.7150 0.0000 0.0110                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[19]/CK       DFFR_X1   Rise  0.2340 0.0170 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2340 2.2340 | 
| library setup check                       | -0.0260 2.2080 | 
| data required time                        |  2.2080        | 
|                                           |                | 
| data required time                        |  2.2080        | 
| data arrival time                         | -1.7150        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.4980        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[21]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[21] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2044/B1         OAI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.66205                                                   | 
|    M64/i_1/i_2044/ZN         OAI21_X1      Fall  1.5990 0.0270 0.0260             1.24089  1.70023  2.94112           1       100                    | 
|    M64/i_1/i_2043/A          INV_X1        Fall  1.5990 0.0000 0.0260                      1.54936                                                   | 
|    M64/i_1/i_2043/ZN         INV_X1        Rise  1.6370 0.0380 0.0230             2.95607  5.48089  8.43696           3       100                    | 
|    M64/i_1/i_2004/A          XOR2_X1       Rise  1.6410 0.0040 0.0230    0.0040            2.23214                                                   | 
|    M64/i_1/i_2004/Z          XOR2_X1       Rise  1.6890 0.0480 0.0200             0.245976 1.12828  1.37425           1       100                    | 
|    M64/i_1/p_0[21]                         Rise  1.6890 0.0000                                                                                       | 
|    M64/c_reg[21]/D           DFFR_X1       Rise  1.6890 0.0000 0.0200                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[21]/CK       DFFR_X1   Rise  0.2350 0.0180 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2350 2.2350 | 
| library setup check                       | -0.0350 2.2000 | 
| data required time                        |  2.2000        | 
|                                           |                | 
| data required time                        |  2.2000        | 
| data arrival time                         | -1.6890        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.5160        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[18]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[18] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_2001/B1         AOI21_X1      Rise  1.5720 0.0060 0.0950    0.0030            1.647                                                     | 
|    M64/i_1/i_2001/ZN         AOI21_X1      Fall  1.6070 0.0350 0.0300             0.92572  3.80404  4.72976           2       100                    | 
|    M64/i_1/i_1993/A          XOR2_X1       Fall  1.6070 0.0000 0.0300                      2.18123                                                   | 
|    M64/i_1/i_1993/Z          XOR2_X1       Fall  1.6670 0.0600 0.0130             0.805882 1.12828  1.93416           1       100                    | 
|    M64/i_1/p_0[18]                         Fall  1.6670 0.0000                                                                                       | 
|    M64/c_reg[18]/D           DFFR_X1       Fall  1.6670 0.0000 0.0130                      1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[18]/CK       DFFR_X1   Rise  0.2320 0.0150 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2320 2.2320 | 
| library setup check                       | -0.0270 2.2050 | 
| data required time                        |  2.2050        | 
|                                           |                | 
| data required time                        |  2.2050        | 
| data arrival time                         | -1.6670        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.5430        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[17]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[17] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_2324/A3         NOR3_X1       Rise  1.3870 0.0000 0.0960                      1.6163                                                    | 
|    M64/i_1/i_2324/ZN         NOR3_X1       Fall  1.4210 0.0340 0.0290             0.884304 6.02656  6.91087           1       100                    | 
|    M64/i_1/i_2316/A4         NOR4_X4       Fall  1.4210 0.0000 0.0290                      5.80025                                                   | 
|    M64/i_1/i_2316/ZN         NOR4_X4       Rise  1.5660 0.1450 0.0950             20.5977  7.1575   27.7552           4       100                    | 
|    M64/i_1/i_1992/A          XOR2_X1       Rise  1.5720 0.0060 0.0950    0.0030            2.23214                                                   | 
|    M64/i_1/i_1992/Z          XOR2_X1       Rise  1.6270 0.0550 0.0220             0.547636 1.12828  1.67591           1       100                    | 
|    M64/i_1/p_0[17]                         Rise  1.6270 0.0000                                                                                       | 
|    M64/c_reg[17]/D           DFFR_X1       Rise  1.6270 0.0000 0.0220                      1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[17]/CK       DFFR_X1   Rise  0.2310 0.0140 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2310 2.2310 | 
| library setup check                       | -0.0350 2.1960 | 
| data required time                        |  2.1960        | 
|                                           |                | 
| data required time                        |  2.1960        | 
| data arrival time                         | -1.6270        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.5740        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[16]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[16] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_1989/B1         AOI21_X1      Rise  1.3870 0.0000 0.0960                      1.647                                                     | 
|    M64/i_1/i_1989/ZN         AOI21_X1      Fall  1.4280 0.0410 0.0330             2.26474  3.93237  6.19711           2       100                    | 
|    M64/i_1/i_1988/A          INV_X1        Fall  1.4280 0.0000 0.0330                      1.54936                                                   | 
|    M64/i_1/i_1988/ZN         INV_X1        Rise  1.4500 0.0220 0.0120             0.23347  1.67685  1.91032           1       100                    | 
|    M64/i_1/i_1987/B2         AOI21_X1      Rise  1.4500 0.0000 0.0120                      1.67685                                                   | 
|    M64/i_1/i_1987/ZN         AOI21_X1      Fall  1.4730 0.0230 0.0150             1.35466  3.84775  5.20242           2       100                    | 
|    M64/i_1/i_1985/B2         OAI22_X1      Fall  1.4730 0.0000 0.0150                      1.55047                                                   | 
|    M64/i_1/i_1985/ZN         OAI22_X1      Rise  1.5260 0.0530 0.0370             0.612016 2.57361  3.18562           1       100                    | 
|    M64/i_1/i_1984/B          XNOR2_X1      Rise  1.5260 0.0000 0.0370                      2.57361                                                   | 
|    M64/i_1/i_1984/ZN         XNOR2_X1      Rise  1.5750 0.0490 0.0260             2.12356  1.12828  3.25183           1       100                    | 
|    M64/i_1/p_0[16]                         Rise  1.5750 0.0000                                                                                       | 
|    M64/c_reg[16]/D           DFFR_X1       Rise  1.5790 0.0040 0.0260    0.0040            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1230 0.0030 0.0450          1.40591                                     F             | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2170 0.0940 0.0770 32.407   25.5402  57.9473           29      100      F    K        | 
|    M64/c_reg[16]/CK       DFFR_X1   Rise  0.2310 0.0140 0.0770          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2310 2.2310 | 
| library setup check                       | -0.0360 2.1950 | 
| data required time                        |  2.1950        | 
|                                           |                | 
| data required time                        |  2.1950        | 
| data arrival time                         | -1.5790        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.6210        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[15]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[15] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950                      1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230             0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230                      1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960             1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_1989/B1         AOI21_X1      Rise  1.3870 0.0000 0.0960                      1.647                                                     | 
|    M64/i_1/i_1989/ZN         AOI21_X1      Fall  1.4280 0.0410 0.0330             2.26474  3.93237  6.19711           2       100                    | 
|    M64/i_1/i_1988/A          INV_X1        Fall  1.4280 0.0000 0.0330                      1.54936                                                   | 
|    M64/i_1/i_1988/ZN         INV_X1        Rise  1.4500 0.0220 0.0120             0.23347  1.67685  1.91032           1       100                    | 
|    M64/i_1/i_1987/B2         AOI21_X1      Rise  1.4500 0.0000 0.0120                      1.67685                                                   | 
|    M64/i_1/i_1987/ZN         AOI21_X1      Fall  1.4730 0.0230 0.0150             1.35466  3.84775  5.20242           2       100                    | 
|    M64/i_1/i_1982/A          XOR2_X1       Fall  1.4730 0.0000 0.0150                      2.18123                                                   | 
|    M64/i_1/i_1982/Z          XOR2_X1       Fall  1.5260 0.0530 0.0140             0.738356 1.12828  1.86663           1       100                    | 
|    M64/i_1/p_0[15]                         Fall  1.5260 0.0000                                                                                       | 
|    M64/c_reg[15]/D           DFFR_X1       Fall  1.5270 0.0010 0.0140    0.0010            1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[15]/CK       DFFR_X1   Rise  0.2310 0.0050 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2310 2.2310 | 
| library setup check                       | -0.0270 2.2040 | 
| data required time                        |  2.2040        | 
|                                           |                | 
| data required time                        |  2.2040        | 
| data arrival time                         | -1.5270        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.6820        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[14]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[14] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540          0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090 0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                           | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090          2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550 13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550          0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760 7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760          1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210 1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210          3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170 1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160 0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150 0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150          3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120 0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120          2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170 0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170          1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350 1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350          0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130 0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130          1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160 1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160          1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950 1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950          1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230 0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230          1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960 1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_1989/B1         AOI21_X1      Rise  1.3870 0.0000 0.0960          1.647                                                     | 
|    M64/i_1/i_1989/ZN         AOI21_X1      Fall  1.4280 0.0410 0.0330 2.26474  3.93237  6.19711           2       100                    | 
|    M64/i_1/i_1981/A          XOR2_X1       Fall  1.4280 0.0000 0.0330          2.18123                                                   | 
|    M64/i_1/i_1981/Z          XOR2_X1       Fall  1.4900 0.0620 0.0150 0.842359 1.12828  1.97064           1       100                    | 
|    M64/i_1/p_0[14]                         Fall  1.4900 0.0000                                                                           | 
|    M64/c_reg[14]/D           DFFR_X1       Fall  1.4900 0.0000 0.0150          1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[14]/CK       DFFR_X1   Rise  0.2320 0.0060 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2320 2.2320 | 
| library setup check                       | -0.0280 2.2040 | 
| data required time                        |  2.2040        | 
|                                           |                | 
| data required time                        |  2.2040        | 
| data arrival time                         | -1.4900        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.7190        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[13]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540          0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090 0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                           | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090          2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550 13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550          0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760 7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760          1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210 1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210          3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170 1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160 0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150 0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150          3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120 0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120          2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170 0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170          1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350 1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350          0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130 0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130          1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160 1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160          1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950 1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_2338/A3         NOR3_X1       Rise  1.2240 0.0000 0.0950          1.6163                                                    | 
|    M64/i_1/i_2338/ZN         NOR3_X1       Fall  1.2430 0.0190 0.0230 0.802113 1.60595  2.40806           1       100                    | 
|    M64/i_1/i_2330/A4         NOR4_X1       Fall  1.2430 0.0000 0.0230          1.55423                                                   | 
|    M64/i_1/i_2330/ZN         NOR4_X1       Rise  1.3870 0.1440 0.0960 1.82661  5.49545  7.32205           3       100                    | 
|    M64/i_1/i_1980/A          XOR2_X1       Rise  1.3870 0.0000 0.0960          2.23214                                                   | 
|    M64/i_1/i_1980/Z          XOR2_X1       Rise  1.4420 0.0550 0.0220 0.57054  1.12828  1.69882           1       100                    | 
|    M64/i_1/p_0[13]                         Rise  1.4420 0.0000                                                                           | 
|    M64/c_reg[13]/D           DFFR_X1       Rise  1.4420 0.0000 0.0220          1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[13]/CK       DFFR_X1   Rise  0.2330 0.0070 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2330 2.2330 | 
| library setup check                       | -0.0350 2.1980 | 
| data required time                        |  2.1980        | 
|                                           |                | 
| data required time                        |  2.1980        | 
| data arrival time                         | -1.4420        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.7610        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[12]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[12] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540          0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090 0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                           | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090          2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550 13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550          0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760 7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760          1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210 1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210          3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170 1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160 0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150 0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150          3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120 0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120          2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170 0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170          1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350 1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350          0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130 0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130          1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160 1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160          1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950 1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_1977/B1         AOI21_X1      Rise  1.2240 0.0000 0.0950          1.647                                                     | 
|    M64/i_1/i_1977/ZN         AOI21_X1      Fall  1.2570 0.0330 0.0290 0.427877 3.93237  4.36025           2       100                    | 
|    M64/i_1/i_1976/A          INV_X1        Fall  1.2570 0.0000 0.0290          1.54936                                                   | 
|    M64/i_1/i_1976/ZN         INV_X1        Rise  1.2780 0.0210 0.0120 0.259496 1.67685  1.93635           1       100                    | 
|    M64/i_1/i_1975/B2         AOI21_X1      Rise  1.2780 0.0000 0.0120          1.67685                                                   | 
|    M64/i_1/i_1975/ZN         AOI21_X1      Fall  1.2990 0.0210 0.0140 0.525728 3.84775  4.37348           2       100                    | 
|    M64/i_1/i_1973/B2         OAI22_X1      Fall  1.2990 0.0000 0.0140          1.55047                                                   | 
|    M64/i_1/i_1973/ZN         OAI22_X1      Rise  1.3510 0.0520 0.0370 0.639278 2.57361  3.21289           1       100                    | 
|    M64/i_1/i_1972/B          XNOR2_X1      Rise  1.3510 0.0000 0.0370          2.57361                                                   | 
|    M64/i_1/i_1972/ZN         XNOR2_X1      Rise  1.3970 0.0460 0.0200 0.87712  1.12828  2.0054            1       100                    | 
|    M64/i_1/p_0[12]                         Rise  1.3970 0.0000                                                                           | 
|    M64/c_reg[12]/D           DFFR_X1       Rise  1.3970 0.0000 0.0200          1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[12]/CK       DFFR_X1   Rise  0.2350 0.0090 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2350 2.2350 | 
| library setup check                       | -0.0340 2.2010 | 
| data required time                        |  2.2010        | 
|                                           |                | 
| data required time                        |  2.2010        | 
| data arrival time                         | -1.3970        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[11]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[11] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540          0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090 0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                           | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090          2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550 13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550          0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760 7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760          1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210 1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210          3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170 1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160 0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150 0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150          3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120 0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120          2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170 0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170          1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350 1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350          0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130 0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130          1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160 1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160          1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950 1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_1977/B1         AOI21_X1      Rise  1.2240 0.0000 0.0950          1.647                                                     | 
|    M64/i_1/i_1977/ZN         AOI21_X1      Fall  1.2570 0.0330 0.0290 0.427877 3.93237  4.36025           2       100                    | 
|    M64/i_1/i_1976/A          INV_X1        Fall  1.2570 0.0000 0.0290          1.54936                                                   | 
|    M64/i_1/i_1976/ZN         INV_X1        Rise  1.2780 0.0210 0.0120 0.259496 1.67685  1.93635           1       100                    | 
|    M64/i_1/i_1975/B2         AOI21_X1      Rise  1.2780 0.0000 0.0120          1.67685                                                   | 
|    M64/i_1/i_1975/ZN         AOI21_X1      Fall  1.2990 0.0210 0.0140 0.525728 3.84775  4.37348           2       100                    | 
|    M64/i_1/i_1970/A          XOR2_X1       Fall  1.2990 0.0000 0.0140          2.18123                                                   | 
|    M64/i_1/i_1970/Z          XOR2_X1       Fall  1.3530 0.0540 0.0140 1.43029  1.12828  2.55857           1       100                    | 
|    M64/i_1/p_0[11]                         Fall  1.3530 0.0000                                                                           | 
|    M64/c_reg[11]/D           DFFR_X1       Fall  1.3530 0.0000 0.0140          1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[11]/CK       DFFR_X1   Rise  0.2400 0.0140 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2400 2.2400 | 
| library setup check                       | -0.0270 2.2130 | 
| data required time                        |  2.2130        | 
|                                           |                | 
| data required time                        |  2.2130        | 
| data arrival time                         | -1.3530        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.8650        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[10]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[10] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540          0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090 0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                           | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090          2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550 13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550          0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760 7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760          1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210 1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210          3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170 1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160 0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150 0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150          3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120 0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120          2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170 0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170          1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350 1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350          0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130 0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130          1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160 1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160          1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950 1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_1977/B1         AOI21_X1      Rise  1.2240 0.0000 0.0950          1.647                                                     | 
|    M64/i_1/i_1977/ZN         AOI21_X1      Fall  1.2570 0.0330 0.0290 0.427877 3.93237  4.36025           2       100                    | 
|    M64/i_1/i_1969/A          XOR2_X1       Fall  1.2570 0.0000 0.0290          2.18123                                                   | 
|    M64/i_1/i_1969/Z          XOR2_X1       Fall  1.3170 0.0600 0.0130 0.730753 1.12828  1.85903           1       100                    | 
|    M64/i_1/p_0[10]                         Fall  1.3170 0.0000                                                                           | 
|    M64/c_reg[10]/D           DFFR_X1       Fall  1.3170 0.0000 0.0130          1.05273                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[10]/CK       DFFR_X1   Rise  0.2360 0.0100 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2360 2.2360 | 
| library setup check                       | -0.0270 2.2090 | 
| data required time                        |  2.2090        | 
|                                           |                | 
| data required time                        |  2.2090        | 
| data arrival time                         | -1.3170        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.8970        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[9]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[9] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310                      1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470             18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120             22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540             30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090             0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                                       | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                                       | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090                      2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550             13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550                      0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760             7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760                      1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210             1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210                      3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170             1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170                      3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160             0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160                      3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150             0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150                      3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120             0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120                      2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170             0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2357/A1         NOR2_X1       Fall  0.9860 0.0000 0.0170                      1.41309                                                   | 
|    M64/i_1/i_2357/ZN         NOR2_X1       Rise  1.0340 0.0480 0.0350             1.48041  4.38799  5.8684            3       100                    | 
|    M64/i_1/i_2354/A1         OR3_X1        Rise  1.0340 0.0000 0.0350                      0.959052                                                  | 
|    M64/i_1/i_2354/ZN         OR3_X1        Rise  1.0720 0.0380 0.0130             0.671778 3.38992  4.0617            2       100                    | 
|    M64/i_1/i_2352/A1         NOR3_X1       Rise  1.0720 0.0000 0.0130                      1.76357                                                   | 
|    M64/i_1/i_2352/ZN         NOR3_X1       Fall  1.0830 0.0110 0.0160             1.03691  1.60595  2.64286           1       100                    | 
|    M64/i_1/i_2344/A4         NOR4_X1       Fall  1.0830 0.0000 0.0160                      1.55423                                                   | 
|    M64/i_1/i_2344/ZN         NOR4_X1       Rise  1.2240 0.1410 0.0950             1.74282  5.49545  7.23826           3       100                    | 
|    M64/i_1/i_1968/A          XOR2_X1       Rise  1.2240 0.0000 0.0950                      2.23214                                                   | 
|    M64/i_1/i_1968/Z          XOR2_X1       Rise  1.2800 0.0560 0.0220             0.642225 1.12828  1.7705            1       100                    | 
|    M64/i_1/p_0[9]                          Rise  1.2800 0.0000                                                                                       | 
|    M64/c_reg[9]/D            DFFR_X1       Rise  1.2820 0.0020 0.0220    0.0020            1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[9]/CK        DFFR_X1   Rise  0.2370 0.0110 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2370 2.2370 | 
| library setup check                       | -0.0340 2.2030 | 
| data required time                        |  2.2030        | 
|                                           |                | 
| data required time                        |  2.2030        | 
| data arrival time                         | -1.2820        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.9260        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[8]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[8] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540          0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q         DFF_X1        Fall  0.3530 0.0990 0.0090 0.981141 3.25089  4.23203           1       100      F             | 
|    inRegA/Q[3]                             Fall  0.3530 0.0000                                                                           | 
|    M64/a[3]                                Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/a[3]                            Fall  0.3530 0.0000                                                                           | 
|    M64/i_1/i_2383/A          INV_X2        Fall  0.3530 0.0000 0.0090          2.94332                                                   | 
|    M64/i_1/i_2383/ZN         INV_X2        Rise  0.4130 0.0600 0.0550 13.2043  30.504   43.7084           19      100                    | 
|    M64/i_1/sgo__L1_c10/A     CLKBUF_X1     Rise  0.4180 0.0050 0.0550          0.77983                                                   | 
|    M64/i_1/sgo__L1_c10/Z     CLKBUF_X1     Rise  0.5320 0.1140 0.0760 7.96857  23.1188  31.0874           14      100                    | 
|    M64/i_1/i_1885/A2         NOR2_X1       Rise  0.5360 0.0040 0.0760          1.65135                                                   | 
|    M64/i_1/i_1885/ZN         NOR2_X1       Fall  0.5600 0.0240 0.0210 1.01525  3.74571  4.76096           1       100                    | 
|    M64/i_1/i_7/A             FA_X1         Fall  0.5600 0.0000 0.0210          3.6056                                                    | 
|    M64/i_1/i_7/CO            FA_X1         Fall  0.6450 0.0850 0.0170 1.18911  3.47198  4.6611            1       100                    | 
|    M64/i_1/i_12/B            FA_X1         Fall  0.6450 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_12/CO           FA_X1         Fall  0.7290 0.0840 0.0160 0.387204 3.47198  3.85919           1       100                    | 
|    M64/i_1/i_18/B            FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_18/S            FA_X1         Rise  0.8550 0.1260 0.0150 0.40298  3.18586  3.58884           1       100                    | 
|    M64/i_1/i_20/A            HA_X1         Rise  0.8550 0.0000 0.0150          3.18586                                                   | 
|    M64/i_1/i_20/CO           HA_X1         Rise  0.8920 0.0370 0.0120 0.600807 2.76208  3.36288           1       100                    | 
|    M64/i_1/i_26/CI           FA_X1         Rise  0.8920 0.0000 0.0120          2.76208                                                   | 
|    M64/i_1/i_26/S            FA_X1         Fall  0.9860 0.0940 0.0170 0.789698 2.63262  3.42231           2       100                    | 
|    M64/i_1/i_2348/A1         AND2_X1       Fall  0.9860 0.0000 0.0170          0.874832                                                  | 
|    M64/i_1/i_2348/ZN         AND2_X1       Fall  1.0230 0.0370 0.0080 0.581196 3.38815  3.96935           2       100                    | 
|    M64/i_1/i_1967/A2         NOR2_X1       Fall  1.0230 0.0000 0.0080          1.56385                                                   | 
|    M64/i_1/i_1967/ZN         NOR2_X1       Rise  1.0550 0.0320 0.0190 0.246373 2.23275  2.47913           1       100                    | 
|    M64/i_1/i_1960/A          XNOR2_X1      Rise  1.0550 0.0000 0.0190          2.23275                                                   | 
|    M64/i_1/i_1960/ZN         XNOR2_X1      Rise  1.0960 0.0410 0.0190 0.705178 1.12828  1.83345           1       100                    | 
|    M64/i_1/p_0[8]                          Rise  1.0960 0.0000                                                                           | 
|    M64/c_reg[8]/D            DFFR_X1       Rise  1.0960 0.0000 0.0190          1.12828                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0490 0.0490 0.0280 2.57884  8.44227  11.0211           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0490 0.0000 0.0280          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1200 0.0710 0.0450 18.015   16.8952  34.9102           4       100      F    K        | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1230 0.0030 0.0450          1.42116                                     F             | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2260 0.1030 0.0730 52.7364  30.8244  83.5608           35      100      F    K        | 
|    M64/c_reg[8]/CK        DFFR_X1   Rise  0.2400 0.0140 0.0730          0.976605                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2400 2.2400 | 
| library setup check                       | -0.0340 2.2060 | 
| data required time                        |  2.2060        | 
|                                           |                | 
| data required time                        |  2.2060        | 
| data arrival time                         | -1.0960        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  1.1150        | 
--------------------------------------------------------------


 Timing Path to c[49] 
  
 Path Start Point : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[49] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[49]/CK       DFF_X1        Rise  0.2310 0.0420 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[49]/Q        DFF_X1        Rise  0.3730 0.1420 0.0450             8.36298  10       18.363            1       100      F             | 
|    outReg/Q[49]                            Rise  0.3730 0.0000                                                                                       | 
|    c[49]                                   Rise  0.3750 0.0020 0.0450    0.0010            10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1250        | 
--------------------------------------------------------------


 Timing Path to c[53] 
  
 Path Start Point : outReg/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[53] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[53]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[53]/Q        DFF_X1        Rise  0.3650 0.1350 0.0380             5.53445  10       15.5344           1       100      F             | 
|    outReg/Q[53]                            Rise  0.3650 0.0000                                                                                       | 
|    c[53]                                   Rise  0.3700 0.0050 0.0380    0.0030            10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1300        | 
--------------------------------------------------------------


 Timing Path to c[55] 
  
 Path Start Point : outReg/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[55] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[55]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[55]/Q        DFF_X1        Rise  0.3640 0.1340 0.0360             4.74557  10       14.7456           1       100      F             | 
|    outReg/Q[55]                            Rise  0.3640 0.0000                                                                                       | 
|    c[55]                                   Rise  0.3690 0.0050 0.0360    0.0040            10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1310        | 
--------------------------------------------------------------


 Timing Path to c[54] 
  
 Path Start Point : outReg/Q_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[54] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[54]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[54]/Q        DFF_X1        Rise  0.3630 0.1330 0.0360             4.61902  10       14.619            1       100      F             | 
|    outReg/Q[54]                            Rise  0.3630 0.0000                                                                                       | 
|    c[54]                                   Rise  0.3660 0.0030 0.0360    0.0010            10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1340        | 
--------------------------------------------------------------


 Timing Path to c[52] 
  
 Path Start Point : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[52] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[52]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[52]/Q        DFF_X1        Rise  0.3630 0.1330 0.0360             4.67162  10       14.6716           1       100      F             | 
|    outReg/Q[52]                            Rise  0.3630 0.0000                                                                                       | 
|    c[52]                                   Rise  0.3660 0.0030 0.0360    0.0020            10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1340        | 
--------------------------------------------------------------


 Timing Path to c[51] 
  
 Path Start Point : outReg/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[51] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[51]/CK       DFF_X1        Rise  0.2310 0.0420 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[51]/Q        DFF_X1        Rise  0.3630 0.1320 0.0350             3.92992  10       13.9299           1       100      F             | 
|    outReg/Q[51]                            Rise  0.3630 0.0000                                                                                       | 
|    c[51]                                   Rise  0.3640 0.0010 0.0350                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1360        | 
--------------------------------------------------------------


 Timing Path to c[56] 
  
 Path Start Point : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[56] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[56]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[56]/Q        DFF_X1        Rise  0.3590 0.1290 0.0320             2.64922  10       12.6492           1       100      F             | 
|    outReg/Q[56]                            Rise  0.3590 0.0000                                                                                       | 
|    c[56]                                   Rise  0.3630 0.0040 0.0320    0.0030            10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1370        | 
--------------------------------------------------------------


 Timing Path to c[50] 
  
 Path Start Point : outReg/Q_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[50] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[50]/CK       DFF_X1        Rise  0.2310 0.0420 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[50]/Q        DFF_X1        Rise  0.3610 0.1300 0.0330             3.27636  10       13.2764           1       100      F             | 
|    outReg/Q[50]                            Rise  0.3610 0.0000                                                                                       | 
|    c[50]                                   Rise  0.3620 0.0010 0.0330                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1380        | 
--------------------------------------------------------------


 Timing Path to c[57] 
  
 Path Start Point : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[57] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[57]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[57]/Q        DFF_X1        Rise  0.3570 0.1270 0.0300             1.87589  10       11.8759           1       100      F             | 
|    outReg/Q[57]                            Rise  0.3570 0.0000                                                                                       | 
|    c[57]                                   Rise  0.3600 0.0030 0.0300    0.0020            10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3600        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1400        | 
--------------------------------------------------------------


 Timing Path to c[48] 
  
 Path Start Point : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[48] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[48]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[48]/Q        DFF_X1        Rise  0.3570 0.1270 0.0300             1.87654  10       11.8765           1       100      F             | 
|    outReg/Q[48]                            Rise  0.3570 0.0000                                                                                       | 
|    c[48]                                   Rise  0.3580 0.0010 0.0300                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1420        | 
--------------------------------------------------------------


 Timing Path to c[59] 
  
 Path Start Point : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[59] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[59]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[59]/Q        DFF_X1        Rise  0.3560 0.1260 0.0290             1.45971  10       11.4597           1       100      F             | 
|    outReg/Q[59]                            Rise  0.3560 0.0000                                                                                       | 
|    c[59]                                   Rise  0.3570 0.0010 0.0290                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1430        | 
--------------------------------------------------------------


 Timing Path to c[47] 
  
 Path Start Point : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[47] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[47]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[47]/Q        DFF_X1        Rise  0.3560 0.1260 0.0290             1.30716  10       11.3072           1       100      F             | 
|    outReg/Q[47]                            Rise  0.3560 0.0000                                                                                       | 
|    c[47]                                   Rise  0.3570 0.0010 0.0290                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1430        | 
--------------------------------------------------------------


 Timing Path to c[28] 
  
 Path Start Point : outReg/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[28]/CK       DFF_X1        Rise  0.2270 0.0380 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[28]/Q        DFF_X1        Rise  0.3530 0.1260 0.0290             1.55732  10       11.5573           1       100      F             | 
|    outReg/Q[28]                            Rise  0.3530 0.0000                                                                                       | 
|    c[28]                                   Rise  0.3560 0.0030 0.0290    0.0030            10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1440        | 
--------------------------------------------------------------


 Timing Path to c[40] 
  
 Path Start Point : outReg/Q_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[40] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[40]/CK       DFF_X1        Rise  0.2290 0.0400 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[40]/Q        DFF_X1        Rise  0.3550 0.1260 0.0290             1.4976   10       11.4976           1       100      F             | 
|    outReg/Q[40]                            Rise  0.3550 0.0000                                                                                       | 
|    c[40]                                   Rise  0.3560 0.0010 0.0290                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1440        | 
--------------------------------------------------------------


 Timing Path to c[58] 
  
 Path Start Point : outReg/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[58] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[58]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[58]/Q        DFF_X1        Rise  0.3560 0.1260 0.0290             1.28423  10       11.2842           1       100      F             | 
|    outReg/Q[58]                            Rise  0.3560 0.0000                                                                                       | 
|    c[58]                                   Rise  0.3560 0.0000 0.0290                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1440        | 
--------------------------------------------------------------


 Timing Path to c[39] 
  
 Path Start Point : outReg/Q_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[39] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[39]/CK       DFF_X1        Rise  0.2290 0.0400 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[39]/Q        DFF_X1        Rise  0.3550 0.1260 0.0290             1.41262  10       11.4126           1       100      F             | 
|    outReg/Q[39]                            Rise  0.3550 0.0000                                                                                       | 
|    c[39]                                   Rise  0.3550 0.0000 0.0290                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3550        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1450        | 
--------------------------------------------------------------


 Timing Path to c[46] 
  
 Path Start Point : outReg/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[46] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[46]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[46]/Q        DFF_X1        Rise  0.3550 0.1250 0.0280             1.10741  10       11.1074           1       100      F             | 
|    outReg/Q[46]                            Rise  0.3550 0.0000                                                                                       | 
|    c[46]                                   Rise  0.3550 0.0000 0.0280                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3550        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1450        | 
--------------------------------------------------------------


 Timing Path to c[44] 
  
 Path Start Point : outReg/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[44] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[44]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[44]/Q        DFF_X1        Rise  0.3550 0.1250 0.0280             0.835362 10       10.8354           1       100      F             | 
|    outReg/Q[44]                            Rise  0.3550 0.0000                                                                                       | 
|    c[44]                                   Rise  0.3550 0.0000 0.0280                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3550        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1450        | 
--------------------------------------------------------------


 Timing Path to c[41] 
  
 Path Start Point : outReg/Q_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[41] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[41]/CK       DFF_X1        Rise  0.2290 0.0400 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[41]/Q        DFF_X1        Rise  0.3540 0.1250 0.0270             0.796549 10       10.7965           1       100      F             | 
|    outReg/Q[41]                            Rise  0.3540 0.0000                                                                                       | 
|    c[41]                                   Rise  0.3540 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3540        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1460        | 
--------------------------------------------------------------


 Timing Path to c[60] 
  
 Path Start Point : outReg/Q_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[60] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[60]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[60]/Q        DFF_X1        Rise  0.3540 0.1240 0.0270             0.513748 10       10.5137           1       100      F             | 
|    outReg/Q[60]                            Rise  0.3540 0.0000                                                                                       | 
|    c[60]                                   Rise  0.3540 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3540        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1460        | 
--------------------------------------------------------------


 Timing Path to c[45] 
  
 Path Start Point : outReg/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[45] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[45]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[45]/Q        DFF_X1        Rise  0.3540 0.1240 0.0270             0.646584 10       10.6466           1       100      F             | 
|    outReg/Q[45]                            Rise  0.3540 0.0000                                                                                       | 
|    c[45]                                   Rise  0.3540 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3540        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1460        | 
--------------------------------------------------------------


 Timing Path to c[43] 
  
 Path Start Point : outReg/Q_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[43] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[43]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[43]/Q        DFF_X1        Rise  0.3540 0.1240 0.0270             0.456581 10       10.4566           1       100      F             | 
|    outReg/Q[43]                            Rise  0.3540 0.0000                                                                                       | 
|    c[43]                                   Rise  0.3540 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3540        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1460        | 
--------------------------------------------------------------


 Timing Path to c[26] 
  
 Path Start Point : outReg/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[26]/CK       DFF_X1        Rise  0.2260 0.0370 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[26]/Q        DFF_X1        Rise  0.3520 0.1260 0.0290             1.37074  10       11.3707           1       100      F             | 
|    outReg/Q[26]                            Rise  0.3520 0.0000                                                                                       | 
|    c[26]                                   Rise  0.3530 0.0010 0.0290                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1470        | 
--------------------------------------------------------------


 Timing Path to c[38] 
  
 Path Start Point : outReg/Q_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[38] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[38]/CK       DFF_X1        Rise  0.2280 0.0390 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[38]/Q        DFF_X1        Rise  0.3530 0.1250 0.0280             0.835516 10       10.8355           1       100      F             | 
|    outReg/Q[38]                            Rise  0.3530 0.0000                                                                                       | 
|    c[38]                                   Rise  0.3530 0.0000 0.0280                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1470        | 
--------------------------------------------------------------


 Timing Path to c[30] 
  
 Path Start Point : outReg/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[30]/CK       DFF_X1        Rise  0.2280 0.0390 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[30]/Q        DFF_X1        Rise  0.3530 0.1250 0.0280             1.20118  10       11.2012           1       100      F             | 
|    outReg/Q[30]                            Rise  0.3530 0.0000                                                                                       | 
|    c[30]                                   Rise  0.3530 0.0000 0.0280                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1470        | 
--------------------------------------------------------------


 Timing Path to c[62] 
  
 Path Start Point : outReg/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[62] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[62]/CK       DFF_X1        Rise  0.2290 0.0400 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[62]/Q        DFF_X1        Rise  0.3530 0.1240 0.0270             0.427527 10       10.4275           1       100      F             | 
|    outReg/Q[62]                            Rise  0.3530 0.0000                                                                                       | 
|    c[62]                                   Rise  0.3530 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1470        | 
--------------------------------------------------------------


 Timing Path to c[61] 
  
 Path Start Point : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[61] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[61]/CK       DFF_X1        Rise  0.2290 0.0400 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[61]/Q        DFF_X1        Rise  0.3530 0.1240 0.0270             0.680076 10       10.6801           1       100      F             | 
|    outReg/Q[61]                            Rise  0.3530 0.0000                                                                                       | 
|    c[61]                                   Rise  0.3530 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1470        | 
--------------------------------------------------------------


 Timing Path to c[42] 
  
 Path Start Point : outReg/Q_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[42] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[42]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[42]/Q        DFF_X1        Rise  0.3530 0.1230 0.0260             0.235275 10       10.2353           1       100      F             | 
|    outReg/Q[42]                            Rise  0.3530 0.0000                                                                                       | 
|    c[42]                                   Rise  0.3530 0.0000 0.0260                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1470        | 
--------------------------------------------------------------


 Timing Path to c[27] 
  
 Path Start Point : outReg/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[27]/CK       DFF_X1        Rise  0.2260 0.0370 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[27]/Q        DFF_X1        Rise  0.3520 0.1260 0.0280             1.23258  10       11.2326           1       100      F             | 
|    outReg/Q[27]                            Rise  0.3520 0.0000                                                                                       | 
|    c[27]                                   Rise  0.3520 0.0000 0.0280                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1480        | 
--------------------------------------------------------------


 Timing Path to c[37] 
  
 Path Start Point : outReg/Q_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[37] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[37]/CK       DFF_X1        Rise  0.2280 0.0390 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[37]/Q        DFF_X1        Rise  0.3520 0.1240 0.0270             0.67574  10       10.6757           1       100      F             | 
|    outReg/Q[37]                            Rise  0.3520 0.0000                                                                                       | 
|    c[37]                                   Rise  0.3520 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1480        | 
--------------------------------------------------------------


 Timing Path to c[32] 
  
 Path Start Point : outReg/Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[32] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[32]/CK       DFF_X1        Rise  0.2280 0.0390 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[32]/Q        DFF_X1        Rise  0.3520 0.1240 0.0270             0.709388 10       10.7094           1       100      F             | 
|    outReg/Q[32]                            Rise  0.3520 0.0000                                                                                       | 
|    c[32]                                   Rise  0.3520 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1480        | 
--------------------------------------------------------------


 Timing Path to c[63] 
  
 Path Start Point : outReg/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[63] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[63]/CK       DFF_X1        Rise  0.2290 0.0400 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[63]/Q        DFF_X1        Rise  0.3520 0.1230 0.0260             0.280022 10       10.28             1       100      F             | 
|    outReg/Q[63]                            Rise  0.3520 0.0000                                                                                       | 
|    c[63]                                   Rise  0.3520 0.0000 0.0260                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1480        | 
--------------------------------------------------------------


 Timing Path to c[20] 
  
 Path Start Point : outReg/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[20]/CK       DFF_X1        Rise  0.2240 0.0350 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[20]/Q        DFF_X1        Rise  0.3500 0.1260 0.0290             1.34206  10       11.3421           1       100      F             | 
|    outReg/Q[20]                            Rise  0.3500 0.0000                                                                                       | 
|    c[20]                                   Rise  0.3510 0.0010 0.0290                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1490        | 
--------------------------------------------------------------


 Timing Path to c[25] 
  
 Path Start Point : outReg/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[25]/CK       DFF_X1        Rise  0.2250 0.0360 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[25]/Q        DFF_X1        Rise  0.3500 0.1250 0.0280             0.85268  10       10.8527           1       100      F             | 
|    outReg/Q[25]                            Rise  0.3500 0.0000                                                                                       | 
|    c[25]                                   Rise  0.3510 0.0010 0.0280                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1490        | 
--------------------------------------------------------------


 Timing Path to c[33] 
  
 Path Start Point : outReg/Q_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[33] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[33]/CK       DFF_X1        Rise  0.2270 0.0380 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[33]/Q        DFF_X1        Rise  0.3510 0.1240 0.0270             0.36554  10       10.3655           1       100      F             | 
|    outReg/Q[33]                            Rise  0.3510 0.0000                                                                                       | 
|    c[33]                                   Rise  0.3510 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1490        | 
--------------------------------------------------------------


 Timing Path to c[29] 
  
 Path Start Point : outReg/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[29]/CK       DFF_X1        Rise  0.2270 0.0380 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[29]/Q        DFF_X1        Rise  0.3510 0.1240 0.0270             0.402815 10       10.4028           1       100      F             | 
|    outReg/Q[29]                            Rise  0.3510 0.0000                                                                                       | 
|    c[29]                                   Rise  0.3510 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1490        | 
--------------------------------------------------------------


 Timing Path to c[31] 
  
 Path Start Point : outReg/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[31]/CK       DFF_X1        Rise  0.2280 0.0390 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[31]/Q        DFF_X1        Rise  0.3510 0.1230 0.0260             0.170115 10       10.1701           1       100      F             | 
|    outReg/Q[31]                            Rise  0.3510 0.0000                                                                                       | 
|    c[31]                                   Rise  0.3510 0.0000 0.0260                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1490        | 
--------------------------------------------------------------


 Timing Path to c[12] 
  
 Path Start Point : outReg/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[12]/CK       DFF_X1        Rise  0.2210 0.0320 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[12]/Q        DFF_X1        Rise  0.3490 0.1280 0.0300             2.1018   10       12.1018           1       100      F             | 
|    outReg/Q[12]                            Rise  0.3490 0.0000                                                                                       | 
|    c[12]                                   Rise  0.3500 0.0010 0.0300                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3500        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1500        | 
--------------------------------------------------------------


 Timing Path to c[36] 
  
 Path Start Point : outReg/Q_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[36] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[36]/CK       DFF_X1        Rise  0.2270 0.0380 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[36]/Q        DFF_X1        Rise  0.3500 0.1230 0.0260             0.26099  10       10.261            1       100      F             | 
|    outReg/Q[36]                            Rise  0.3500 0.0000                                                                                       | 
|    c[36]                                   Rise  0.3500 0.0000 0.0260                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3500        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1500        | 
--------------------------------------------------------------


 Timing Path to c[35] 
  
 Path Start Point : outReg/Q_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[35] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[35]/CK       DFF_X1        Rise  0.2270 0.0380 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[35]/Q        DFF_X1        Rise  0.3500 0.1230 0.0260             0.223063 10       10.2231           1       100      F             | 
|    outReg/Q[35]                            Rise  0.3500 0.0000                                                                                       | 
|    c[35]                                   Rise  0.3500 0.0000 0.0260                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3500        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1500        | 
--------------------------------------------------------------


 Timing Path to c[13] 
  
 Path Start Point : outReg/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[13]/CK       DFF_X1        Rise  0.2200 0.0310 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[13]/Q        DFF_X1        Rise  0.3470 0.1270 0.0300             1.95369  10       11.9537           1       100      F             | 
|    outReg/Q[13]                            Rise  0.3470 0.0000                                                                                       | 
|    c[13]                                   Rise  0.3490 0.0020 0.0300    0.0010            10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3490        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1510        | 
--------------------------------------------------------------


 Timing Path to c[23] 
  
 Path Start Point : outReg/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[23]/CK       DFF_X1        Rise  0.2240 0.0350 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[23]/Q        DFF_X1        Rise  0.3490 0.1250 0.0280             0.945898 10       10.9459           1       100      F             | 
|    outReg/Q[23]                            Rise  0.3490 0.0000                                                                                       | 
|    c[23]                                   Rise  0.3490 0.0000 0.0280                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3490        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1510        | 
--------------------------------------------------------------


 Timing Path to c[24] 
  
 Path Start Point : outReg/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[24]/CK       DFF_X1        Rise  0.2250 0.0360 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[24]/Q        DFF_X1        Rise  0.3490 0.1240 0.0270             0.769428 10       10.7694           1       100      F             | 
|    outReg/Q[24]                            Rise  0.3490 0.0000                                                                                       | 
|    c[24]                                   Rise  0.3490 0.0000 0.0270                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3490        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1510        | 
--------------------------------------------------------------


 Timing Path to c[34] 
  
 Path Start Point : outReg/Q_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[34] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    outReg/Q_reg[34]/CK       DFF_X1        Rise  0.2260 0.0370 0.1020                      0.949653                                    F             | 
|    outReg/Q_reg[34]/Q        DFF_X1        Rise  0.3490 0.1230 0.0260             0.337628 10       10.3376           1       100      F             | 
|    outReg/Q[34]                            Rise  0.3490 0.0000                                                                                       | 
|    c[34]                                   Rise  0.3490 0.0000 0.0260                      10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


-------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 2.20335  0.699202 2.90255           1       100      c    K        | 
-------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3490        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1510        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 495M, CVMEM - 2079M, PVMEM - 2939M)
