Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu May 29 15:46:12 2025
| Host             : DESKTOP-OIK79P6 running 64-bit major release  (build 9200)
| Command          : report_power -file bd_wrapper_power_routed.rpt -pb bd_wrapper_power_summary_routed.pb -rpx bd_wrapper_power_routed.rpx
| Design           : bd_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.377        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.270        |
| Device Static (W)        | 0.107        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.7         |
| Junction Temperature (C) | 29.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        5 |       --- |             --- |
| Slice Logic              |     0.007 |     3697 |       --- |             --- |
|   LUT as Logic           |     0.005 |     1232 |     53200 |            2.32 |
|   CARRY4                 |    <0.001 |      179 |     13300 |            1.35 |
|   Register               |    <0.001 |     1755 |    106400 |            1.65 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |    <0.001 |       27 |     53200 |            0.05 |
|   Others                 |    <0.001 |      145 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |        88 |            1.14 |
| Signals                  |     0.007 |     2560 |       --- |             --- |
| Block RAM                |    <0.001 |        2 |       140 |            1.43 |
| MMCM                     |     0.165 |        2 |         4 |           50.00 |
| PLL                      |     0.054 |        1 |         4 |           25.00 |
| I/O                      |     0.032 |       20 |       125 |           16.00 |
| Static Power             |     0.107 |          |           |                 |
| Total                    |     0.377 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.023 |      0.008 |
| Vccaux    |       1.800 |     0.148 |       0.137 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+---------------------------------------------+-----------------+
| Clock                   | Domain                                      | Constraint (ns) |
+-------------------------+---------------------------------------------+-----------------+
| clk_out1_bd_clk_wiz_0_0 | bd_i/clk_wiz_0/inst/clk_out1_bd_clk_wiz_0_0 |             5.0 |
| clkfbout_bd_clk_wiz_0_0 | bd_i/clk_wiz_0/inst/clkfbout_bd_clk_wiz_0_0 |             8.0 |
| sys_clk                 | sys_clk                                     |             8.0 |
+-------------------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------+-----------+
| Name                                            | Power (W) |
+-------------------------------------------------+-----------+
| bd_wrapper                                      |     0.270 |
|   bd_i                                          |     0.270 |
|     clk_wiz_0                                   |     0.108 |
|       inst                                      |     0.108 |
|     dvi2rgb_0                                   |     0.097 |
|       U0                                        |     0.097 |
|         DataDecoders[0].DecoderX                |     0.011 |
|           ChannelBondX                          |    <0.001 |
|             pFIFO_reg_0_31_0_5                  |    <0.001 |
|             pFIFO_reg_0_31_6_9                  |    <0.001 |
|           InputSERDES_X                         |     0.010 |
|           PhaseAlignX                           |    <0.001 |
|           SyncBaseOvf                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|           SyncBaseRst                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|         DataDecoders[1].DecoderX                |     0.011 |
|           ChannelBondX                          |    <0.001 |
|             pFIFO_reg_0_31_0_5                  |    <0.001 |
|             pFIFO_reg_0_31_6_9                  |    <0.001 |
|           InputSERDES_X                         |     0.010 |
|           PhaseAlignX                           |    <0.001 |
|           SyncBaseOvf                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|           SyncBaseRst                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|         DataDecoders[2].DecoderX                |     0.011 |
|           ChannelBondX                          |    <0.001 |
|             pFIFO_reg_0_31_0_5                  |    <0.001 |
|             pFIFO_reg_0_31_6_9                  |    <0.001 |
|           InputSERDES_X                         |     0.010 |
|           PhaseAlignX                           |    <0.001 |
|           SyncBaseOvf                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|           SyncBaseRst                           |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X             |    <0.001 |
|         GenerateDDC.DDC_EEPROM                  |     0.002 |
|           I2C_SlaveController                   |     0.001 |
|             GlitchF_SCL                         |    <0.001 |
|             GlitchF_SDA                         |    <0.001 |
|             SyncSCL                             |    <0.001 |
|             SyncSDA                             |    <0.001 |
|         LockLostReset                           |     0.000 |
|           SyncAsyncx                            |     0.000 |
|         TMDS_ClockingX                          |     0.061 |
|           LockLostReset                         |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|           MMCM_LockSync                         |    <0.001 |
|           RdyLostReset                          |    <0.001 |
|             SyncAsyncx                          |    <0.001 |
|     rgb2dvi_0                                   |     0.055 |
|       U0                                        |     0.055 |
|         ClockGenInternal.ClockGenX              |     0.054 |
|           LockLostReset                         |     0.000 |
|             SyncAsyncx                          |     0.000 |
|           PLL_LockSyncAsync                     |     0.000 |
|         ClockSerializer                         |    <0.001 |
|         DataEncoders[0].DataEncoder             |    <0.001 |
|         DataEncoders[0].DataSerializer          |    <0.001 |
|         DataEncoders[1].DataEncoder             |    <0.001 |
|         DataEncoders[1].DataSerializer          |    <0.001 |
|         DataEncoders[2].DataEncoder             |    <0.001 |
|         DataEncoders[2].DataSerializer          |    <0.001 |
|         LockLostReset                           |     0.000 |
|           SyncAsyncx                            |     0.000 |
|     v_axi4s_vid_out_0                           |     0.002 |
|       inst                                      |     0.002 |
|         COUPLER_INST                            |    <0.001 |
|           generate_sync_fifo.FIFO_INST          |    <0.001 |
|             XPM_FIFO_SYNC_INST                  |    <0.001 |
|               xpm_fifo_base_inst                |    <0.001 |
|                 gen_fwft.rdpp1_inst             |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst |    <0.001 |
|                 rdp_inst                        |    <0.001 |
|                 rdpp1_inst                      |    <0.001 |
|                 rst_d1_inst                     |     0.000 |
|                 wrp_inst                        |    <0.001 |
|                 wrpp1_inst                      |    <0.001 |
|                 xpm_fifo_rst_inst               |    <0.001 |
|         FORMATTER_INST                          |    <0.001 |
|         SYNC_INST                               |     0.001 |
|     v_tc_0                                      |     0.007 |
|       U0                                        |     0.007 |
|         U_TC_TOP                                |     0.007 |
|           GEN_DETECTION.U_tc_DET                |     0.005 |
|           GEN_GENERATOR.U_TC_GEN                |     0.002 |
|     v_vid_in_axi4s_0                            |    <0.001 |
|       inst                                      |    <0.001 |
|         COUPLER_INST                            |    <0.001 |
|           generate_sync_fifo.FIFO_INST          |    <0.001 |
|             XPM_FIFO_SYNC_INST                  |    <0.001 |
|               xpm_fifo_base_inst                |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst |    <0.001 |
|                 rdp_inst                        |    <0.001 |
|                 rdpp1_inst                      |    <0.001 |
|                 rst_d1_inst                     |     0.000 |
|                 wrp_inst                        |    <0.001 |
|                 wrpp1_inst                      |    <0.001 |
|                 xpm_fifo_rst_inst               |     0.000 |
|         FORMATTER_INST                          |    <0.001 |
|   hdmi_rx_ddc_scl_iobuf                         |     0.000 |
|   hdmi_rx_ddc_sda_iobuf                         |     0.000 |
+-------------------------------------------------+-----------+


