#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jul 17 20:34:38 2016
# Process ID: 10942
# Current directory: /home/josefonseca/Documents/thesis/verilog/network
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/network/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/network/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 5825.520 ; gain = 145.715 ; free physical = 3110 ; free virtual = 9007
reset_run synth_8
launch_runs impl_10
[Sun Jul 17 20:36:08 2016] Launched synth_8...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_8/runme.log
[Sun Jul 17 20:36:08 2016] Launched impl_10...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10/runme.log
reset_run synth_8
launch_runs impl_10
[Sun Jul 17 20:40:47 2016] Launched synth_8...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_8/runme.log
[Sun Jul 17 20:40:47 2016] Launched impl_10...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10/runme.log
reset_run synth_8
launch_runs impl_10
[Sun Jul 17 20:58:59 2016] Launched synth_8...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_8/runme.log
[Sun Jul 17 20:58:59 2016] Launched impl_10...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10/runme.log
reset_run synth_8 -noclean_dir 
launch_runs impl_10
[Sun Jul 17 20:59:26 2016] Launched synth_8...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_8/runme.log
[Sun Jul 17 20:59:26 2016] Launched impl_10...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10/runme.log
reset_run synth_8
launch_runs impl_10
[Sun Jul 17 21:03:39 2016] Launched synth_8...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_8/runme.log
[Sun Jul 17 21:03:39 2016] Launched impl_10...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10/runme.log
reset_run synth_8
set_property strategy Flow_AreaOptimized_high [get_runs synth_8]
launch_runs impl_10
[Sun Jul 17 21:10:18 2016] Launched synth_8...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_8/runme.log
[Sun Jul 17 21:10:18 2016] Launched impl_10...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_10/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 17 21:40:54 2016...
