
*** Running vivado
    with args -log pid_overlay_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pid_overlay_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pid_overlay_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'UCSD:hlsip:ctrlloop:1.0'. The one found in IP location '/home/iavendano/pynq-copter/pynqcopter/ip/pid/ctrlloop/ctrlloop/impl/ip' will take precedence over the same IP in location /home/iavendano/pynq-copter/pynqcopter/ip/ctrlloop/ctrlloop/ctrlloop/impl/ip
Command: link_design -top pid_overlay_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.srcs/sources_1/bd/pid_overlay/ip/pid_overlay_pid_0_0/pid_overlay_pid_0_0.dcp' for cell 'pid_overlay_i/pid_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.srcs/sources_1/bd/pid_overlay/ip/pid_overlay_processing_system7_0_0/pid_overlay_processing_system7_0_0.dcp' for cell 'pid_overlay_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.srcs/sources_1/bd/pid_overlay/ip/pid_overlay_userReset_0/pid_overlay_userReset_0.dcp' for cell 'pid_overlay_i/userReset'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.srcs/sources_1/bd/pid_overlay/ip/pid_overlay_auto_pc_0/pid_overlay_auto_pc_0.dcp' for cell 'pid_overlay_i/pidInterconnect/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 758 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.srcs/sources_1/bd/pid_overlay/ip/pid_overlay_processing_system7_0_0/pid_overlay_processing_system7_0_0.xdc] for cell 'pid_overlay_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.srcs/sources_1/bd/pid_overlay/ip/pid_overlay_processing_system7_0_0/pid_overlay_processing_system7_0_0.xdc] for cell 'pid_overlay_i/processing_system7_0/inst'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.srcs/sources_1/bd/pid_overlay/ip/pid_overlay_userReset_0/pid_overlay_userReset_0_board.xdc] for cell 'pid_overlay_i/userReset/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.srcs/sources_1/bd/pid_overlay/ip/pid_overlay_userReset_0/pid_overlay_userReset_0_board.xdc] for cell 'pid_overlay_i/userReset/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.srcs/sources_1/bd/pid_overlay/ip/pid_overlay_userReset_0/pid_overlay_userReset_0.xdc] for cell 'pid_overlay_i/userReset/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.srcs/sources_1/bd/pid_overlay/ip/pid_overlay_userReset_0/pid_overlay_userReset_0.xdc] for cell 'pid_overlay_i/userReset/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/design.xdc]
WARNING: [Vivado 12-584] No ports matched 'pb_i[0]'. [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/design.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/design.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pb_i[1]'. [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/design.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/design.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pb_i[2]'. [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/design.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/design.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pb_i[3]'. [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/design.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/design.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/pid_overlay/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances

14 Infos, 4 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1580.914 ; gain = 417.953 ; free physical = 251985 ; free virtual = 517252
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1644.941 ; gain = 64.027 ; free physical = 251978 ; free virtual = 517245
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 27 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1747824e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2109.434 ; gain = 0.000 ; free physical = 251612 ; free virtual = 516879
INFO: [Opt 31-389] Phase Retarget created 76 cells and removed 110 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18b5b8640

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2109.434 ; gain = 0.000 ; free physical = 251612 ; free virtual = 516879
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 122 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11088ce2d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.434 ; gain = 0.000 ; free physical = 251519 ; free virtual = 516786
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 471 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11088ce2d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2109.434 ; gain = 0.000 ; free physical = 251524 ; free virtual = 516791
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11088ce2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2109.434 ; gain = 0.000 ; free physical = 251485 ; free virtual = 516753
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2109.434 ; gain = 0.000 ; free physical = 251493 ; free virtual = 516761
Ending Logic Optimization Task | Checksum: 13d0528e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2109.434 ; gain = 0.000 ; free physical = 251488 ; free virtual = 516755

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e65bce38

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2109.434 ; gain = 0.000 ; free physical = 251459 ; free virtual = 516727
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 4 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 2109.434 ; gain = 528.520 ; free physical = 251457 ; free virtual = 516724
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2133.445 ; gain = 0.000 ; free physical = 251455 ; free virtual = 516725
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.runs/impl_1/pid_overlay_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2133.445 ; gain = 24.012 ; free physical = 251554 ; free virtual = 516826
INFO: [runtcl-4] Executing : report_drc -file pid_overlay_wrapper_drc_opted.rpt -pb pid_overlay_wrapper_drc_opted.pb -rpx pid_overlay_wrapper_drc_opted.rpx
Command: report_drc -file pid_overlay_wrapper_drc_opted.rpt -pb pid_overlay_wrapper_drc_opted.pb -rpx pid_overlay_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.runs/impl_1/pid_overlay_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2173.465 ; gain = 0.000 ; free physical = 251537 ; free virtual = 516809
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a2e2f44

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2173.465 ; gain = 0.000 ; free physical = 251537 ; free virtual = 516809
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2173.465 ; gain = 0.000 ; free physical = 251542 ; free virtual = 516813

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11a6db7c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2173.465 ; gain = 0.000 ; free physical = 251532 ; free virtual = 516804

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23f084da2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2188.125 ; gain = 14.660 ; free physical = 251513 ; free virtual = 516784

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23f084da2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2188.125 ; gain = 14.660 ; free physical = 251513 ; free virtual = 516784
Phase 1 Placer Initialization | Checksum: 23f084da2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2188.125 ; gain = 14.660 ; free physical = 251513 ; free virtual = 516784

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b40ab35c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251456 ; free virtual = 516727

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b40ab35c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251437 ; free virtual = 516709

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c3a79399

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251456 ; free virtual = 516728

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ca125a15

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251456 ; free virtual = 516728

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12cae4687

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251456 ; free virtual = 516728

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1519baee2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251450 ; free virtual = 516722

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18bc6947b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251450 ; free virtual = 516722

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18cad0e30

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251450 ; free virtual = 516722
Phase 3 Detail Placement | Checksum: 18cad0e30

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251450 ; free virtual = 516722

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c4bf918b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c4bf918b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251454 ; free virtual = 516726
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.261. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14dc39c65

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251454 ; free virtual = 516726
Phase 4.1 Post Commit Optimization | Checksum: 14dc39c65

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251454 ; free virtual = 516726

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14dc39c65

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251455 ; free virtual = 516727

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14dc39c65

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251456 ; free virtual = 516727

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: b819c6e3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251456 ; free virtual = 516727
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b819c6e3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251456 ; free virtual = 516727
Ending Placer Task | Checksum: a04e0e75

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251472 ; free virtual = 516744
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 4 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 2252.824 ; gain = 79.359 ; free physical = 251467 ; free virtual = 516739
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2252.824 ; gain = 0.000 ; free physical = 251454 ; free virtual = 516742
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.runs/impl_1/pid_overlay_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2252.824 ; gain = 0.000 ; free physical = 251447 ; free virtual = 516725
INFO: [runtcl-4] Executing : report_io -file pid_overlay_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2252.824 ; gain = 0.000 ; free physical = 251411 ; free virtual = 516689
INFO: [runtcl-4] Executing : report_utilization -file pid_overlay_wrapper_utilization_placed.rpt -pb pid_overlay_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2252.824 ; gain = 0.000 ; free physical = 251399 ; free virtual = 516676
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pid_overlay_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2252.824 ; gain = 0.000 ; free physical = 251506 ; free virtual = 516783
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 93b630ee ConstDB: 0 ShapeSum: c97dd87 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9422a7d1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2340.938 ; gain = 88.113 ; free physical = 251427 ; free virtual = 516705
Post Restoration Checksum: NetGraph: 78356e2f NumContArr: 1bed39a2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9422a7d1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2340.938 ; gain = 88.113 ; free physical = 251428 ; free virtual = 516706

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9422a7d1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2340.938 ; gain = 88.113 ; free physical = 251397 ; free virtual = 516674

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9422a7d1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2340.938 ; gain = 88.113 ; free physical = 251397 ; free virtual = 516674
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: eacef46c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251381 ; free virtual = 516658
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.371  | TNS=0.000  | WHS=-0.194 | THS=-137.772|

Phase 2 Router Initialization | Checksum: 19b30b538

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251380 ; free virtual = 516658

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20efebeee

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251382 ; free virtual = 516659

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 686
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.116  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17686dfcf

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251360 ; free virtual = 516637

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.116  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15fc6472d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251378 ; free virtual = 516656
Phase 4 Rip-up And Reroute | Checksum: 15fc6472d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251378 ; free virtual = 516656

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14eab4092

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251378 ; free virtual = 516655
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.130  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14eab4092

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251378 ; free virtual = 516655

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14eab4092

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251378 ; free virtual = 516655
Phase 5 Delay and Skew Optimization | Checksum: 14eab4092

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251378 ; free virtual = 516655

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 129e7539a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251301 ; free virtual = 516579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.130  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 141e2dbd9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251301 ; free virtual = 516578
Phase 6 Post Hold Fix | Checksum: 141e2dbd9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251301 ; free virtual = 516578

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.99213 %
  Global Horizontal Routing Utilization  = 2.40864 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f16c18e1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251301 ; free virtual = 516579

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f16c18e1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251300 ; free virtual = 516578

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14855b518

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251298 ; free virtual = 516575

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.130  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14855b518

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251353 ; free virtual = 516630
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251348 ; free virtual = 516626

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 4 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2360.980 ; gain = 108.156 ; free physical = 251358 ; free virtual = 516636
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2360.980 ; gain = 0.000 ; free physical = 251365 ; free virtual = 516662
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.runs/impl_1/pid_overlay_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2360.980 ; gain = 0.000 ; free physical = 251386 ; free virtual = 516669
INFO: [runtcl-4] Executing : report_drc -file pid_overlay_wrapper_drc_routed.rpt -pb pid_overlay_wrapper_drc_routed.pb -rpx pid_overlay_wrapper_drc_routed.rpx
Command: report_drc -file pid_overlay_wrapper_drc_routed.rpt -pb pid_overlay_wrapper_drc_routed.pb -rpx pid_overlay_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.runs/impl_1/pid_overlay_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pid_overlay_wrapper_methodology_drc_routed.rpt -pb pid_overlay_wrapper_methodology_drc_routed.pb -rpx pid_overlay_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pid_overlay_wrapper_methodology_drc_routed.rpt -pb pid_overlay_wrapper_methodology_drc_routed.pb -rpx pid_overlay_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.runs/impl_1/pid_overlay_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2450.023 ; gain = 0.000 ; free physical = 251293 ; free virtual = 516577
INFO: [runtcl-4] Executing : report_power -file pid_overlay_wrapper_power_routed.rpt -pb pid_overlay_wrapper_power_summary_routed.pb -rpx pid_overlay_wrapper_power_routed.rpx
Command: report_power -file pid_overlay_wrapper_power_routed.rpt -pb pid_overlay_wrapper_power_summary_routed.pb -rpx pid_overlay_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 4 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pid_overlay_wrapper_route_status.rpt -pb pid_overlay_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pid_overlay_wrapper_timing_summary_routed.rpt -rpx pid_overlay_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file pid_overlay_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file pid_overlay_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force pid_overlay_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_10/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_11/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_12/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_13/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_14/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_15/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_16/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_17/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_18/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_19/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_2/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_4/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_5/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_6/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_7/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_8/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_9/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_2/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_4/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_5/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_6/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_7/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_2/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_4/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_5/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_6/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_7/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U4/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U4/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U4/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U5/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U5/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U5/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U6/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U6/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U6/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U7/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U7/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U7/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U8/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U8/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U8/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U9/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U9/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U9/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U4/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U5/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U6/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U7/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U8/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U9/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 45 Warnings, 30 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pid_overlay_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/iavendano/pynq-copter/pynqcopter/pid_overlay/pid_overlay/pid_overlay.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jul 17 20:31:03 2018. For additional details about this file, please refer to the WebTalk help file at /data/opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 49 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:02:22 . Memory (MB): peak = 2802.438 ; gain = 287.227 ; free physical = 251288 ; free virtual = 516585
INFO: [Common 17-206] Exiting Vivado at Tue Jul 17 20:31:04 2018...
