# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../rtl/AND2.vhd" \
"../../../../../rtl/AND3_gate.vhd" \
"../../../../../rtl/INV_gate.vhd" \
"../../../../project_4.srcs/sources_1/new/OR4_gate.vhd" \
"../../../../../rtl/task4.vhd" \

# Do not sort compile order
nosort
