params:
  - { name: PCM_OFFSET,  value: "(`PCM_START-`JTFRAME_BA2_START) >> 1" }
  - { name: UPD_OFFSET,  value: "(`UPD_START-`JTFRAME_BA2_START) >> 1" }
  - { name: GFX_OFFSET,  value: "(`GFX_START-`JTFRAME_BA1_START) >> 1" }
  - { name: MRAM_OFFSET, value: "22'h100000" }
  - { name: SRAM_OFFSET, value: "22'h130000" } # right after gfxrom finishes
clocks:
  clk48:
    - freq: 3579545
      outputs:
        - cen_fm
        - cen_fm2
    - freq: 640000
      outputs:
        - cen_640
        - cen_320
audio:
  rsum: 12k
  channels:
    - { name: fm,  module: jt51,     rsum: 3.0k, rc: [ { r: rout, c: 2.2n }, { r: 666,  c:  33n } ] } # 1k || (1k+1k)
    - { name: pcm, module: jt007232, rsum: 5.1k, rc: [ { r: 120k, c: 470p } ], pre: 0.8 }
    - { name: upd, module: jt7759,   rsum: 8.5k, fir: fir_192k_4k.csv, pre: 0.5 }
sdram:
  banks:
    - buses:
        - name: mram
          addr_width: 14
          data_width: 16
          offset: MRAM_OFFSET
          rw: true
          do_not_erase: true
        - name: main
          addr_width: 18
          data_width: 16
    - buses:
        - name: sram
          #  16kB of work RAM
          # 128kB of object tile RAM
          # 144kB total (18 bits)
          addr_width: 18
          data_width: 16
          offset: SRAM_OFFSET
          rw: true
          do_not_erase: true
        # sub includes MAME's "data" ROM region
        - name: sub
          addr_width: 19
          data_width: 16
        # SRAM is mapped after lyro so the first 128 kB of SRAM
        # are accessible from the lyro slot
        - name: lyro
          addr_width: 21
          data_width: 32
          offset: GFX_OFFSET
    - buses:
        - name: snd
          addr_width: 15
          data_width: 8
        - name: pcma
          addr_width: 21
          data_width: 8
          offset: PCM_OFFSET
        - name: pcmb
          addr_width: 21
          data_width: 8
          offset: PCM_OFFSET
        - name: upd
          addr_width: 17
          data_width: 8
          offset: UPD_OFFSET
    - buses:
        - name: lyrf
          addr_width: 14
          data_width: 32
bram:
  # 8 (Fix) + 8 (SCR-A) + 8 (SCR-B) + 16 (OBJ) + 4 (PAL)
  - name: fram
    data_width: 16
    addr_width: 14
    sim_file: true
    ioctl: { save: true, order: 0 }
    dual_port: { name: main, we: fx_we, rw: true, din: mram_din, dout: mf_dout }
  # 256kB for Scroll Tile Bitmaps
  - name: stram
    data_width: 16
    addr_width: 18
    ioctl: { save: true, order: 5}
    dual_port: { name: stile, rw: true, din: sram_din, dout: stile_dout }
  # VRAM in schematics is mapped to scra and scrb
  - name: scra
    data_width: 16
    addr_width: 13
    sim_file: true
    ioctl: { save: true, order: 1 }
    dual_port: { name: vram, we: va_we, rw: true, din: v_din, dout: ma_dout }
  - name: scrb
    data_width: 16
    addr_width: 13
    sim_file: true
    ioctl: { save: true, order: 2 }
    dual_port: { name: vram, we: vb_we, rw: true, din: v_din, dout: mb_dout }
  - name: oram
    data_width: 16
    addr_width: 14
    rw: true
    sim_file: true
    ioctl: { save: true, order: 3 }
    dual_port: { name: osha, we: obj_we, rw: true, din: v_din, dout: mo_dout }
  - name: pal
    data_width: 8
    addr_width: 12
    sim_file: true
    ioctl: { save: true, order: 4 }
    dual_port: { name: main, we: pal_we, rw: true, addr: "main_addr[12:1]", din: "mram_din[7:0]", dout: mp_dout }
