{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,26]],"date-time":"2019-11-26T21:03:01Z","timestamp":1574802181849},"publisher-location":"New York, New York, USA","reference-count":46,"publisher":"ACM Press","isbn-type":[{"value":"9781450356145","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"delay-in-days":45,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1145\/3174243.3174244","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"source":"Crossref","is-referenced-by-count":2,"title":["Liquid Silicon"],"prefix":"10.1145","author":[{"given":"Yue","family":"Zha","sequence":"first","affiliation":[{"name":"University of Wisconsin Madison, Madison, WI, USA"}]},{"given":"Jing","family":"Li","sequence":"additional","affiliation":[{"name":"University of Wisconsin Madison, Madison, WI, USA"}]}],"member":"320","reference":[{"key":"key-10.1145\/3174243.3174244-1","unstructured":"2008. Predictive Technology Model (PTM). http:\/\/ptm.asu.edu\/. (2008)."},{"key":"key-10.1145\/3174243.3174244-2","unstructured":"UC Berkeley. 1992. Berkeley logic interchange format (BLIF). (1992), 197--247."},{"key":"key-10.1145\/3174243.3174244-3","unstructured":"An Chen. 2013. A comprehensive crossbar array model with solutions for line resistance and nonlinear device characteristics. IEEE Transactions on Electron Devices 60, 4 (2013), 1318--1326.","DOI":"10.1109\/TED.2013.2246791","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-4","unstructured":"Yi-Chung Chen et al. 2012. Non-volatile 3D stacking RRAM-based FPGA. In FPL.","DOI":"10.1109\/FPL.2012.6339206","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-5","unstructured":"Jason Cong et al. 2014. FPGA-RPI: A novel FPGA architecture with RRAM-based programmable interconnects. IEEE Transactions on VLSI 22, 4 (2014), 864--877.","DOI":"10.1109\/TVLSI.2013.2259512","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-6","unstructured":"Andr&#233; Dehon. 2005. Nanowire-based programmable architectures. ACM Journal on Emerging Technologies in Computing Systems (JETC) 1, 2 (2005), 109--162.","DOI":"10.1145\/1084748.1084750","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-7","unstructured":"Andr&#233; M. DeHon. 2013. Location, Location, Location: The Role of Spatial Locality in Asymptotic Energy Minimization. In FPGA. ACM, 137--146.","DOI":"10.1145\/2435264.2435291","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-8","unstructured":"Chen Dong et al. 2007. 3-D nFPGA: A reconfigurable architecture for 3-D CMOS\/nanomaterial hybrid digital circuits. IEEE Transactions on Circuits and Systems I: Regular Papers 54, 11 (2007), 2489--2501.","DOI":"10.1109\/TCSI.2007.907844","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-9","unstructured":"Pierre-Emmanuel Gaillardon et al. 2012. GMS: Generic memristive structure for non-volatile FPGAs. In VLSI-SoC. IEEE, 94--98."},{"key":"key-10.1145\/3174243.3174244-10","unstructured":"Seth Copen Goldstein and Mihai Budiu. 2001. NanoFabrics: Spatial Computing Using Molecular Electronics. In ISCA 01. Citeseer.","DOI":"10.1145\/379240.379262","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-11","unstructured":"Robert J Halstead et al. 2013. Accelerating join operation for relational databases with FPGAs. In FCCM. IEEE, 17--20."},{"key":"key-10.1145\/3174243.3174244-12","unstructured":"Robert J Halstead et al. 2015. FPGA-based Multithreading for In-Memory Hash Joins.. In CIDR."},{"key":"key-10.1145\/3174243.3174244-13","unstructured":"Kejie Huang et al. 2014. A low active leakage and high reliability phase change memory (PCM) based non-volatile FPGA storage element. IEEE Transactions on Circuits and Systems I: Regular Papers 61, 9 (2014), 2605--2613.","DOI":"10.1109\/TCSI.2014.2312499","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-14","unstructured":"Intel. 2016. Stratix GX FGPA Family Data Sheet. www.altera.com\/content\/dam\/ altera-www\/global\/en_US\/pdfs\/literature\/ds\/ds_sgx.pdf. (2016)."},{"key":"key-10.1145\/3174243.3174244-15","unstructured":"Peter Jamieson et al. 2010. Odin II-an open-source verilog HDL synthesis tool for CAD research. In FCCM. IEEE, 149--156.","DOI":"10.1109\/FCCM.2010.31","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-16","unstructured":"Supreet Jeloka et al. 2016. A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory. JSC 51, 4 (2016).","DOI":"10.1109\/JSSC.2016.2515510","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-17","unstructured":"W. Jiang. 2013. Scalable Ternary Content Addressable Memory implementation using FPGAs. In ANCS. 71--82. https:\/\/doi.org\/10.1109\/ANCS.2013.6665177","DOI":"10.1109\/ANCS.2013.6665177","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-18","unstructured":"Zizhen Jiang et al. 2014. Verilog-A compact model for oxide-based resistive random access memory (RRAM). In SISPAD. IEEE, 41--44.","DOI":"10.1109\/SISPAD.2014.6931558","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-19","unstructured":"Sung Hyun Jo et al. 2014. 3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector. In IEDM. 6.7.1--6.7.4.","DOI":"10.1109\/IEDM.2014.7046999","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-20","unstructured":"A. Kawahara et al. 2013. An 8 Mb Multi-Layered Cross-Point ReRAM Macro With 443 MB\/s Write Throughput. JSSC 48, 1 (Jan 2013), 178--185.","DOI":"10.1109\/JSSC.2012.2215121","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-21","unstructured":"Myoung-Jae Lee et al. 2011. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5-x\/T aO2-x bilayer structures. Nature materials 10, 8 (2011), 625--630.","DOI":"10.1038\/nmat3070","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-22","unstructured":"Seung Ryul Lee et al. 2012. Multi-level switching of triple-layered TaOx RRAM with excellent reliability for storage class memory. In VLSIT. IEEE, 71--72.","DOI":"10.1109\/VLSIT.2012.6242466","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-23","unstructured":"Jing Li et al. 2014. 1 Mb 0.41 &#181;m2 2T-2R Cell Nonvolatile TCAM With Two-Bit Encoding and Clocked Self-Referenced Sensing. JSSC 49, 4 (April 2014), 896--907.","DOI":"10.1109\/JSSC.2013.2292055","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-24","unstructured":"Young Yang Liauw et al. 2012. Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory. In ISSCC. IEEE, 406--408.","DOI":"10.1109\/ISSCC.2012.6177067","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-25","unstructured":"Chien-Chen Lin et al. 2016. 7.4 A 256b-wordlength ReRAM-based TCAM with 1ns search-time and 14&#215; improvement in wordlength-energyefficiency-density product using 2.5 T1R cell. In ISSCC. IEEE, 136--137.","DOI":"10.1109\/ISSCC.2016.7417944","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-26","unstructured":"Jason Luu et al. 2014. VTR 7.0: Next generation architecture and CAD system for FPGAs. TRETS 7, 2 (2014), 6.","DOI":"10.1145\/2617593","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-27","unstructured":"Alan Mishchenko et al. 2007. ABC: A system for sequential synthesis and verification. URL http:\/\/www. eecs. berkeley. edu\/- alanmi\/abc (2007)."},{"key":"key-10.1145\/3174243.3174244-28","unstructured":"A. Mishchenko et al. 2007. Combinational and sequential mapping with priority cuts. In ICCAD. 354--361. https:\/\/doi.org\/10.1109\/ICCAD.2007.4397290","DOI":"10.1109\/ICCAD.2007.4397290","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-29","unstructured":"Panasonic. 2013. Panasonic Starts World's First Mass Production of ReRAM Mounted Microcomputers. (2013)."},{"key":"key-10.1145\/3174243.3174244-30","unstructured":"Arifur Rahman et al. 2004. Evaluation of Low-leakage Design Techniques for Field Programmable Gate Arrays. In FPGA. ACM, New York, NY, USA, 23--30.","DOI":"10.1145\/968280.968285","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-31","unstructured":"Wenjing Rao et al. 2009. Logic mapping in crossbar-based nanoarchitectures. IEEE Design &#38; Test of Computers 26, 1 (2009), 68--77.","DOI":"10.1109\/MDT.2009.14","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-32","unstructured":"Yi Shan et al. 2010. FPMR: MapReduce Framework on FPGA. In FPGA. ACM, New York, NY, USA, 93--102. https:\/\/doi.org\/10.1145\/1723112.1723129","DOI":"10.1145\/1723112.1723129","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-33","unstructured":"Li Shang et al. 2002. Dynamic Power Consumption in Virtex&#8482;-II FPGA Family. In FPGA. ACM, New York, NY, USA, 157--164.","DOI":"10.1145\/503048.503072","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-34","unstructured":"Rohit S Shenoy et al. 2014. MIEC (mixed-ionic-electronic-conduction)-based access devices for non-volatile crossbar memory arrays. Semiconductor Science and Technology 29, 10 (2014), 104005."},{"key":"key-10.1145\/3174243.3174244-35","unstructured":"Bharat Sukhwani et al. 2012. Database Analytics Acceleration Using FPGAs. In PACT. ACM, New York, NY, USA, 411--420.","DOI":"10.1145\/2370816.2370874","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-36","unstructured":"Antonio C Torrezan et al. 2011. Sub-nanosecond switching of a tantalum oxide memristor. Nanotechnology 22, 48 (2011), 485203."},{"key":"key-10.1145\/3174243.3174244-37","unstructured":"S. M. Trimberger. 2015. Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology. Proc. IEEE 103, 3 (March 2015), 318--331.","DOI":"10.1109\/JPROC.2015.2392104","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-38","unstructured":"Tim Tuan et al. 2003. Leakage power analysis of a 90nm FPGA. In CICC. 57--60."},{"key":"key-10.1145\/3174243.3174244-39","unstructured":"Ching-Hua Wang et al. 2010. Three-dimensional 4F 2 ReRAM cell with CMOS logic compatible process. In IEDM. IEEE, 29--6."},{"key":"key-10.1145\/3174243.3174244-40","unstructured":"Zhiqiang Wei et al. 2014. Switching and reliability mechanisms for ReRAM. In IEEE International Interconnect Technology Conference. 349--352.","DOI":"10.1109\/IITC.2014.6831832","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-41","unstructured":"H-S Philip Wong et al. 2012. Metal-oxide RRAM. Proc. IEEE 100, 6 (2012).","DOI":"10.1109\/JPROC.2012.2190369","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-42","unstructured":"Xilinx. 2017. UltraScale Architecture and Product Data Sheet: Overview. (2017)."},{"key":"key-10.1145\/3174243.3174244-43","unstructured":"Saeyang Yang. 1991. Logic synthesis and optimization benchmarks user guide: version 3.0. MCNC."},{"key":"key-10.1145\/3174243.3174244-44","unstructured":"Xiang Yang et al. 2013. Demonstration and modeling of multi-bit resistance random access memory. Applied Physics Letters 102, 4 (2013), 043502."},{"key":"key-10.1145\/3174243.3174244-45","unstructured":"Yue Zha et al. 2016. Reconfigurable in-memory computing with resistive memory crossbar. In ICCAD. IEEE, 1--8.","DOI":"10.1145\/2966986.2967069","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3174243.3174244-46","unstructured":"Jialiang Zhang and Jing Li. 2017. Improving the Performance of OpenCL-based FPGA Accelerator for Convolutional Neural Network. In FPGA. ACM, 25--34.","DOI":"10.1145\/3020078.3021698","doi-asserted-by":"crossref"}],"event":{"name":"the 2018 ACM\/SIGDA International Symposium","location":"Monterey, CALIFORNIA, USA","sponsor":["SIGDA, ACM Special Interest Group on Design Automation"],"acronym":"FPGA '18","number":"2018","start":{"date-parts":[[2018,2,25]]},"end":{"date-parts":[[2018,2,27]]}},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays - FPGA '18"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3174244&ftid=1946971&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T18:57:29Z","timestamp":1570820249000},"score":1.0,"subtitle":["A Data-Centric Reconfigurable Architecture Enabled by RRAM Technology"],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9781450356145"],"references-count":46,"URL":"http:\/\/dx.doi.org\/10.1145\/3174243.3174244","relation":{"cites":[]}}}