This directory contains the following:

* dp_enc.v - Verilog source code for a 12-bit dual-priority encoder
* dp_enc_tb - Testbench for dp_enc.v
* constraints.xdc - Constraints file for the BASYS3 evaluation board
