// Seed: 3896035415
`timescale 1ps / 1ps
module module_0 ();
  always begin
    if (1'd0) id_0 = id_0;
    else id_0 <= 1;
  end
  logic id_1 = 1;
endmodule
