<stg><name>Multiply_Vec</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="32">
<![CDATA[
entry:0 %i_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_01"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_Silu_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z3_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z1_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4 %store_ln64 = store i12 0, i12 %i_01

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln64 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i12 %i_01

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:1 %i_29 = add i12 %i, i12 1

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:2 %icmp_ln64 = icmp_eq  i12 %i, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln64 = br i1 %icmp_ln64, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:15 %store_ln64 = store i12 %i_29, i12 %i_01

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32">
<![CDATA[
for.inc.split:3 %muxLogicFIFOCE_to_z1_strm_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_z1_strm_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split:4 %z1_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z1_strm

]]></Node>
<StgValue><ssdm name="z1_strm_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:5 %bitcast_ln66 = bitcast i32 %z1_strm_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32">
<![CDATA[
for.inc.split:6 %muxLogicFIFOCE_to_z2_Silu_strm_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_z2_Silu_strm_read"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split:7 %z2_Silu_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z2_Silu_strm

]]></Node>
<StgValue><ssdm name="z2_Silu_strm_read"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:8 %bitcast_ln66_1 = bitcast i32 %z2_Silu_strm_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:9 %muxLogicI0_to_mul = muxlogic i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:10 %muxLogicI1_to_mul = muxlogic i32 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:11 %mul = fmul i32 %bitcast_ln66, i32 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
for.end:0 %ret_ln67 = ret

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln64"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:12 %bitcast_ln66_2 = bitcast i32 %mul

]]></Node>
<StgValue><ssdm name="bitcast_ln66_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split:13 %muxLogicFIFOData_to_write_ln66 = muxlogic i32 %bitcast_ln66_2

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln66"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:14 %write_ln66 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z3_strm, i32 %bitcast_ln66_2

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:16 %br_ln64 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="z3_strm" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="z3_strm"/></StgValue>
</port>
<port id="46" name="z1_strm" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="z1_strm"/></StgValue>
</port>
<port id="47" name="z2_Silu_strm" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="z2_Silu_strm"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="i_01" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="z2_Silu_strm" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="54" from="empty_69" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="59" from="empty_107" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="62" from="empty_107" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="63" from="empty_107" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="64" from="empty_107" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="69" from="empty_107" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="70" from="empty_107" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="76" from="z3_strm" to="specinterface_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="77" from="empty_69" to="specinterface_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="80" from="empty_107" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="83" from="empty_107" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="84" from="empty_107" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="85" from="empty_107" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="90" from="empty_107" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="91" from="empty_107" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="92" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="93" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="94" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="96" from="z1_strm" to="specinterface_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="97" from="empty_69" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="100" from="empty_107" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="103" from="empty_107" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="104" from="empty_107" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="105" from="empty_107" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="108" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="110" from="empty_107" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="111" from="empty_107" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="112" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="116" from="StgValue_115" to="store_ln64" fromId="115" toId="10">
</dataflow>
<dataflow id="117" from="i_01" to="store_ln64" fromId="6" toId="10">
</dataflow>
<dataflow id="118" from="i_01" to="i" fromId="6" toId="12">
</dataflow>
<dataflow id="119" from="i" to="i_29" fromId="12" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_120" to="i_29" fromId="120" toId="13">
</dataflow>
<dataflow id="122" from="i" to="icmp_ln64" fromId="12" toId="14">
</dataflow>
<dataflow id="124" from="StgValue_123" to="icmp_ln64" fromId="123" toId="14">
</dataflow>
<dataflow id="125" from="icmp_ln64" to="br_ln64" fromId="14" toId="15">
</dataflow>
<dataflow id="126" from="i_29" to="store_ln64" fromId="13" toId="16">
</dataflow>
<dataflow id="127" from="i_01" to="store_ln64" fromId="6" toId="16">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="z1_strm_read" fromId="128" toId="18">
</dataflow>
<dataflow id="130" from="z1_strm" to="z1_strm_read" fromId="46" toId="18">
</dataflow>
<dataflow id="131" from="z1_strm_read" to="bitcast_ln66" fromId="18" toId="19">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="z2_Silu_strm_read" fromId="128" toId="21">
</dataflow>
<dataflow id="133" from="z2_Silu_strm" to="z2_Silu_strm_read" fromId="47" toId="21">
</dataflow>
<dataflow id="134" from="z2_Silu_strm_read" to="bitcast_ln66_1" fromId="21" toId="22">
</dataflow>
<dataflow id="135" from="bitcast_ln66" to="muxLogicI0_to_mul" fromId="19" toId="23">
</dataflow>
<dataflow id="136" from="bitcast_ln66_1" to="muxLogicI1_to_mul" fromId="22" toId="24">
</dataflow>
<dataflow id="137" from="bitcast_ln66" to="mul" fromId="19" toId="25">
</dataflow>
<dataflow id="138" from="bitcast_ln66_1" to="mul" fromId="22" toId="25">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecPipeline" to="specpipeline_ln65" fromId="139" toId="26">
</dataflow>
<dataflow id="141" from="StgValue_48" to="specpipeline_ln65" fromId="48" toId="26">
</dataflow>
<dataflow id="142" from="StgValue_55" to="specpipeline_ln65" fromId="55" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_55" to="specpipeline_ln65" fromId="55" toId="26">
</dataflow>
<dataflow id="144" from="StgValue_55" to="specpipeline_ln65" fromId="55" toId="26">
</dataflow>
<dataflow id="145" from="empty_107" to="specpipeline_ln65" fromId="58" toId="26">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln64" fromId="146" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_148" to="speclooptripcount_ln64" fromId="148" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_148" to="speclooptripcount_ln64" fromId="148" toId="27">
</dataflow>
<dataflow id="151" from="StgValue_148" to="speclooptripcount_ln64" fromId="148" toId="27">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecLoopName" to="specloopname_ln64" fromId="152" toId="28">
</dataflow>
<dataflow id="155" from="empty_87" to="specloopname_ln64" fromId="154" toId="28">
</dataflow>
<dataflow id="156" from="mul" to="bitcast_ln66_2" fromId="25" toId="29">
</dataflow>
<dataflow id="157" from="bitcast_ln66_2" to="muxLogicFIFOData_to_write_ln66" fromId="29" toId="30">
</dataflow>
<dataflow id="159" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln66" fromId="158" toId="31">
</dataflow>
<dataflow id="160" from="z3_strm" to="write_ln66" fromId="45" toId="31">
</dataflow>
<dataflow id="161" from="bitcast_ln66_2" to="write_ln66" fromId="29" toId="31">
</dataflow>
<dataflow id="162" from="icmp_ln64" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="163" from="icmp_ln64" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
