# FSM
This project demonstrates a basic Moore finite state machine (FSM) implemented in Verilog. In a Moore machine, the output depends only on the current state, not on the input directly. This makes Moore FSMs easier to analyze and often more stable.
