INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_4/project_4.srcs/sources_1/new/add_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-311] analyzing module BinaryToDecimal
INFO: [VRFC 10-311] analyzing module BCD_to_SevenSegment
INFO: [VRFC 10-311] analyzing module disp_add
INFO: [VRFC 10-311] analyzing module fourbitadd_display
