<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>llcc: LLVM-powered C/C++ toolchain for Cortex-M: RCC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">llcc: LLVM-powered C/C++ toolchain for Cortex-M
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structRCC__TypeDef-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RCC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS.html">CMSIS</a> &raquo; <a class="el" href="group__stm32l073xx.html">Stm32l073xx</a> &raquo; <a class="el" href="group__Peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Reset and Clock Control.  
 <a href="structRCC__TypeDef.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32l073xx_8h_source.html">stm32l073xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:abcb9ff48b9afb990283fefad0554b5b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#abcb9ff48b9afb990283fefad0554b5b3">CR</a></td></tr>
<tr class="separator:abcb9ff48b9afb990283fefad0554b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa77c68f2409fff241e949f3d6129b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a5aa77c68f2409fff241e949f3d6129b5">ICSCR</a></td></tr>
<tr class="separator:a5aa77c68f2409fff241e949f3d6129b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1694a01e1a23db1694288fb3a86e9f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a1694a01e1a23db1694288fb3a86e9f18">CRRCR</a></td></tr>
<tr class="separator:a1694a01e1a23db1694288fb3a86e9f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0721b1b729c313211126709559fad371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a0721b1b729c313211126709559fad371">CFGR</a></td></tr>
<tr class="separator:a0721b1b729c313211126709559fad371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0c293e1198ffec4802a19328ba73bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a6d0c293e1198ffec4802a19328ba73bb">CIER</a></td></tr>
<tr class="separator:a6d0c293e1198ffec4802a19328ba73bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee6ba7ba2583577492d14f08a1a5e74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#afee6ba7ba2583577492d14f08a1a5e74">CIFR</a></td></tr>
<tr class="separator:afee6ba7ba2583577492d14f08a1a5e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e7b1071afa5b6c98f8050890159b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a28e7b1071afa5b6c98f8050890159b05">CICR</a></td></tr>
<tr class="separator:a28e7b1071afa5b6c98f8050890159b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d610812a8c66579f4a86481fa0147db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a8d610812a8c66579f4a86481fa0147db">IOPRSTR</a></td></tr>
<tr class="separator:a8d610812a8c66579f4a86481fa0147db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a098b026c5e85770e7a7f05a35d49c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a46a098b026c5e85770e7a7f05a35d49c">AHBRSTR</a></td></tr>
<tr class="separator:a46a098b026c5e85770e7a7f05a35d49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4491ab20a44b70bf7abd247791676a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a4491ab20a44b70bf7abd247791676a59">APB2RSTR</a></td></tr>
<tr class="separator:a4491ab20a44b70bf7abd247791676a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600f4d6d592f43edb2fc653c5cba023a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a600f4d6d592f43edb2fc653c5cba023a">APB1RSTR</a></td></tr>
<tr class="separator:a600f4d6d592f43edb2fc653c5cba023a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51a17223f07087552a3f7d6ee380d5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#af51a17223f07087552a3f7d6ee380d5a">IOPENR</a></td></tr>
<tr class="separator:af51a17223f07087552a3f7d6ee380d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaebc9204bbc1708356435a5a01e70eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#abaebc9204bbc1708356435a5a01e70eb">AHBENR</a></td></tr>
<tr class="separator:abaebc9204bbc1708356435a5a01e70eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619b4c22f630a269dfd0c331f90f6868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a619b4c22f630a269dfd0c331f90f6868">APB2ENR</a></td></tr>
<tr class="separator:a619b4c22f630a269dfd0c331f90f6868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7622ba90341c9faf843d9ee54a759f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#aec7622ba90341c9faf843d9ee54a759f">APB1ENR</a></td></tr>
<tr class="separator:aec7622ba90341c9faf843d9ee54a759f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a66da2620f68f5b645af1e280da4b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a43a66da2620f68f5b645af1e280da4b1">IOPSMENR</a></td></tr>
<tr class="separator:a43a66da2620f68f5b645af1e280da4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6131bef13a19b3b27895f3bc61789416"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a6131bef13a19b3b27895f3bc61789416">AHBSMENR</a></td></tr>
<tr class="separator:a6131bef13a19b3b27895f3bc61789416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c075e9cbf8cb3ee0bd66f5a5cac75c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a2c075e9cbf8cb3ee0bd66f5a5cac75c8">APB2SMENR</a></td></tr>
<tr class="separator:a2c075e9cbf8cb3ee0bd66f5a5cac75c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc99e6e1b1df02dbefbdedda54f87800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#afc99e6e1b1df02dbefbdedda54f87800">APB1SMENR</a></td></tr>
<tr class="separator:afc99e6e1b1df02dbefbdedda54f87800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4f1c7b7160f5e1364e2a5603204bb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#aba4f1c7b7160f5e1364e2a5603204bb6">CCIPR</a></td></tr>
<tr class="separator:aba4f1c7b7160f5e1364e2a5603204bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e913b8bf59d4351e1f3d19387bd05b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html#a7e913b8bf59d4351e1f3d19387bd05b9">CSR</a></td></tr>
<tr class="separator:a7e913b8bf59d4351e1f3d19387bd05b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Reset and Clock Control. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="abaebc9204bbc1708356435a5a01e70eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaebc9204bbc1708356435a5a01e70eb">&#9670;&nbsp;</a></span>AHBENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHBENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral clock enable register, Address offset: 0x30 </p>

</div>
</div>
<a id="a46a098b026c5e85770e7a7f05a35d49c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a098b026c5e85770e7a7f05a35d49c">&#9670;&nbsp;</a></span>AHBRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHBRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral reset register, Address offset: 0x20 </p>

</div>
</div>
<a id="a6131bef13a19b3b27895f3bc61789416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6131bef13a19b3b27895f3bc61789416">&#9670;&nbsp;</a></span>AHBSMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHBSMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral clock enable in sleep mode register, Address offset: 0x40 </p>

</div>
</div>
<a id="aec7622ba90341c9faf843d9ee54a759f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7622ba90341c9faf843d9ee54a759f">&#9670;&nbsp;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral enable register, Address offset: 0x38 </p>

</div>
</div>
<a id="a600f4d6d592f43edb2fc653c5cba023a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600f4d6d592f43edb2fc653c5cba023a">&#9670;&nbsp;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register, Address offset: 0x28 </p>

</div>
</div>
<a id="afc99e6e1b1df02dbefbdedda54f87800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc99e6e1b1df02dbefbdedda54f87800">&#9670;&nbsp;</a></span>APB1SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable in sleep mode register, Address offset: 0x48 </p>

</div>
</div>
<a id="a619b4c22f630a269dfd0c331f90f6868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619b4c22f630a269dfd0c331f90f6868">&#9670;&nbsp;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral enable register, Address offset: 0x34 </p>

</div>
</div>
<a id="a4491ab20a44b70bf7abd247791676a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4491ab20a44b70bf7abd247791676a59">&#9670;&nbsp;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x24 </p>

</div>
</div>
<a id="a2c075e9cbf8cb3ee0bd66f5a5cac75c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c075e9cbf8cb3ee0bd66f5a5cac75c8">&#9670;&nbsp;</a></span>APB2SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable in sleep mode register, Address offset: 0x44 </p>

</div>
</div>
<a id="aba4f1c7b7160f5e1364e2a5603204bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4f1c7b7160f5e1364e2a5603204bb6">&#9670;&nbsp;</a></span>CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CCIPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register, Address offset: 0x4C </p>

</div>
</div>
<a id="a0721b1b729c313211126709559fad371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0721b1b729c313211126709559fad371">&#9670;&nbsp;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock configuration register, Address offset: 0x0C </p>

</div>
</div>
<a id="a28e7b1071afa5b6c98f8050890159b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e7b1071afa5b6c98f8050890159b05">&#9670;&nbsp;</a></span>CICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock interrupt clear register, Address offset: 0x18 </p>

</div>
</div>
<a id="a6d0c293e1198ffec4802a19328ba73bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0c293e1198ffec4802a19328ba73bb">&#9670;&nbsp;</a></span>CIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock interrupt enable register, Address offset: 0x10 </p>

</div>
</div>
<a id="afee6ba7ba2583577492d14f08a1a5e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee6ba7ba2583577492d14f08a1a5e74">&#9670;&nbsp;</a></span>CIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock interrupt flag register, Address offset: 0x14 </p>

</div>
</div>
<a id="abcb9ff48b9afb990283fefad0554b5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb9ff48b9afb990283fefad0554b5b3">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 </p>

</div>
</div>
<a id="a1694a01e1a23db1694288fb3a86e9f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1694a01e1a23db1694288fb3a86e9f18">&#9670;&nbsp;</a></span>CRRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CRRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock recovery RC register, Address offset: 0x08 </p>

</div>
</div>
<a id="a7e913b8bf59d4351e1f3d19387bd05b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e913b8bf59d4351e1f3d19387bd05b9">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Control/status register, Address offset: 0x50 </p>

</div>
</div>
<a id="a5aa77c68f2409fff241e949f3d6129b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa77c68f2409fff241e949f3d6129b5">&#9670;&nbsp;</a></span>ICSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::ICSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Internal clock sources calibration register, Address offset: 0x04 </p>

</div>
</div>
<a id="af51a17223f07087552a3f7d6ee380d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51a17223f07087552a3f7d6ee380d5a">&#9670;&nbsp;</a></span>IOPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::IOPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock IO port enable register, Address offset: 0x2C </p>

</div>
</div>
<a id="a8d610812a8c66579f4a86481fa0147db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d610812a8c66579f4a86481fa0147db">&#9670;&nbsp;</a></span>IOPRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::IOPRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC IO port reset register, Address offset: 0x1C </p>

</div>
</div>
<a id="a43a66da2620f68f5b645af1e280da4b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a66da2620f68f5b645af1e280da4b1">&#9670;&nbsp;</a></span>IOPSMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::IOPSMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC IO port clock enable in sleep mode register, Address offset: 0x3C </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="stm32l073xx_8h_source.html">stm32l073xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
