

================================================================
== Vitis HLS Report for 'Rodrigues_5_Pipeline_VITIS_LOOP_95_1'
================================================================
* Date:           Sun Feb  5 17:05:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  1.260 us|  1.260 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_1  |       19|       19|        10|          5|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     213|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    88|        0|    6512|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|    1188|    -|
|Register             |        -|     -|     2401|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    88|     2401|    7913|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     2|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     1|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U4533  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U4534  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U4535  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U4536  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U4537  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U4538  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U4539  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U4540  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4541   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4542   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4543   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4544   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4545   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4546   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4547   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4548   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  88|  0| 6512|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln102_10_fu_900_p2   |         +|   0|  0|  12|           5|           3|
    |add_ln102_11_fu_1068_p2  |         +|   0|  0|  15|           8|           6|
    |add_ln102_12_fu_911_p2   |         +|   0|  0|  12|           5|           4|
    |add_ln102_13_fu_1093_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln102_1_fu_932_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln102_2_fu_834_p2    |         +|   0|  0|  12|           5|           2|
    |add_ln102_3_fu_958_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln102_4_fu_851_p2    |         +|   0|  0|  12|           5|           2|
    |add_ln102_5_fu_989_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln102_6_fu_878_p2    |         +|   0|  0|  12|           5|           3|
    |add_ln102_7_fu_1019_p2   |         +|   0|  0|  15|           8|           6|
    |add_ln102_8_fu_889_p2    |         +|   0|  0|  12|           5|           3|
    |add_ln102_9_fu_1043_p2   |         +|   0|  0|  15|           8|           6|
    |add_ln102_fu_822_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln95_fu_806_p2       |         +|   0|  0|   9|           2|           1|
    |icmp_ln95_fu_800_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln102_fu_862_p2       |        or|   0|  0|   5|           5|           3|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 213|         101|          65|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_ri_phi_fu_535_p6  |  20|          4|   64|        256|
    |ap_sig_allocacmp_i           |   9|          2|    2|          4|
    |dRdr_address0                |  31|          6|    5|         30|
    |dRdr_address1                |  26|          5|    5|         25|
    |dRdr_d0                      |  31|          6|   64|        384|
    |dRdr_d1                      |  26|          5|   64|        320|
    |dRdr_we0                     |   9|          2|    8|         16|
    |dRdr_we1                     |   9|          2|    8|         16|
    |d_r_x_s_address0             |  31|          6|    5|         30|
    |d_r_x_s_address1             |  26|          5|    5|         25|
    |drrt_address0                |  31|          6|    5|         30|
    |drrt_address1                |  26|          5|    5|         25|
    |grp_fu_546_p0                |  20|          4|   64|        256|
    |grp_fu_546_p1                |  26|          5|   64|        320|
    |grp_fu_550_p0                |  31|          6|   64|        384|
    |grp_fu_550_p1                |  26|          5|   64|        320|
    |grp_fu_554_p0                |  31|          6|   64|        384|
    |grp_fu_554_p1                |  31|          6|   64|        384|
    |grp_fu_558_p0                |  31|          6|   64|        384|
    |grp_fu_558_p1                |  20|          4|   64|        256|
    |grp_fu_562_p0                |  31|          6|   64|        384|
    |grp_fu_562_p1                |  31|          6|   64|        384|
    |grp_fu_566_p0                |  26|          5|   64|        320|
    |grp_fu_566_p1                |  20|          4|   64|        256|
    |grp_fu_570_p0                |  26|          5|   64|        320|
    |grp_fu_570_p1                |  20|          4|   64|        256|
    |grp_fu_574_p0                |  20|          4|   64|        256|
    |grp_fu_574_p1                |  20|          4|   64|        256|
    |grp_fu_578_p0                |  31|          6|   64|        384|
    |grp_fu_578_p1                |  31|          6|   64|        384|
    |grp_fu_584_p0                |  26|          5|   64|        320|
    |grp_fu_584_p1                |  31|          6|   64|        384|
    |grp_fu_590_p0                |  31|          6|   64|        384|
    |grp_fu_590_p1                |  31|          6|   64|        384|
    |grp_fu_597_p0                |  20|          4|   64|        256|
    |grp_fu_597_p1                |  20|          4|   64|        256|
    |grp_fu_602_p0                |  26|          5|   64|        320|
    |grp_fu_602_p1                |  31|          6|   64|        384|
    |grp_fu_606_p0                |  26|          5|   64|        320|
    |grp_fu_606_p1                |  26|          5|   64|        320|
    |grp_fu_611_p0                |  20|          4|   64|        256|
    |grp_fu_611_p1                |  26|          5|   64|        320|
    |grp_fu_615_p0                |  20|          4|   64|        256|
    |grp_fu_615_p1                |  31|          6|   64|        384|
    |i_197_fu_138                 |   9|          2|    2|          4|
    |reg_749                      |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |1188|        233| 2358|      11737|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |a0_reg_1246                          |  64|   0|   64|          0|
    |add1_5_reg_1424                      |  64|   0|   64|          0|
    |add8_1_reg_1350                      |  64|   0|   64|          0|
    |add8_5_reg_1375                      |  64|   0|   64|          0|
    |add8_8_reg_1429                      |  64|   0|   64|          0|
    |add_ln_reg_1400                      |   4|   0|    8|          4|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |d_r_x_load_4_reg_1330                |  64|   0|   64|          0|
    |i_197_fu_138                         |   2|   0|    2|          0|
    |i_reg_1236                           |   2|   0|    2|          0|
    |icmp_ln95_reg_1242                   |   1|   0|    1|          0|
    |mul13_8_reg_1414                     |  64|   0|   64|          0|
    |mul14_2_reg_1325                     |  64|   0|   64|          0|
    |mul14_6_reg_1380                     |  64|   0|   64|          0|
    |mul14_8_reg_1390                     |  64|   0|   64|          0|
    |mul15_6_reg_1409                     |  64|   0|   64|          0|
    |mul15_8_reg_1419                     |  64|   0|   64|          0|
    |mul3_reg_1345                        |  64|   0|   64|          0|
    |reg_624                              |  64|   0|   64|          0|
    |reg_635                              |  64|   0|   64|          0|
    |reg_648                              |  64|   0|   64|          0|
    |reg_654                              |  64|   0|   64|          0|
    |reg_665                              |  64|   0|   64|          0|
    |reg_671                              |  64|   0|   64|          0|
    |reg_678                              |  64|   0|   64|          0|
    |reg_685                              |  64|   0|   64|          0|
    |reg_691                              |  64|   0|   64|          0|
    |reg_698                              |  64|   0|   64|          0|
    |reg_703                              |  64|   0|   64|          0|
    |reg_709                              |  64|   0|   64|          0|
    |reg_715                              |  64|   0|   64|          0|
    |reg_720                              |  64|   0|   64|          0|
    |reg_727                              |  64|   0|   64|          0|
    |reg_735                              |  64|   0|   64|          0|
    |reg_743                              |  64|   0|   64|          0|
    |reg_749                              |  64|   0|   64|          0|
    |reg_756                              |  64|   0|   64|          0|
    |reg_763                              |  64|   0|   64|          0|
    |reg_769                              |  64|   0|   64|          0|
    |reg_775                              |  64|   0|   64|          0|
    |reg_781                              |  64|   0|   64|          0|
    |reg_786                              |  64|   0|   64|          0|
    |tmp_147_reg_1254                     |   4|   0|    5|          1|
    |zext_ln102_8_reg_1295                |   4|   0|   64|         60|
    |zext_ln102_8_reg_1295_pp0_iter1_reg  |   4|   0|   64|         60|
    |zext_ln102_reg_1310                  |   4|   0|   64|         60|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |2401|   0| 2586|        185|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_95_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_95_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_95_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_95_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_95_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_VITIS_LOOP_95_1|  return value|
|rx                |   in|   64|     ap_none|                                    rx|        scalar|
|sub3              |   in|   64|     ap_none|                                  sub3|        scalar|
|sub4              |   in|   64|     ap_none|                                  sub4|        scalar|
|sub5              |   in|   64|     ap_none|                                  sub5|        scalar|
|bitcast_ln102     |   in|   64|     ap_none|                         bitcast_ln102|        scalar|
|drrt_address0     |  out|    5|   ap_memory|                                  drrt|         array|
|drrt_ce0          |  out|    1|   ap_memory|                                  drrt|         array|
|drrt_q0           |   in|   64|   ap_memory|                                  drrt|         array|
|drrt_address1     |  out|    5|   ap_memory|                                  drrt|         array|
|drrt_ce1          |  out|    1|   ap_memory|                                  drrt|         array|
|drrt_q1           |   in|   64|   ap_memory|                                  drrt|         array|
|a2                |   in|   64|     ap_none|                                    a2|        scalar|
|bitcast_ln103     |   in|   64|     ap_none|                         bitcast_ln103|        scalar|
|d_r_x_s_address0  |  out|    5|   ap_memory|                               d_r_x_s|         array|
|d_r_x_s_ce0       |  out|    1|   ap_memory|                               d_r_x_s|         array|
|d_r_x_s_q0        |   in|   64|   ap_memory|                               d_r_x_s|         array|
|d_r_x_s_address1  |  out|    5|   ap_memory|                               d_r_x_s|         array|
|d_r_x_s_ce1       |  out|    1|   ap_memory|                               d_r_x_s|         array|
|d_r_x_s_q1        |   in|   64|   ap_memory|                               d_r_x_s|         array|
|a4                |   in|   64|     ap_none|                                    a4|        scalar|
|dRdr_address0     |  out|    5|   ap_memory|                                  dRdr|         array|
|dRdr_ce0          |  out|    1|   ap_memory|                                  dRdr|         array|
|dRdr_we0          |  out|    8|   ap_memory|                                  dRdr|         array|
|dRdr_d0           |  out|   64|   ap_memory|                                  dRdr|         array|
|dRdr_address1     |  out|    5|   ap_memory|                                  dRdr|         array|
|dRdr_ce1          |  out|    1|   ap_memory|                                  dRdr|         array|
|dRdr_we1          |  out|    8|   ap_memory|                                  dRdr|         array|
|dRdr_d1           |  out|   64|   ap_memory|                                  dRdr|         array|
|bitcast_ln102_9   |   in|   64|     ap_none|                       bitcast_ln102_9|        scalar|
|bitcast_ln103_1   |   in|   64|     ap_none|                       bitcast_ln103_1|        scalar|
|bitcast_ln102_2   |   in|   64|     ap_none|                       bitcast_ln102_2|        scalar|
|bitcast_ln103_2   |   in|   64|     ap_none|                       bitcast_ln103_2|        scalar|
|bitcast_ln102_3   |   in|   64|     ap_none|                       bitcast_ln102_3|        scalar|
|bitcast_ln103_3   |   in|   64|     ap_none|                       bitcast_ln103_3|        scalar|
|bitcast_ln102_4   |   in|   64|     ap_none|                       bitcast_ln102_4|        scalar|
|bitcast_ln103_4   |   in|   64|     ap_none|                       bitcast_ln103_4|        scalar|
|bitcast_ln102_5   |   in|   64|     ap_none|                       bitcast_ln102_5|        scalar|
|bitcast_ln103_5   |   in|   64|     ap_none|                       bitcast_ln103_5|        scalar|
|bitcast_ln102_6   |   in|   64|     ap_none|                       bitcast_ln102_6|        scalar|
|bitcast_ln103_6   |   in|   64|     ap_none|                       bitcast_ln103_6|        scalar|
|bitcast_ln102_7   |   in|   64|     ap_none|                       bitcast_ln102_7|        scalar|
|bitcast_ln103_7   |   in|   64|     ap_none|                       bitcast_ln103_7|        scalar|
|bitcast_ln102_8   |   in|   64|     ap_none|                       bitcast_ln102_8|        scalar|
|bitcast_ln103_8   |   in|   64|     ap_none|                       bitcast_ln103_8|        scalar|
|rz                |   in|   64|     ap_none|                                    rz|        scalar|
|ry                |   in|   64|     ap_none|                                    ry|        scalar|
+------------------+-----+-----+------------+--------------------------------------+--------------+

