TimeQuest Timing Analyzer report for DE0_NANO_lt24_display
Tue Oct 07 11:39:00 2014
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Output Enable Times
 26. Minimum Output Enable Times
 27. Output Disable Times
 28. Minimum Output Disable Times
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 37. Slow 1200mV 0C Model Setup: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 39. Slow 1200mV 0C Model Hold: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Output Enable Times
 49. Minimum Output Enable Times
 50. Output Disable Times
 51. Minimum Output Disable Times
 52. Slow 1200mV 0C Model Metastability Report
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 59. Fast 1200mV 0C Model Setup: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 61. Fast 1200mV 0C Model Hold: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. Fast 1200mV 0C Model Metastability Report
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Propagation Delay
 81. Minimum Propagation Delay
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Signal Integrity Metrics (Slow 1200mv 0c Model)
 85. Signal Integrity Metrics (Slow 1200mv 85c Model)
 86. Signal Integrity Metrics (Fast 1200mv 0c Model)
 87. Setup Transfers
 88. Hold Transfers
 89. Report TCCS
 90. Report RSKM
 91. Unconstrained Paths
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.2 Build 209 09/17/2014 SJ Full Version ;
; Revision Name      ; DE0_NANO_lt24_display                               ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE22F17C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; DE0_NANO_LT24_display.SDC ; OK     ; Tue Oct 07 11:38:59 2014 ;
+---------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Clock Name                                                                     ; Type      ; Period    ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                           ; Targets                                                                            ;
+--------------------------------------------------------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; CLOCK_50                                                                       ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                  ; { CLOCK_50 }                                                                       ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10000.000 ; 0.1 MHz   ; 0.000 ; 5000.000 ; 50.00      ; 500       ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|inclk[0] ; { lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                   ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; 100.57 MHz ; 100.57 MHz      ; CLOCK_50                                                                       ;      ;
; 193.27 MHz ; 193.27 MHz      ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                       ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                                       ; 10.057   ; 0.000         ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 9994.826 ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                     ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                       ; 0.308 ; 0.000         ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.569 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                         ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                                       ; 9.489    ; 0.000         ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 4999.747 ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.057 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.869      ;
; 10.124 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.802      ;
; 10.173 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.753      ;
; 10.179 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.747      ;
; 10.240 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.686      ;
; 10.246 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.680      ;
; 10.289 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.637      ;
; 10.295 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.631      ;
; 10.356 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.570      ;
; 10.362 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.564      ;
; 10.366 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.559      ;
; 10.381 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.545      ;
; 10.387 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.538      ;
; 10.405 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.521      ;
; 10.411 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.515      ;
; 10.454 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.472      ;
; 10.472 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.454      ;
; 10.478 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.448      ;
; 10.482 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.443      ;
; 10.488 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.437      ;
; 10.497 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.429      ;
; 10.503 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.422      ;
; 10.503 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.423      ;
; 10.509 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.416      ;
; 10.525 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.400      ;
; 10.570 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.356      ;
; 10.576 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.350      ;
; 10.598 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.327      ;
; 10.604 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.321      ;
; 10.613 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.313      ;
; 10.619 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.306      ;
; 10.619 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.307      ;
; 10.625 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.300      ;
; 10.641 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.284      ;
; 10.647 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.278      ;
; 10.675 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.250      ;
; 10.686 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.240      ;
; 10.692 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.234      ;
; 10.714 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.211      ;
; 10.720 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.205      ;
; 10.729 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.197      ;
; 10.735 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.190      ;
; 10.735 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.191      ;
; 10.741 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.184      ;
; 10.757 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.168      ;
; 10.763 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.162      ;
; 10.791 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.134      ;
; 10.797 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.128      ;
; 10.802 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.124      ;
; 10.808 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.118      ;
; 10.873 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.052      ;
; 10.879 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.046      ;
; 10.885 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.041      ;
; 10.895 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.031      ;
; 10.907 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.018      ;
; 10.913 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.012      ;
; 10.920 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.006      ;
; 10.926 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.000      ;
; 11.023 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.902      ;
; 11.029 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.896      ;
; 11.177 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 8.749      ;
; 11.183 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 8.743      ;
; 11.194 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.731      ;
; 11.215 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.710      ;
; 11.230 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.695      ;
; 11.251 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.674      ;
; 11.282 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 8.644      ;
; 11.297 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 8.629      ;
; 11.353 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.572      ;
; 11.389 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.536      ;
; 11.503 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.422      ;
; 11.539 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.386      ;
; 11.640 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 8.286      ;
; 11.668 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.257      ;
; 11.729 ; lt24_display:lt24_display|display:display|sp_addr[11]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.209      ;
; 11.729 ; lt24_display:lt24_display|display:display|sp_addr[11]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.209      ;
; 11.749 ; lt24_display:lt24_display|display:display|sp_addr[10]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.189      ;
; 11.749 ; lt24_display:lt24_display|display:display|sp_addr[10]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.189      ;
; 11.756 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 8.170      ;
; 11.762 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 8.164      ;
; 11.784 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.141      ;
; 11.790 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.135      ;
; 11.872 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 8.054      ;
; 11.878 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 8.048      ;
; 11.900 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.025      ;
; 11.906 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.019      ;
; 11.915 ; lt24_display:lt24_display|display:display|sp_addr[12]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.023      ;
; 11.915 ; lt24_display:lt24_display|display:display|sp_addr[12]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.023      ;
; 11.969 ; lt24_display:lt24_display|display:display|sp_addr[8]            ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 7.967      ;
; 11.969 ; lt24_display:lt24_display|display:display|sp_addr[8]            ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 7.967      ;
; 11.988 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.938      ;
; 11.994 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.932      ;
; 12.016 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 7.909      ;
; 12.021 ; lt24_display:lt24_display|display:display|sp_addr[9]            ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.917      ;
; 12.021 ; lt24_display:lt24_display|display:display|sp_addr[9]            ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.917      ;
; 12.022 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 7.903      ;
; 12.049 ; lt24_display:lt24_display|display:display|sp_addr[14]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.889      ;
; 12.049 ; lt24_display:lt24_display|display:display|sp_addr[14]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.889      ;
; 12.209 ; lt24_display:lt24_display|display:display|sp_addr[15]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.729      ;
; 12.209 ; lt24_display:lt24_display|display:display|sp_addr[15]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.729      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+----------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                            ; To Node                                              ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 9994.826 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 5.107      ;
; 9994.832 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 5.101      ;
; 9994.834 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 5.099      ;
; 9994.840 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 5.093      ;
; 9994.842 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 5.091      ;
; 9994.850 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 5.083      ;
; 9994.911 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 5.021      ;
; 9994.919 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 5.013      ;
; 9994.931 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 5.001      ;
; 9994.937 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.995      ;
; 9994.959 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.973      ;
; 9994.961 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.972      ;
; 9994.967 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.965      ;
; 9994.969 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.964      ;
; 9994.978 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.955      ;
; 9994.986 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.947      ;
; 9995.000 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.932      ;
; 9995.005 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.928      ;
; 9995.005 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.928      ;
; 9995.005 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.928      ;
; 9995.008 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.924      ;
; 9995.010 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.923      ;
; 9995.011 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.922      ;
; 9995.011 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.922      ;
; 9995.011 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.922      ;
; 9995.011 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.922      ;
; 9995.016 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.917      ;
; 9995.017 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.916      ;
; 9995.021 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.912      ;
; 9995.021 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.912      ;
; 9995.021 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.912      ;
; 9995.026 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.907      ;
; 9995.027 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.906      ;
; 9995.046 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.886      ;
; 9995.054 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.878      ;
; 9995.076 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.857      ;
; 9995.084 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.849      ;
; 9995.090 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.842      ;
; 9995.090 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.842      ;
; 9995.090 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.842      ;
; 9995.093 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.840      ;
; 9995.095 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.837      ;
; 9995.096 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.836      ;
; 9995.096 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.836      ;
; 9995.101 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.832      ;
; 9995.102 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.830      ;
; 9995.102 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.830      ;
; 9995.104 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.828      ;
; 9995.104 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.828      ;
; 9995.107 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.825      ;
; 9995.108 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.824      ;
; 9995.109 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.823      ;
; 9995.117 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.815      ;
; 9995.137 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.795      ;
; 9995.138 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.794      ;
; 9995.138 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.794      ;
; 9995.138 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.794      ;
; 9995.140 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.793      ;
; 9995.140 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.793      ;
; 9995.140 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.793      ;
; 9995.143 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.789      ;
; 9995.144 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.788      ;
; 9995.145 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.787      ;
; 9995.145 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.788      ;
; 9995.146 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.787      ;
; 9995.157 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.776      ;
; 9995.157 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.776      ;
; 9995.157 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.776      ;
; 9995.162 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.771      ;
; 9995.163 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.770      ;
; 9995.179 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.753      ;
; 9995.179 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.753      ;
; 9995.179 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.753      ;
; 9995.184 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.748      ;
; 9995.185 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.747      ;
; 9995.221 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.711      ;
; 9995.225 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.707      ;
; 9995.225 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.707      ;
; 9995.225 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.707      ;
; 9995.227 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.705      ;
; 9995.230 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.702      ;
; 9995.231 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.701      ;
; 9995.255 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.678      ;
; 9995.255 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.678      ;
; 9995.255 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.678      ;
; 9995.260 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.673      ;
; 9995.261 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.672      ;
; 9995.267 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.665      ;
; 9995.269 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.663      ;
; 9995.269 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.663      ;
; 9995.272 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.661      ;
; 9995.272 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.661      ;
; 9995.272 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.661      ;
; 9995.272 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.660      ;
; 9995.273 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.659      ;
; 9995.277 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.656      ;
; 9995.278 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.062     ; 4.655      ;
; 9995.288 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.644      ;
; 9995.288 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.644      ;
; 9995.288 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.063     ; 4.644      ;
+----------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.308 ; lt24_display:lt24_display|display:display|lut_addr_rd[2]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.873      ;
; 0.310 ; lt24_display:lt24_display|display:display|lut_addr_rd[4]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.875      ;
; 0.316 ; lt24_display:lt24_display|display:display|lut_addr_rd[6]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.881      ;
; 0.317 ; lt24_display:lt24_display|display:display|lut_addr_rd[1]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.882      ;
; 0.321 ; lt24_display:lt24_display|display:display|lut_addr_rd[0]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.886      ;
; 0.350 ; lt24_display:lt24_display|display:display|lut_addr_rd[5]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.915      ;
; 0.357 ; lt24_display:lt24_display|display:display|lut_data_valid               ; lt24_display:lt24_display|display:display|lut_data_valid                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; lt24_display:lt24_display|display:display|cmd_cycle_end[0]             ; lt24_display:lt24_display|display:display|cmd_cycle_end[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; lt24_display:lt24_display|display:display|cmd_cycle[0]                 ; lt24_display:lt24_display|display:display|cmd_cycle[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|shift_out[5]           ; lt24_display:lt24_display|pat_update:pat_update|shift_out[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|shift_out[0]           ; lt24_display:lt24_display|pat_update:pat_update|shift_out[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[0]         ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|Ram0~0                       ; lt24_display:lt24_display|display:display|Ram0~0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access                    ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|adc_cs_n               ; lt24_display:lt24_display|pat_update:pat_update|adc_cs_n                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|data_buff[11]          ; lt24_display:lt24_display|pat_update:pat_update|data_buff[11]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]          ; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|data_buff[0]           ; lt24_display:lt24_display|pat_update:pat_update|data_buff[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_S    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_S                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_F    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_F                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|write_enb              ; lt24_display:lt24_display|pat_update:pat_update|write_enb                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WR_RAM     ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WR_RAM                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_Y_COOR ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_Y_COOR                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_X_CTRL ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_X_CTRL                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_Y_CTRL ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_Y_CTRL                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_X_COOR ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_X_COOR                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[0]            ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[1]            ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[2]            ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_F    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_F                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_F    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_F                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_CAL_ADDR   ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_CAL_ADDR                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                          ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|data_wr[11]                  ; lt24_display:lt24_display|display:display|data_wr[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|data_wr[10]                  ; lt24_display:lt24_display|display:display|data_wr[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|par1[0]                      ; lt24_display:lt24_display|display:display|par1[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_RD_VALID    ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_RD_VALID                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd_valid                ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|read_cmd_enb                 ; lt24_display:lt24_display|display:display|read_cmd_enb                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|cmd_cycle_end[7]             ; lt24_display:lt24_display|display:display|cmd_cycle_end[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|dsdr_latch                   ; lt24_display:lt24_display|display:display|dsdr_latch                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|cmd_reg.00101011             ; lt24_display:lt24_display|display:display|cmd_reg.00101011                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|cmd_reg.00111010             ; lt24_display:lt24_display|display:display|cmd_reg.00111010                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|cmd_reg.00101010             ; lt24_display:lt24_display|display:display|cmd_reg.00101010                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|cmd_reg.00010001             ; lt24_display:lt24_display|display:display|cmd_reg.00010001                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|initial_enb                  ; lt24_display:lt24_display|display:display|initial_enb                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_WAIT_DELAY       ; lt24_display:lt24_display|display:display|pcd_sta.PCD_WAIT_DELAY                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|display_enb                  ; lt24_display:lt24_display|display:display|display_enb                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RDDSDR           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RDDSDR                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_SLPOUT           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_SLPOUT                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISPON           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISPON                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PIXSET           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PIXSET                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RGBSET           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RGBSET                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_IDLE             ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_IDLE                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH           ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|single_upd_keep              ; lt24_display:lt24_display|display:display|single_upd_keep                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|frame_upd_keep               ; lt24_display:lt24_display|display:display|frame_upd_keep                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_IDLE             ; lt24_display:lt24_display|display:display|pcd_sta.PCD_IDLE                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_S    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_S                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; lt24_display:lt24_display|pat_update:pat_update|adc_initial            ; lt24_display:lt24_display|pat_update:pat_update|adc_initial                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; lt24_display:lt24_display|pat_update:pat_update|initial_enb            ; lt24_display:lt24_display|pat_update:pat_update|initial_enb                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; lt24_display:lt24_display|pat_update:pat_update|pat_enb                ; lt24_display:lt24_display|pat_update:pat_update|pat_enb                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.372 ; lt24_display:lt24_display|display:display|ep_addr[6]                   ; lt24_display:lt24_display|display:display|par4[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; lt24_display:lt24_display|display:display|ec_addr[2]                   ; lt24_display:lt24_display|display:display|par4[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; lt24_display:lt24_display|display:display|ep_addr[9]                   ; lt24_display:lt24_display|display:display|par3[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; lt24_display:lt24_display|display:display|ep_addr[15]                  ; lt24_display:lt24_display|display:display|par3[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; lt24_display:lt24_display|display:display|ep_addr[11]                  ; lt24_display:lt24_display|display:display|par3[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; lt24_display:lt24_display|display:display|data_wr[11]                  ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; lt24_display:lt24_display|display:display|ep_addr[7]                   ; lt24_display:lt24_display|display:display|par4[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; lt24_display:lt24_display|display:display|ep_addr[14]                  ; lt24_display:lt24_display|display:display|par3[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; lt24_display:lt24_display|display:display|ep_addr[13]                  ; lt24_display:lt24_display|display:display|par3[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; lt24_display:lt24_display|display:display|ep_addr[12]                  ; lt24_display:lt24_display|display:display|par3[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; lt24_display:lt24_display|display:display|ep_addr[10]                  ; lt24_display:lt24_display|display:display|par3[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; lt24_display:lt24_display|display:display|ep_addr[1]                   ; lt24_display:lt24_display|display:display|par4[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; lt24_display:lt24_display|display:display|ep_addr[0]                   ; lt24_display:lt24_display|display:display|par4[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; lt24_display:lt24_display|display:display|cmd[4]                       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[2]         ; lt24_display:lt24_display|pat_update:pat_update|shift_out[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[7]        ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[7]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.597      ;
; 0.380 ; lt24_display:lt24_display|display:display|sc_addr[4]                   ; lt24_display:lt24_display|display:display|par4[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; lt24_display:lt24_display|display:display|cmd[2]                       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; lt24_display:lt24_display|pat_update:pat_update|shift_out[4]           ; lt24_display:lt24_display|pat_update:pat_update|shift_out[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; lt24_display:lt24_display|pat_update:pat_update|adc_dclk               ; lt24_display:lt24_display|pat_update:pat_update|adc_dclk                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.388 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_INI_F      ; lt24_display:lt24_display|pat_update:pat_update|adc_initial                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.606      ;
; 0.388 ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_BUFNUMB      ; lt24_display:lt24_display|display:display|dpy_sta.DPY_NOP                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT      ; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.608      ;
; 0.389 ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_BUFNUMB      ; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_BUFF                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.608      ;
; 0.389 ; lt24_display:lt24_display|display:display|frame_cnt[7]                 ; lt24_display:lt24_display|display:display|frame_cnt[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; lt24_display:lt24_display|display:display|lut_addr_rd[6]               ; lt24_display:lt24_display|display:display|lut_addr_rd[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.610      ;
; 0.393 ; lt24_display:lt24_display|display:display|rl_detect                    ; lt24_display:lt24_display|display:display|sleep_off                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH           ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; lt24_display:lt24_display|display:display|lut_read_enb                 ; lt24_display:lt24_display|display:display|lut_data_valid                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.615      ;
; 0.397 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISP_IDLE        ; lt24_display:lt24_display|display:display|initial_enb                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.616      ;
; 0.398 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.617      ;
; 0.399 ; lt24_display:lt24_display|display:display|single_upd_keep              ; lt24_display:lt24_display|display:display|frame_update                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR            ; lt24_display:lt24_display|display:display|cmd_reg.00101100                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.619      ;
; 0.400 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_FRAME_END                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.619      ;
; 0.409 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_CHK_RL_F         ; lt24_display:lt24_display|display:display|cmd_reg.00101101                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.628      ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.569 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.573 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.844 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.861 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.864 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.954 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.172      ;
; 0.955 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.956 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.174      ;
; 0.959 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.974 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.192      ;
; 0.975 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.193      ;
; 0.976 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.983 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.203      ;
; 0.985 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.205      ;
; 0.986 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.206      ;
; 0.990 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.210      ;
; 1.001 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.221      ;
; 1.009 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.229      ;
; 1.021 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.241      ;
; 1.068 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.286      ;
; 1.069 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.071 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.289      ;
; 1.084 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.304      ;
; 1.085 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.303      ;
; 1.086 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.304      ;
; 1.088 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.306      ;
; 1.098 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.318      ;
; 1.100 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.320      ;
; 1.100 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.320      ;
; 1.111 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.331      ;
; 1.119 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.339      ;
; 1.121 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.341      ;
; 1.131 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.351      ;
; 1.133 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.353      ;
; 1.178 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.396      ;
; 1.180 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.398      ;
; 1.181 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.399      ;
; 1.194 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.414      ;
; 1.198 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.416      ;
; 1.199 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.417      ;
; 1.209 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.429      ;
; 1.214 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.434      ;
; 1.220 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.439      ;
; 1.225 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.445      ;
; 1.231 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.451      ;
; 1.243 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.463      ;
; 1.287 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.506      ;
; 1.290 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.508      ;
; 1.292 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.510      ;
; 1.308 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.528      ;
; 1.309 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.527      ;
; 1.311 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.529      ;
; 1.319 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.539      ;
; 1.324 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.324 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.326 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.546      ;
; 1.332 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.551      ;
; 1.332 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.551      ;
; 1.335 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.555      ;
; 1.337 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.556      ;
; 1.337 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.557      ;
; 1.338 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.557      ;
; 1.369 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.586      ;
; 1.370 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.589      ;
; 1.402 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.620      ;
; 1.404 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.622      ;
; 1.404 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.622      ;
; 1.418 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.638      ;
; 1.420 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.640      ;
; 1.421 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.639      ;
; 1.433 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.653      ;
; 1.434 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.654      ;
; 1.436 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.656      ;
; 1.447 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.667      ;
; 1.485 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.702      ;
; 1.497 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.714      ;
; 1.499 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.716      ;
; 1.502 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.719      ;
; 1.513 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.732      ;
; 1.514 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.732      ;
; 1.514 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.732      ;
; 1.516 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.734      ;
; 1.530 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.750      ;
; 1.543 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.763      ;
; 1.545 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.765      ;
; 1.548 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.768      ;
; 1.562 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.779      ;
; 1.579 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.796      ;
; 1.579 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.796      ;
; 1.590 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.807      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.571 ; 9.755        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|timer:timer|trigger_33ms                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cmd_finish                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[10]                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[11]                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[12]                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[13]                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[14]                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[15]                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[8]                                                                      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[9]                                                                      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|blue_bg                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cycle_end[7]                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_reg.00001111                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_reg.00101101                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_bvld_ack                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_wr[10]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_wr[11]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_BUFNUMB                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_LUTNUMB                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CMD_START                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_FINISH                                                                   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_IDLE                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_NOP                                                                      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_PAR_OUT                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_BUFF                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_LUT                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_WAIT_FINISH                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_LUT                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_PAT                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ec_addr[0]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ec_addr[1]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ec_addr[2]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ec_addr[3]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ec_addr[5]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ec_addr[6]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ec_addr[7]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[0]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[13]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[1]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[2]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[3]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[4]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[5]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[6]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[7]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|frame_cnt[4]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|frame_cnt[5]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|frame_cnt[6]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|frame_cnt[7]                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|green_bg                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par1[5]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par2[5]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par3[5]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par4[0]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par4[1]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par4[2]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par4[3]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par4[4]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par4[5]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par4[6]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par4[7]                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par_enb[1]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par_enb[2]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par_enb[3]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|pcd_sta.PCD_CHK_RL_F                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RDDSDR                                                                   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|read_cmd_enb                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|red_bg                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|sc_addr[0]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|sc_addr[1]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|sc_addr[2]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|sc_addr[3]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|sc_addr[4]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|sc_addr[5]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|sc_addr[6]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|sc_addr[7]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|adc_initial                                                                    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|adc_penint                                                                     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[0]                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[2]                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg                                                                       ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[0]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[1]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[2]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[3]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[4]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[5]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[6]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[7]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|frame_upd_start                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|initial_enb                                                                    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_enb                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_S                                                            ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_CHK_INI                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_S                                                            ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_INI_F                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_CHK_INI                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_S                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                                                               ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[0]                                                  ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[10]                                                 ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[11]                                                 ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[12]                                                 ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[13]                                                 ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[14]                                                 ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[15]                                                 ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[1]                                                  ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[2]                                                  ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[3]                                                  ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[4]                                                  ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[5]                                                  ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[6]                                                  ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[7]                                                  ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[8]                                                  ;
; 4999.747 ; 4999.963     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[9]                                                  ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[12]                                                 ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[13]                                                 ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[14]                                                 ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[15]                                                 ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[1]                                                  ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[3]                                                  ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[4]                                                  ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[8]                                                  ;
; 4999.851 ; 5000.035     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[9]                                                  ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[0]                                                  ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[10]                                                 ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[11]                                                 ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[2]                                                  ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[5]                                                  ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[6]                                                  ;
; 4999.852 ; 5000.036     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[7]                                                  ;
; 4999.982 ; 4999.982     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4999.982 ; 4999.982     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[0]|clk                                                                 ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[10]|clk                                                                ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[11]|clk                                                                ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[2]|clk                                                                 ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[5]|clk                                                                 ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[6]|clk                                                                 ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[7]|clk                                                                 ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[12]|clk                                                                ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[13]|clk                                                                ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[14]|clk                                                                ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[15]|clk                                                                ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[1]|clk                                                                 ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[3]|clk                                                                 ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[4]|clk                                                                 ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[8]|clk                                                                 ;
; 4999.987 ; 4999.987     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[9]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[0]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[10]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[11]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[12]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[13]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[14]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[15]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[1]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[2]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[3]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[4]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[5]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[6]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[7]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[8]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[9]|clk                                                                 ;
; 5000.017 ; 5000.017     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 5000.017 ; 5000.017     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[0]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[10]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[11]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[12]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[13]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[14]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[15]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[1]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[2]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[3]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[4]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[5]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[6]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[7]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[8]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[9]                                                  ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; LT24_ADC_PENIRQ_N ; CLOCK_50   ; -0.381 ; -0.206 ; Rise       ; CLOCK_50        ;
; LT24_D[*]         ; CLOCK_50   ; 2.179  ; 2.820  ; Rise       ; CLOCK_50        ;
;  LT24_D[6]        ; CLOCK_50   ; 2.179  ; 2.820  ; Rise       ; CLOCK_50        ;
;  LT24_D[7]        ; CLOCK_50   ; 2.090  ; 2.666  ; Rise       ; CLOCK_50        ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; LT24_ADC_PENIRQ_N ; CLOCK_50   ; 0.676  ; 0.488  ; Rise       ; CLOCK_50        ;
; LT24_D[*]         ; CLOCK_50   ; -1.672 ; -2.200 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]        ; CLOCK_50   ; -1.779 ; -2.397 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]        ; CLOCK_50   ; -1.672 ; -2.200 ; Rise       ; CLOCK_50        ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; LT24_ADC_CS_N ; CLOCK_50   ; 6.752 ; 6.707 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DCLK ; CLOCK_50   ; 6.680 ; 6.632 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DIN  ; CLOCK_50   ; 7.821 ; 7.838 ; Rise       ; CLOCK_50        ;
; LT24_CS_N     ; CLOCK_50   ; 6.822 ; 6.813 ; Rise       ; CLOCK_50        ;
; LT24_D[*]     ; CLOCK_50   ; 6.942 ; 7.021 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]    ; CLOCK_50   ; 6.092 ; 6.071 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]    ; CLOCK_50   ; 6.583 ; 6.600 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]    ; CLOCK_50   ; 6.271 ; 6.278 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]    ; CLOCK_50   ; 6.908 ; 6.834 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]    ; CLOCK_50   ; 6.481 ; 6.489 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]    ; CLOCK_50   ; 6.438 ; 6.407 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]    ; CLOCK_50   ; 6.564 ; 6.569 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]    ; CLOCK_50   ; 6.608 ; 6.605 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]    ; CLOCK_50   ; 6.934 ; 7.021 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]    ; CLOCK_50   ; 6.620 ; 6.571 ; Rise       ; CLOCK_50        ;
;  LT24_D[10]   ; CLOCK_50   ; 6.503 ; 6.465 ; Rise       ; CLOCK_50        ;
;  LT24_D[11]   ; CLOCK_50   ; 6.535 ; 6.539 ; Rise       ; CLOCK_50        ;
;  LT24_D[12]   ; CLOCK_50   ; 6.662 ; 6.627 ; Rise       ; CLOCK_50        ;
;  LT24_D[13]   ; CLOCK_50   ; 6.816 ; 6.784 ; Rise       ; CLOCK_50        ;
;  LT24_D[14]   ; CLOCK_50   ; 6.867 ; 6.874 ; Rise       ; CLOCK_50        ;
;  LT24_D[15]   ; CLOCK_50   ; 6.942 ; 6.883 ; Rise       ; CLOCK_50        ;
; LT24_RD_N     ; CLOCK_50   ; 6.597 ; 6.598 ; Rise       ; CLOCK_50        ;
; LT24_RS       ; CLOCK_50   ; 8.613 ; 8.896 ; Rise       ; CLOCK_50        ;
; LT24_WR_N     ; CLOCK_50   ; 5.932 ; 5.977 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; LT24_ADC_CS_N ; CLOCK_50   ; 6.520 ; 6.480 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DCLK ; CLOCK_50   ; 6.452 ; 6.402 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DIN  ; CLOCK_50   ; 6.920 ; 6.871 ; Rise       ; CLOCK_50        ;
; LT24_CS_N     ; CLOCK_50   ; 6.587 ; 6.582 ; Rise       ; CLOCK_50        ;
; LT24_D[*]     ; CLOCK_50   ; 5.887 ; 5.863 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]    ; CLOCK_50   ; 5.887 ; 5.863 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]    ; CLOCK_50   ; 6.358 ; 6.371 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]    ; CLOCK_50   ; 6.058 ; 6.061 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]    ; CLOCK_50   ; 6.670 ; 6.596 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]    ; CLOCK_50   ; 6.260 ; 6.265 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]    ; CLOCK_50   ; 6.219 ; 6.186 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]    ; CLOCK_50   ; 6.340 ; 6.341 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]    ; CLOCK_50   ; 6.383 ; 6.376 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]    ; CLOCK_50   ; 6.695 ; 6.775 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]    ; CLOCK_50   ; 6.396 ; 6.346 ; Rise       ; CLOCK_50        ;
;  LT24_D[10]   ; CLOCK_50   ; 6.284 ; 6.244 ; Rise       ; CLOCK_50        ;
;  LT24_D[11]   ; CLOCK_50   ; 6.315 ; 6.316 ; Rise       ; CLOCK_50        ;
;  LT24_D[12]   ; CLOCK_50   ; 6.437 ; 6.400 ; Rise       ; CLOCK_50        ;
;  LT24_D[13]   ; CLOCK_50   ; 6.579 ; 6.546 ; Rise       ; CLOCK_50        ;
;  LT24_D[14]   ; CLOCK_50   ; 6.633 ; 6.637 ; Rise       ; CLOCK_50        ;
;  LT24_D[15]   ; CLOCK_50   ; 6.702 ; 6.643 ; Rise       ; CLOCK_50        ;
; LT24_RD_N     ; CLOCK_50   ; 6.369 ; 6.373 ; Rise       ; CLOCK_50        ;
; LT24_RS       ; CLOCK_50   ; 8.373 ; 8.660 ; Rise       ; CLOCK_50        ;
; LT24_WR_N     ; CLOCK_50   ; 5.730 ; 5.777 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; KEY[0]     ; LT24_ADC_DIN ; 9.010 ;    ;    ; 9.482 ;
; KEY[0]     ; LT24_RESET_N ; 5.843 ;    ;    ; 6.238 ;
+------------+--------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; KEY[0]     ; LT24_ADC_DIN ; 8.690 ;    ;    ; 9.149 ;
; KEY[0]     ; LT24_RESET_N ; 5.654 ;    ;    ; 6.040 ;
+------------+--------------+-------+----+----+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 6.457 ; 6.324 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 6.857 ; 6.724 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 6.857 ; 6.724 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 6.641 ; 6.508 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 6.641 ; 6.508 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 7.111 ; 6.978 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 6.796 ; 6.663 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 6.861 ; 6.728 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 7.335 ; 7.202 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 6.457 ; 6.324 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 7.743 ; 7.621 ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 7.725 ; 7.603 ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 7.443 ; 7.321 ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 7.743 ; 7.621 ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 7.314 ; 7.194 ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 7.464 ; 7.342 ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 6.786 ; 6.653 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 6.212 ; 6.079 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 6.596 ; 6.463 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 6.596 ; 6.463 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 6.389 ; 6.256 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 6.389 ; 6.256 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 6.840 ; 6.707 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 6.538 ; 6.405 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 6.600 ; 6.467 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 7.055 ; 6.922 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 6.212 ; 6.079 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 7.475 ; 7.353 ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 7.457 ; 7.335 ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 7.187 ; 7.065 ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 7.475 ; 7.353 ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 7.058 ; 6.938 ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 7.207 ; 7.085 ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 6.528 ; 6.395 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Output Disable Times                                                            ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 6.362     ; 6.495     ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 6.781     ; 6.914     ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 6.781     ; 6.914     ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 6.546     ; 6.679     ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 6.546     ; 6.679     ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 7.047     ; 7.180     ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 6.685     ; 6.818     ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 6.768     ; 6.901     ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 7.255     ; 7.388     ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 6.362     ; 6.495     ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 7.680     ; 7.802     ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 7.657     ; 7.779     ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 7.356     ; 7.478     ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 7.680     ; 7.802     ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 7.221     ; 7.341     ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 7.380     ; 7.502     ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 6.669     ; 6.802     ; Rise       ; CLOCK_50        ;
+-------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                    ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 6.116     ; 6.249     ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 6.518     ; 6.651     ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 6.518     ; 6.651     ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 6.293     ; 6.426     ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 6.293     ; 6.426     ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 6.773     ; 6.906     ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 6.426     ; 6.559     ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 6.506     ; 6.639     ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 6.973     ; 7.106     ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 6.116     ; 6.249     ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 7.409     ; 7.531     ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 7.387     ; 7.509     ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 7.098     ; 7.220     ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 7.409     ; 7.531     ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 6.964     ; 7.084     ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 7.122     ; 7.244     ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 6.410     ; 6.543     ; Rise       ; CLOCK_50        ;
+-------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                    ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; 113.08 MHz ; 113.08 MHz      ; CLOCK_50                                                                       ;      ;
; 215.8 MHz  ; 215.8 MHz       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                        ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                                       ; 11.157   ; 0.000         ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 9995.366 ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                      ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                       ; 0.303 ; 0.000         ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.510 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                          ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                                       ; 9.491    ; 0.000         ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 4999.745 ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.157 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.776      ;
; 11.188 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.745      ;
; 11.254 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.679      ;
; 11.257 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.676      ;
; 11.285 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.648      ;
; 11.288 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.645      ;
; 11.354 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.579      ;
; 11.357 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.576      ;
; 11.385 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.548      ;
; 11.388 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.545      ;
; 11.414 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.519      ;
; 11.432 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.501      ;
; 11.436 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.497      ;
; 11.454 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.479      ;
; 11.457 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.476      ;
; 11.485 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.448      ;
; 11.488 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.445      ;
; 11.511 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.422      ;
; 11.514 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.419      ;
; 11.515 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.418      ;
; 11.529 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.404      ;
; 11.532 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.401      ;
; 11.533 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.400      ;
; 11.536 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.397      ;
; 11.580 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.353      ;
; 11.611 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.612 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.321      ;
; 11.614 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.319      ;
; 11.615 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.318      ;
; 11.629 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.304      ;
; 11.632 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.301      ;
; 11.633 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.300      ;
; 11.636 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.297      ;
; 11.677 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.256      ;
; 11.680 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.253      ;
; 11.682 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.251      ;
; 11.711 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.222      ;
; 11.712 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.221      ;
; 11.714 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.219      ;
; 11.715 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.218      ;
; 11.729 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.204      ;
; 11.732 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.201      ;
; 11.733 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.200      ;
; 11.736 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.197      ;
; 11.777 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.156      ;
; 11.779 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.154      ;
; 11.780 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.153      ;
; 11.782 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.151      ;
; 11.812 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.121      ;
; 11.815 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.118      ;
; 11.844 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.089      ;
; 11.867 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.066      ;
; 11.875 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.058      ;
; 11.877 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.056      ;
; 11.879 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.054      ;
; 11.880 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.053      ;
; 11.882 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.051      ;
; 11.894 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.039      ;
; 11.979 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.954      ;
; 11.982 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.951      ;
; 12.101 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.832      ;
; 12.119 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.814      ;
; 12.120 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.813      ;
; 12.123 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.810      ;
; 12.181 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.752      ;
; 12.185 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.748      ;
; 12.202 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.731      ;
; 12.233 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.700      ;
; 12.267 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.666      ;
; 12.329 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.604      ;
; 12.369 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.564      ;
; 12.431 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.502      ;
; 12.541 ; lt24_display:lt24_display|display:display|sp_addr[11]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.405      ;
; 12.541 ; lt24_display:lt24_display|display:display|sp_addr[11]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.405      ;
; 12.564 ; lt24_display:lt24_display|display:display|sp_addr[10]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.382      ;
; 12.564 ; lt24_display:lt24_display|display:display|sp_addr[10]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.382      ;
; 12.566 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.367      ;
; 12.582 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.352      ;
; 12.663 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.270      ;
; 12.666 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.267      ;
; 12.682 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.252      ;
; 12.682 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.252      ;
; 12.711 ; lt24_display:lt24_display|display:display|sp_addr[12]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.235      ;
; 12.711 ; lt24_display:lt24_display|display:display|sp_addr[12]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.235      ;
; 12.734 ; lt24_display:lt24_display|display:display|sp_addr[8]            ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.209      ;
; 12.734 ; lt24_display:lt24_display|display:display|sp_addr[8]            ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.209      ;
; 12.763 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.170      ;
; 12.766 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.167      ;
; 12.782 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.152      ;
; 12.782 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.152      ;
; 12.798 ; lt24_display:lt24_display|display:display|sp_addr[9]            ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.148      ;
; 12.798 ; lt24_display:lt24_display|display:display|sp_addr[9]            ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.148      ;
; 12.825 ; lt24_display:lt24_display|display:display|sp_addr[14]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.121      ;
; 12.825 ; lt24_display:lt24_display|display:display|sp_addr[14]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.121      ;
; 12.863 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.070      ;
; 12.866 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 7.067      ;
; 12.882 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.052      ;
; 12.882 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.052      ;
; 12.960 ; lt24_display:lt24_display|display:display|sp_addr[15]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.986      ;
; 12.960 ; lt24_display:lt24_display|display:display|sp_addr[15]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.986      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+----------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                            ; To Node                                              ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 9995.366 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.574      ;
; 9995.368 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.572      ;
; 9995.372 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.568      ;
; 9995.374 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.566      ;
; 9995.396 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.544      ;
; 9995.398 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.542      ;
; 9995.424 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.514      ;
; 9995.430 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.508      ;
; 9995.436 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.502      ;
; 9995.438 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.500      ;
; 9995.457 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.481      ;
; 9995.459 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.479      ;
; 9995.479 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.459      ;
; 9995.485 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.453      ;
; 9995.512 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.428      ;
; 9995.514 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.426      ;
; 9995.519 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.421      ;
; 9995.519 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.421      ;
; 9995.521 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.419      ;
; 9995.521 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.419      ;
; 9995.524 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.416      ;
; 9995.525 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.415      ;
; 9995.526 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.414      ;
; 9995.526 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.414      ;
; 9995.527 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.413      ;
; 9995.528 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.412      ;
; 9995.534 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.406      ;
; 9995.540 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.400      ;
; 9995.541 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.397      ;
; 9995.547 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.391      ;
; 9995.551 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.389      ;
; 9995.552 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.388      ;
; 9995.555 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.385      ;
; 9995.557 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.383      ;
; 9995.557 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.383      ;
; 9995.567 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.371      ;
; 9995.572 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.368      ;
; 9995.573 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.365      ;
; 9995.575 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.363      ;
; 9995.577 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.361      ;
; 9995.577 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.361      ;
; 9995.577 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.361      ;
; 9995.578 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.362      ;
; 9995.582 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.356      ;
; 9995.583 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.355      ;
; 9995.584 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.354      ;
; 9995.591 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.347      ;
; 9995.592 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.346      ;
; 9995.595 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.343      ;
; 9995.597 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.341      ;
; 9995.597 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.341      ;
; 9995.609 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.329      ;
; 9995.611 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.329      ;
; 9995.612 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.326      ;
; 9995.613 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.327      ;
; 9995.613 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.325      ;
; 9995.615 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.323      ;
; 9995.616 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.322      ;
; 9995.618 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.320      ;
; 9995.618 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.320      ;
; 9995.632 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.306      ;
; 9995.632 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.306      ;
; 9995.637 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.301      ;
; 9995.638 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.300      ;
; 9995.639 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.299      ;
; 9995.667 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.273      ;
; 9995.668 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.272      ;
; 9995.671 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.269      ;
; 9995.673 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.267      ;
; 9995.673 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.267      ;
; 9995.687 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.253      ;
; 9995.687 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.253      ;
; 9995.692 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.248      ;
; 9995.693 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.245      ;
; 9995.693 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.247      ;
; 9995.694 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.244      ;
; 9995.694 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.244      ;
; 9995.694 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.246      ;
; 9995.695 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.243      ;
; 9995.699 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.239      ;
; 9995.700 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.238      ;
; 9995.701 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.237      ;
; 9995.720 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.218      ;
; 9995.720 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.218      ;
; 9995.725 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.215      ;
; 9995.725 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.215      ;
; 9995.725 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.213      ;
; 9995.726 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.212      ;
; 9995.727 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.211      ;
; 9995.730 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.210      ;
; 9995.730 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.208      ;
; 9995.731 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.209      ;
; 9995.731 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.207      ;
; 9995.732 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.208      ;
; 9995.734 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.204      ;
; 9995.736 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.202      ;
; 9995.736 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.202      ;
; 9995.762 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.176      ;
; 9995.762 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.057     ; 4.176      ;
; 9995.766 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.055     ; 4.174      ;
+----------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; lt24_display:lt24_display|display:display|lut_addr_rd[4]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.810      ;
; 0.307 ; lt24_display:lt24_display|display:display|lut_addr_rd[6]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.814      ;
; 0.308 ; lt24_display:lt24_display|display:display|lut_addr_rd[1]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.815      ;
; 0.308 ; lt24_display:lt24_display|display:display|lut_addr_rd[2]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.815      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|shift_out[5]           ; lt24_display:lt24_display|pat_update:pat_update|shift_out[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|shift_out[0]           ; lt24_display:lt24_display|pat_update:pat_update|shift_out[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[0]         ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|Ram0~0                       ; lt24_display:lt24_display|display:display|Ram0~0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access                    ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|adc_cs_n               ; lt24_display:lt24_display|pat_update:pat_update|adc_cs_n                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|data_buff[11]          ; lt24_display:lt24_display|pat_update:pat_update|data_buff[11]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]          ; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|data_buff[0]           ; lt24_display:lt24_display|pat_update:pat_update|data_buff[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_S    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_S                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_S    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_S                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_F    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_F                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|adc_initial            ; lt24_display:lt24_display|pat_update:pat_update|adc_initial                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|write_enb              ; lt24_display:lt24_display|pat_update:pat_update|write_enb                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WR_RAM     ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WR_RAM                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_Y_COOR ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_Y_COOR                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_X_CTRL ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_X_CTRL                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_Y_CTRL ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_Y_CTRL                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_X_COOR ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_X_COOR                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[0]            ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[1]            ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[2]            ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_F    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_F                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_F    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_F                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|initial_enb            ; lt24_display:lt24_display|pat_update:pat_update|initial_enb                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_enb                ; lt24_display:lt24_display|pat_update:pat_update|pat_enb                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_CAL_ADDR   ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_CAL_ADDR                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                          ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|data_wr[11]                  ; lt24_display:lt24_display|display:display|data_wr[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|data_wr[10]                  ; lt24_display:lt24_display|display:display|data_wr[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|par1[0]                      ; lt24_display:lt24_display|display:display|par1[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|lut_addr_rd[0]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.819      ;
; 0.312 ; lt24_display:lt24_display|display:display|lut_data_valid               ; lt24_display:lt24_display|display:display|lut_data_valid                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_RD_VALID    ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_RD_VALID                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd_valid                ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|read_cmd_enb                 ; lt24_display:lt24_display|display:display|read_cmd_enb                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|cmd_cycle_end[0]             ; lt24_display:lt24_display|display:display|cmd_cycle_end[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|cmd_cycle_end[7]             ; lt24_display:lt24_display|display:display|cmd_cycle_end[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|dsdr_latch                   ; lt24_display:lt24_display|display:display|dsdr_latch                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|cmd_cycle[0]                 ; lt24_display:lt24_display|display:display|cmd_cycle[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|cmd_reg.00101011             ; lt24_display:lt24_display|display:display|cmd_reg.00101011                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|cmd_reg.00111010             ; lt24_display:lt24_display|display:display|cmd_reg.00111010                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|cmd_reg.00101010             ; lt24_display:lt24_display|display:display|cmd_reg.00101010                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|cmd_reg.00010001             ; lt24_display:lt24_display|display:display|cmd_reg.00010001                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|initial_enb                  ; lt24_display:lt24_display|display:display|initial_enb                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_WAIT_DELAY       ; lt24_display:lt24_display|display:display|pcd_sta.PCD_WAIT_DELAY                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|display_enb                  ; lt24_display:lt24_display|display:display|display_enb                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RDDSDR           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RDDSDR                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_SLPOUT           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_SLPOUT                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISPON           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISPON                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PIXSET           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PIXSET                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RGBSET           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RGBSET                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_IDLE             ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_IDLE                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH           ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|single_upd_keep              ; lt24_display:lt24_display|display:display|single_upd_keep                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|frame_upd_keep               ; lt24_display:lt24_display|display:display|frame_upd_keep                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_IDLE             ; lt24_display:lt24_display|display:display|pcd_sta.PCD_IDLE                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.333 ; lt24_display:lt24_display|pat_update:pat_update|adc_dclk               ; lt24_display:lt24_display|pat_update:pat_update|adc_dclk                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.337 ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[2]         ; lt24_display:lt24_display|pat_update:pat_update|shift_out[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[7]        ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[7]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; lt24_display:lt24_display|display:display|ep_addr[15]                  ; lt24_display:lt24_display|display:display|par3[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; lt24_display:lt24_display|display:display|ep_addr[6]                   ; lt24_display:lt24_display|display:display|par4[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; lt24_display:lt24_display|display:display|ec_addr[2]                   ; lt24_display:lt24_display|display:display|par4[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; lt24_display:lt24_display|display:display|ep_addr[9]                   ; lt24_display:lt24_display|display:display|par3[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; lt24_display:lt24_display|display:display|ep_addr[14]                  ; lt24_display:lt24_display|display:display|par3[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; lt24_display:lt24_display|display:display|ep_addr[13]                  ; lt24_display:lt24_display|display:display|par3[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; lt24_display:lt24_display|display:display|ep_addr[11]                  ; lt24_display:lt24_display|display:display|par3[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; lt24_display:lt24_display|display:display|lut_addr_rd[5]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.846      ;
; 0.340 ; lt24_display:lt24_display|display:display|data_wr[11]                  ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; lt24_display:lt24_display|display:display|ep_addr[7]                   ; lt24_display:lt24_display|display:display|par4[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; lt24_display:lt24_display|display:display|ep_addr[12]                  ; lt24_display:lt24_display|display:display|par3[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; lt24_display:lt24_display|display:display|ep_addr[10]                  ; lt24_display:lt24_display|display:display|par3[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; lt24_display:lt24_display|display:display|ep_addr[1]                   ; lt24_display:lt24_display|display:display|par4[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; lt24_display:lt24_display|display:display|ep_addr[0]                   ; lt24_display:lt24_display|display:display|par4[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; lt24_display:lt24_display|display:display|cmd[4]                       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.540      ;
; 0.344 ; lt24_display:lt24_display|display:display|cmd[2]                       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; lt24_display:lt24_display|display:display|sc_addr[4]                   ; lt24_display:lt24_display|display:display|par4[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; lt24_display:lt24_display|pat_update:pat_update|shift_out[4]           ; lt24_display:lt24_display|pat_update:pat_update|shift_out[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; lt24_display:lt24_display|display:display|frame_cnt[7]                 ; lt24_display:lt24_display|display:display|frame_cnt[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.348 ; lt24_display:lt24_display|display:display|lut_addr_rd[6]               ; lt24_display:lt24_display|display:display|lut_addr_rd[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.350 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT      ; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.549      ;
; 0.352 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_INI_F      ; lt24_display:lt24_display|pat_update:pat_update|adc_initial                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.551      ;
; 0.352 ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_BUFNUMB      ; lt24_display:lt24_display|display:display|dpy_sta.DPY_NOP                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.551      ;
; 0.353 ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_BUFNUMB      ; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_BUFF                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.552      ;
; 0.354 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISP_IDLE        ; lt24_display:lt24_display|display:display|initial_enb                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.553      ;
; 0.357 ; lt24_display:lt24_display|display:display|rl_detect                    ; lt24_display:lt24_display|display:display|sleep_off                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH           ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.359 ; lt24_display:lt24_display|display:display|lut_read_enb                 ; lt24_display:lt24_display|display:display|lut_data_valid                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.558      ;
; 0.362 ; lt24_display:lt24_display|display:display|single_upd_keep              ; lt24_display:lt24_display|display:display|frame_update                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR            ; lt24_display:lt24_display|display:display|cmd_reg.00101100                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.562      ;
; 0.363 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_FRAME_END                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.562      ;
; 0.367 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|write_finish                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.566      ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.510 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.516 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.754 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.765 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.772 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.844 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.846 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.045      ;
; 0.853 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.855 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.861 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.868 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.881 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.082      ;
; 0.884 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.085      ;
; 0.888 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.089      ;
; 0.894 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.095      ;
; 0.908 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.109      ;
; 0.915 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.116      ;
; 0.924 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.125      ;
; 0.944 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.946 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.145      ;
; 0.951 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.957 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.957 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.964 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.163      ;
; 0.973 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.174      ;
; 0.980 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.181      ;
; 0.983 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.184      ;
; 0.987 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.188      ;
; 0.992 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.193      ;
; 0.994 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.195      ;
; 1.011 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.212      ;
; 1.013 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.214      ;
; 1.020 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.221      ;
; 1.035 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.234      ;
; 1.040 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.239      ;
; 1.045 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.244      ;
; 1.053 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.252      ;
; 1.060 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.259      ;
; 1.062 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.263      ;
; 1.080 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.281      ;
; 1.086 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.287      ;
; 1.088 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.289      ;
; 1.100 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.301      ;
; 1.109 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.310      ;
; 1.115 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.314      ;
; 1.134 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.333      ;
; 1.138 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.337      ;
; 1.149 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.348      ;
; 1.156 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.355      ;
; 1.164 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.363      ;
; 1.165 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.366      ;
; 1.169 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.370      ;
; 1.175 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.376      ;
; 1.179 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.380      ;
; 1.182 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.383      ;
; 1.186 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.387      ;
; 1.196 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.397      ;
; 1.216 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.415      ;
; 1.220 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.419      ;
; 1.222 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.421      ;
; 1.224 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.423      ;
; 1.227 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.426      ;
; 1.234 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.433      ;
; 1.237 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.436      ;
; 1.240 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.437      ;
; 1.245 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.444      ;
; 1.252 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.451      ;
; 1.254 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.455      ;
; 1.261 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.462      ;
; 1.268 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.469      ;
; 1.271 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.472      ;
; 1.272 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.473      ;
; 1.282 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.483      ;
; 1.323 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.522      ;
; 1.326 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.525      ;
; 1.333 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.532      ;
; 1.343 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.540      ;
; 1.346 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.543      ;
; 1.350 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.551      ;
; 1.356 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.553      ;
; 1.356 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.553      ;
; 1.361 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.562      ;
; 1.368 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.569      ;
; 1.371 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.572      ;
; 1.374 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.573      ;
; 1.407 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.420 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.617      ;
; 1.422 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.619      ;
; 1.422 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.621      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.563 ; 9.747        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|timer:timer|trigger_33ms                                                                             ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|adc_dclk                                                                       ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|timer:timer|cycle_33ms                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[0]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[3]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[4]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[5]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[6]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[7]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[1]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[2]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[3]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[5]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[6]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[7]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|rdn                                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|blue_bg                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[0]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[10]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[11]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[12]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[13]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[14]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[15]                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[1]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[2]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[3]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[4]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[5]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[6]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[7]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[8]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cnt[9]                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|green_bg                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|red_bg                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|blue_bg                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[0]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[10]                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[11]                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[12]                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[13]                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[14]                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[15]                                                                 ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[1]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[2]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[3]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[4]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[5]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[6]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[7]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[8]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|common_cnt[9]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|data_buff[0]                                                                   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|data_buff[11]                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg                                                                       ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[0]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[1]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[2]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[3]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[4]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[5]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[6]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[7]                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|green_bg                                                                       ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_F                                                            ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_F                                                            ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_F                                                            ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WR_RAM                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|red_bg                                                                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|pat_update:pat_update|write_enb                                                                      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_VALID                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_WR_VALID                                                            ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WRITE_DATA                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[0]                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[10]                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[11]                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[12]                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[13]                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[14]                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[15]                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[1]                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[2]                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[3]                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[4]                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[5]                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[6]                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[7]                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[8]                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_cmdn                                                                            ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[0]                                                                      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[1]                                                                      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[3]                                                                      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[5]                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                                                               ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 4999.745 ; 4999.961     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[12]                                                 ;
; 4999.745 ; 4999.961     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[13]                                                 ;
; 4999.745 ; 4999.961     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[14]                                                 ;
; 4999.745 ; 4999.961     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[15]                                                 ;
; 4999.745 ; 4999.961     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[1]                                                  ;
; 4999.745 ; 4999.961     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[3]                                                  ;
; 4999.745 ; 4999.961     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[4]                                                  ;
; 4999.745 ; 4999.961     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[8]                                                  ;
; 4999.745 ; 4999.961     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[9]                                                  ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[0]                                                  ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[10]                                                 ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[11]                                                 ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[2]                                                  ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[5]                                                  ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[6]                                                  ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[7]                                                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[0]                                                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[10]                                                 ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[11]                                                 ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[12]                                                 ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[13]                                                 ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[14]                                                 ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[15]                                                 ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[1]                                                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[2]                                                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[3]                                                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[4]                                                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[5]                                                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[6]                                                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[7]                                                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[8]                                                  ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[9]                                                  ;
; 4999.981 ; 4999.981     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4999.981 ; 4999.981     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4999.985 ; 4999.985     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[12]|clk                                                                ;
; 4999.985 ; 4999.985     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[13]|clk                                                                ;
; 4999.985 ; 4999.985     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[14]|clk                                                                ;
; 4999.985 ; 4999.985     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[15]|clk                                                                ;
; 4999.985 ; 4999.985     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[1]|clk                                                                 ;
; 4999.985 ; 4999.985     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[3]|clk                                                                 ;
; 4999.985 ; 4999.985     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[4]|clk                                                                 ;
; 4999.985 ; 4999.985     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[8]|clk                                                                 ;
; 4999.985 ; 4999.985     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[9]|clk                                                                 ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[0]|clk                                                                 ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[10]|clk                                                                ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[11]|clk                                                                ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[2]|clk                                                                 ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[5]|clk                                                                 ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[6]|clk                                                                 ;
; 4999.986 ; 4999.986     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[7]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[0]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[10]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[11]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[12]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[13]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[14]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[15]|clk                                                                ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[1]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[2]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[3]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[4]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[5]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[6]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[7]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[8]|clk                                                                 ;
; 5000.013 ; 5000.013     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[9]|clk                                                                 ;
; 5000.018 ; 5000.018     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 5000.018 ; 5000.018     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[0]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[10]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[11]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[12]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[13]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[14]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[15]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[1]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[2]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[3]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[4]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[5]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[6]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[7]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[8]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[9]                                                  ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; LT24_ADC_PENIRQ_N ; CLOCK_50   ; -0.323 ; -0.117 ; Rise       ; CLOCK_50        ;
; LT24_D[*]         ; CLOCK_50   ; 1.891  ; 2.425  ; Rise       ; CLOCK_50        ;
;  LT24_D[6]        ; CLOCK_50   ; 1.891  ; 2.425  ; Rise       ; CLOCK_50        ;
;  LT24_D[7]        ; CLOCK_50   ; 1.814  ; 2.274  ; Rise       ; CLOCK_50        ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; LT24_ADC_PENIRQ_N ; CLOCK_50   ; 0.588  ; 0.373  ; Rise       ; CLOCK_50        ;
; LT24_D[*]         ; CLOCK_50   ; -1.443 ; -1.869 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]        ; CLOCK_50   ; -1.539 ; -2.055 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]        ; CLOCK_50   ; -1.443 ; -1.869 ; Rise       ; CLOCK_50        ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; LT24_ADC_CS_N ; CLOCK_50   ; 5.994 ; 6.034 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DCLK ; CLOCK_50   ; 6.057 ; 5.957 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DIN  ; CLOCK_50   ; 7.088 ; 7.039 ; Rise       ; CLOCK_50        ;
; LT24_CS_N     ; CLOCK_50   ; 6.035 ; 6.134 ; Rise       ; CLOCK_50        ;
; LT24_D[*]     ; CLOCK_50   ; 6.290 ; 6.258 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]    ; CLOCK_50   ; 5.502 ; 5.446 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]    ; CLOCK_50   ; 5.950 ; 5.893 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]    ; CLOCK_50   ; 5.673 ; 5.600 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]    ; CLOCK_50   ; 6.250 ; 6.166 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]    ; CLOCK_50   ; 5.855 ; 5.783 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]    ; CLOCK_50   ; 5.821 ; 5.729 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]    ; CLOCK_50   ; 5.939 ; 5.885 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]    ; CLOCK_50   ; 5.980 ; 5.928 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]    ; CLOCK_50   ; 6.282 ; 6.258 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]    ; CLOCK_50   ; 5.959 ; 5.849 ; Rise       ; CLOCK_50        ;
;  LT24_D[10]   ; CLOCK_50   ; 5.844 ; 5.730 ; Rise       ; CLOCK_50        ;
;  LT24_D[11]   ; CLOCK_50   ; 5.880 ; 5.804 ; Rise       ; CLOCK_50        ;
;  LT24_D[12]   ; CLOCK_50   ; 5.997 ; 5.881 ; Rise       ; CLOCK_50        ;
;  LT24_D[13]   ; CLOCK_50   ; 6.171 ; 6.093 ; Rise       ; CLOCK_50        ;
;  LT24_D[14]   ; CLOCK_50   ; 6.188 ; 6.094 ; Rise       ; CLOCK_50        ;
;  LT24_D[15]   ; CLOCK_50   ; 6.290 ; 6.187 ; Rise       ; CLOCK_50        ;
; LT24_RD_N     ; CLOCK_50   ; 5.921 ; 5.961 ; Rise       ; CLOCK_50        ;
; LT24_RS       ; CLOCK_50   ; 7.556 ; 7.991 ; Rise       ; CLOCK_50        ;
; LT24_WR_N     ; CLOCK_50   ; 5.310 ; 5.391 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; LT24_ADC_CS_N ; CLOCK_50   ; 5.776 ; 5.818 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DCLK ; CLOCK_50   ; 5.840 ; 5.739 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DIN  ; CLOCK_50   ; 6.254 ; 6.155 ; Rise       ; CLOCK_50        ;
; LT24_CS_N     ; CLOCK_50   ; 5.816 ; 5.915 ; Rise       ; CLOCK_50        ;
; LT24_D[*]     ; CLOCK_50   ; 5.306 ; 5.249 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]    ; CLOCK_50   ; 5.306 ; 5.249 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]    ; CLOCK_50   ; 5.736 ; 5.678 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]    ; CLOCK_50   ; 5.470 ; 5.397 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]    ; CLOCK_50   ; 6.025 ; 5.940 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]    ; CLOCK_50   ; 5.646 ; 5.573 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]    ; CLOCK_50   ; 5.613 ; 5.521 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]    ; CLOCK_50   ; 5.726 ; 5.671 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]    ; CLOCK_50   ; 5.765 ; 5.712 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]    ; CLOCK_50   ; 6.055 ; 6.029 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]    ; CLOCK_50   ; 5.746 ; 5.637 ; Rise       ; CLOCK_50        ;
;  LT24_D[10]   ; CLOCK_50   ; 5.636 ; 5.523 ; Rise       ; CLOCK_50        ;
;  LT24_D[11]   ; CLOCK_50   ; 5.670 ; 5.593 ; Rise       ; CLOCK_50        ;
;  LT24_D[12]   ; CLOCK_50   ; 5.782 ; 5.668 ; Rise       ; CLOCK_50        ;
;  LT24_D[13]   ; CLOCK_50   ; 5.946 ; 5.869 ; Rise       ; CLOCK_50        ;
;  LT24_D[14]   ; CLOCK_50   ; 5.966 ; 5.872 ; Rise       ; CLOCK_50        ;
;  LT24_D[15]   ; CLOCK_50   ; 6.063 ; 5.961 ; Rise       ; CLOCK_50        ;
; LT24_RD_N     ; CLOCK_50   ; 5.705 ; 5.747 ; Rise       ; CLOCK_50        ;
; LT24_RS       ; CLOCK_50   ; 7.332 ; 7.766 ; Rise       ; CLOCK_50        ;
; LT24_WR_N     ; CLOCK_50   ; 5.118 ; 5.200 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; KEY[0]     ; LT24_ADC_DIN ; 8.103 ;    ;    ; 8.434 ;
; KEY[0]     ; LT24_RESET_N ; 5.122 ;    ;    ; 5.440 ;
+------------+--------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; KEY[0]     ; LT24_ADC_DIN ; 7.807 ;    ;    ; 8.129 ;
; KEY[0]     ; LT24_RESET_N ; 4.948 ;    ;    ; 5.258 ;
+------------+--------------+-------+----+----+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 5.812 ; 5.687 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 6.194 ; 6.069 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 6.194 ; 6.069 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 5.991 ; 5.866 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 5.991 ; 5.866 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 6.433 ; 6.308 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 6.132 ; 6.007 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 6.199 ; 6.074 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 6.642 ; 6.517 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 5.812 ; 5.687 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 6.978 ; 6.836 ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 6.960 ; 6.818 ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 6.700 ; 6.558 ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 6.978 ; 6.836 ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 6.606 ; 6.495 ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 6.718 ; 6.576 ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 6.126 ; 6.001 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 5.586 ; 5.461 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 5.953 ; 5.828 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 5.953 ; 5.828 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 5.758 ; 5.633 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 5.758 ; 5.633 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 6.182 ; 6.057 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 5.893 ; 5.768 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 5.958 ; 5.833 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 6.383 ; 6.258 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 5.586 ; 5.461 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 6.737 ; 6.595 ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 6.720 ; 6.578 ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 6.470 ; 6.328 ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 6.737 ; 6.595 ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 6.376 ; 6.265 ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 6.488 ; 6.346 ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 5.887 ; 5.762 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Output Disable Times                                                            ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 5.700     ; 5.825     ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 6.071     ; 6.196     ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 6.071     ; 6.196     ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 5.853     ; 5.978     ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 5.853     ; 5.978     ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 6.291     ; 6.416     ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 5.973     ; 6.098     ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 6.051     ; 6.176     ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 6.490     ; 6.615     ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 5.700     ; 5.825     ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 6.814     ; 6.956     ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 6.794     ; 6.936     ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 6.532     ; 6.674     ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 6.814     ; 6.956     ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 6.468     ; 6.579     ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 6.553     ; 6.695     ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 5.957     ; 6.082     ; Rise       ; CLOCK_50        ;
+-------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                    ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 5.474     ; 5.599     ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 5.829     ; 5.954     ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 5.829     ; 5.954     ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 5.620     ; 5.745     ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 5.620     ; 5.745     ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 6.041     ; 6.166     ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 5.736     ; 5.861     ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 5.810     ; 5.935     ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 6.232     ; 6.357     ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 5.474     ; 5.599     ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 6.574     ; 6.716     ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 6.555     ; 6.697     ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 6.303     ; 6.445     ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 6.574     ; 6.716     ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 6.239     ; 6.350     ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 6.324     ; 6.466     ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 5.720     ; 5.845     ; Rise       ; CLOCK_50        ;
+-------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                        ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                                       ; 14.338   ; 0.000         ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 9996.850 ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                      ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                       ; 0.154 ; 0.000         ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.304 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                          ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                                       ; 9.209    ; 0.000         ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 4999.783 ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.338 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.608      ;
; 14.388 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.558      ;
; 14.402 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.544      ;
; 14.406 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.540      ;
; 14.452 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.494      ;
; 14.456 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.490      ;
; 14.470 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.476      ;
; 14.474 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.472      ;
; 14.504 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.441      ;
; 14.520 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.426      ;
; 14.521 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.424      ;
; 14.524 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.422      ;
; 14.538 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.408      ;
; 14.542 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.404      ;
; 14.557 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.389      ;
; 14.563 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.383      ;
; 14.568 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.377      ;
; 14.572 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.373      ;
; 14.585 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.360      ;
; 14.588 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.358      ;
; 14.589 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.356      ;
; 14.592 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.354      ;
; 14.604 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.341      ;
; 14.621 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.325      ;
; 14.625 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.321      ;
; 14.627 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.319      ;
; 14.631 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.315      ;
; 14.636 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.309      ;
; 14.640 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.305      ;
; 14.653 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.292      ;
; 14.657 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.288      ;
; 14.668 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.277      ;
; 14.672 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.273      ;
; 14.689 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.257      ;
; 14.693 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.253      ;
; 14.695 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.251      ;
; 14.699 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.247      ;
; 14.704 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.241      ;
; 14.708 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.237      ;
; 14.721 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.224      ;
; 14.725 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.220      ;
; 14.727 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.218      ;
; 14.736 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.209      ;
; 14.740 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.205      ;
; 14.757 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.189      ;
; 14.761 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.185      ;
; 14.763 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.183      ;
; 14.767 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.179      ;
; 14.791 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.154      ;
; 14.795 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.150      ;
; 14.804 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.141      ;
; 14.808 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.137      ;
; 14.826 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.120      ;
; 14.859 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.087      ;
; 14.859 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.086      ;
; 14.863 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.082      ;
; 14.876 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.070      ;
; 14.894 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.052      ;
; 14.927 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.018      ;
; 14.931 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.014      ;
; 14.992 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.953      ;
; 15.009 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.936      ;
; 15.042 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.904      ;
; 15.046 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.900      ;
; 15.049 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.896      ;
; 15.051 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.895      ;
; 15.066 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.879      ;
; 15.084 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.862      ;
; 15.092 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.853      ;
; 15.149 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.796      ;
; 15.190 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.756      ;
; 15.215 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.730      ;
; 15.254 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.692      ;
; 15.258 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.688      ;
; 15.272 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.673      ;
; 15.272 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.673      ;
; 15.322 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.624      ;
; 15.326 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.620      ;
; 15.336 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.609      ;
; 15.340 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.605      ;
; 15.370 ; lt24_display:lt24_display|display:display|sp_addr[11]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.585      ;
; 15.370 ; lt24_display:lt24_display|display:display|sp_addr[11]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.585      ;
; 15.386 ; lt24_display:lt24_display|display:display|sp_addr[10]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.569      ;
; 15.386 ; lt24_display:lt24_display|display:display|sp_addr[10]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.569      ;
; 15.390 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.556      ;
; 15.394 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.552      ;
; 15.404 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.541      ;
; 15.408 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.537      ;
; 15.472 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.473      ;
; 15.476 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.469      ;
; 15.511 ; lt24_display:lt24_display|display:display|sp_addr[12]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.444      ;
; 15.511 ; lt24_display:lt24_display|display:display|sp_addr[12]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.444      ;
; 15.514 ; lt24_display:lt24_display|display:display|sp_addr[8]            ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.439      ;
; 15.514 ; lt24_display:lt24_display|display:display|sp_addr[8]            ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.439      ;
; 15.541 ; lt24_display:lt24_display|display:display|sp_addr[9]            ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.414      ;
; 15.541 ; lt24_display:lt24_display|display:display|sp_addr[9]            ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.414      ;
; 15.552 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[11] ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.393      ;
; 15.575 ; lt24_display:lt24_display|pat_update:pat_update|y_parameter[9]  ; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.370      ;
; 15.594 ; lt24_display:lt24_display|display:display|sp_addr[14]           ; lt24_display:lt24_display|display:display|cmd_reg.00001111      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.361      ;
; 15.594 ; lt24_display:lt24_display|display:display|sp_addr[14]           ; lt24_display:lt24_display|display:display|cmd_reg.00101101      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 4.361      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+----------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                            ; To Node                                              ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 9996.850 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 3.101      ;
; 9996.855 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 3.096      ;
; 9996.881 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 3.070      ;
; 9996.886 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 3.065      ;
; 9996.893 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 3.058      ;
; 9996.898 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 3.053      ;
; 9996.961 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.990      ;
; 9996.962 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.989      ;
; 9996.963 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.988      ;
; 9996.966 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.985      ;
; 9996.967 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.984      ;
; 9996.992 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.959      ;
; 9996.992 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.959      ;
; 9996.993 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.958      ;
; 9996.994 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.957      ;
; 9996.997 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.954      ;
; 9996.997 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.954      ;
; 9996.998 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.953      ;
; 9997.004 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.947      ;
; 9997.005 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.946      ;
; 9997.006 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.945      ;
; 9997.009 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.942      ;
; 9997.010 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.941      ;
; 9997.012 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.939      ;
; 9997.017 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.934      ;
; 9997.039 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.912      ;
; 9997.044 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.907      ;
; 9997.056 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.894      ;
; 9997.058 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.892      ;
; 9997.061 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.889      ;
; 9997.063 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.887      ;
; 9997.069 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.881      ;
; 9997.074 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.876      ;
; 9997.077 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.873      ;
; 9997.082 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.868      ;
; 9997.095 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.855      ;
; 9997.100 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.850      ;
; 9997.103 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.848      ;
; 9997.104 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.847      ;
; 9997.105 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.846      ;
; 9997.108 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.843      ;
; 9997.109 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.842      ;
; 9997.112 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.838      ;
; 9997.113 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.838      ;
; 9997.117 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.833      ;
; 9997.118 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.833      ;
; 9997.123 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.828      ;
; 9997.124 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.827      ;
; 9997.125 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.826      ;
; 9997.128 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.823      ;
; 9997.129 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.822      ;
; 9997.139 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.811      ;
; 9997.144 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.806      ;
; 9997.150 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.801      ;
; 9997.151 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.800      ;
; 9997.152 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.799      ;
; 9997.154 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.796      ;
; 9997.155 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.796      ;
; 9997.156 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.795      ;
; 9997.159 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.791      ;
; 9997.167 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.783      ;
; 9997.168 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.782      ;
; 9997.169 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.781      ;
; 9997.169 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.781      ;
; 9997.170 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.780      ;
; 9997.171 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.779      ;
; 9997.172 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.778      ;
; 9997.173 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.777      ;
; 9997.174 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.776      ;
; 9997.175 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.775      ;
; 9997.180 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.770      ;
; 9997.181 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.769      ;
; 9997.182 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.768      ;
; 9997.185 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.765      ;
; 9997.185 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.765      ;
; 9997.186 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.764      ;
; 9997.187 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.763      ;
; 9997.187 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.763      ;
; 9997.190 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.760      ;
; 9997.190 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.760      ;
; 9997.206 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.744      ;
; 9997.207 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.743      ;
; 9997.208 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.742      ;
; 9997.211 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.739      ;
; 9997.212 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.738      ;
; 9997.222 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.728      ;
; 9997.223 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.727      ;
; 9997.224 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.727      ;
; 9997.224 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.726      ;
; 9997.225 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.726      ;
; 9997.225 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.725      ;
; 9997.226 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.725      ;
; 9997.227 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.723      ;
; 9997.228 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.722      ;
; 9997.229 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.722      ;
; 9997.229 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.721      ;
; 9997.230 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 2.721      ;
; 9997.250 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.700      ;
; 9997.251 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.699      ;
; 9997.252 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.037     ; 2.698      ;
+----------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.154 ; lt24_display:lt24_display|display:display|lut_addr_rd[4]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.478      ;
; 0.155 ; lt24_display:lt24_display|display:display|lut_addr_rd[2]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.479      ;
; 0.158 ; lt24_display:lt24_display|display:display|lut_addr_rd[1]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; lt24_display:lt24_display|display:display|lut_addr_rd[6]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.482      ;
; 0.160 ; lt24_display:lt24_display|display:display|lut_addr_rd[0]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.484      ;
; 0.176 ; lt24_display:lt24_display|display:display|lut_addr_rd[5]               ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.500      ;
; 0.186 ; lt24_display:lt24_display|display:display|Ram0~0                       ; lt24_display:lt24_display|display:display|Ram0~0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access                    ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|pat_update:pat_update|adc_cs_n               ; lt24_display:lt24_display|pat_update:pat_update|adc_cs_n                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_S    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_S                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_Y_COOR ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_Y_COOR                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_X_CTRL ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_X_CTRL                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_Y_CTRL ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_Y_CTRL                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_X_COOR ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_X_COOR                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_CAL_ADDR   ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_CAL_ADDR                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                          ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|data_wr[11]                  ; lt24_display:lt24_display|display:display|data_wr[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|data_wr[10]                  ; lt24_display:lt24_display|display:display|data_wr[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|par1[0]                      ; lt24_display:lt24_display|display:display|par1[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|lut_data_valid               ; lt24_display:lt24_display|display:display|lut_data_valid                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_RD_VALID    ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_RD_VALID                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd_valid                ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|read_cmd_enb                 ; lt24_display:lt24_display|display:display|read_cmd_enb                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|cmd_cycle_end[0]             ; lt24_display:lt24_display|display:display|cmd_cycle_end[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|cmd_cycle_end[7]             ; lt24_display:lt24_display|display:display|cmd_cycle_end[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|cmd_cycle[0]                 ; lt24_display:lt24_display|display:display|cmd_cycle[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|cmd_reg.00101011             ; lt24_display:lt24_display|display:display|cmd_reg.00101011                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|cmd_reg.00111010             ; lt24_display:lt24_display|display:display|cmd_reg.00111010                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|cmd_reg.00010001             ; lt24_display:lt24_display|display:display|cmd_reg.00010001                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|initial_enb                  ; lt24_display:lt24_display|display:display|initial_enb                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_WAIT_DELAY       ; lt24_display:lt24_display|display:display|pcd_sta.PCD_WAIT_DELAY                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|display_enb                  ; lt24_display:lt24_display|display:display|display_enb                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RDDSDR           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RDDSDR                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_IDLE             ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_IDLE                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH           ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_IDLE             ; lt24_display:lt24_display|display:display|pcd_sta.PCD_IDLE                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|shift_out[5]           ; lt24_display:lt24_display|pat_update:pat_update|shift_out[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|shift_out[0]           ; lt24_display:lt24_display|pat_update:pat_update|shift_out[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[0]         ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|data_buff[11]          ; lt24_display:lt24_display|pat_update:pat_update|data_buff[11]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]          ; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|data_buff[0]           ; lt24_display:lt24_display|pat_update:pat_update|data_buff[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_S    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_S                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_F    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_F                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|adc_initial            ; lt24_display:lt24_display|pat_update:pat_update|adc_initial                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|write_enb              ; lt24_display:lt24_display|pat_update:pat_update|write_enb                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WR_RAM     ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WR_RAM                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[0]            ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[1]            ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[2]            ; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_F    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_F                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_F    ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_F                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|initial_enb            ; lt24_display:lt24_display|pat_update:pat_update|initial_enb                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|pat_enb                ; lt24_display:lt24_display|pat_update:pat_update|pat_enb                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE       ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|display:display|dsdr_latch                   ; lt24_display:lt24_display|display:display|dsdr_latch                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|display:display|cmd_reg.00101010             ; lt24_display:lt24_display|display:display|cmd_reg.00101010                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_SLPOUT           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_SLPOUT                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISPON           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISPON                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PIXSET           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PIXSET                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RGBSET           ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RGBSET                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|display:display|single_upd_keep              ; lt24_display:lt24_display|display:display|single_upd_keep                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lt24_display:lt24_display|display:display|frame_upd_keep               ; lt24_display:lt24_display|display:display|frame_upd_keep                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; lt24_display:lt24_display|display:display|ec_addr[2]                   ; lt24_display:lt24_display|display:display|par4[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; lt24_display:lt24_display|display:display|data_wr[11]                  ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lt24_display:lt24_display|display:display|ep_addr[6]                   ; lt24_display:lt24_display|display:display|par4[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; lt24_display:lt24_display|display:display|ep_addr[9]                   ; lt24_display:lt24_display|display:display|par3[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; lt24_display:lt24_display|display:display|ep_addr[1]                   ; lt24_display:lt24_display|display:display|par4[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; lt24_display:lt24_display|display:display|ep_addr[15]                  ; lt24_display:lt24_display|display:display|par3[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lt24_display:lt24_display|display:display|ep_addr[7]                   ; lt24_display:lt24_display|display:display|par4[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lt24_display:lt24_display|display:display|ep_addr[14]                  ; lt24_display:lt24_display|display:display|par3[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lt24_display:lt24_display|display:display|ep_addr[12]                  ; lt24_display:lt24_display|display:display|par3[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lt24_display:lt24_display|display:display|ep_addr[11]                  ; lt24_display:lt24_display|display:display|par3[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lt24_display:lt24_display|display:display|ep_addr[10]                  ; lt24_display:lt24_display|display:display|par3[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lt24_display:lt24_display|display:display|ep_addr[0]                   ; lt24_display:lt24_display|display:display|par4[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; lt24_display:lt24_display|display:display|ep_addr[13]                  ; lt24_display:lt24_display|display:display|par3[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; lt24_display:lt24_display|display:display|cmd[4]                       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; lt24_display:lt24_display|display:display|cmd[2]                       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; lt24_display:lt24_display|pat_update:pat_update|shift_out[4]           ; lt24_display:lt24_display|pat_update:pat_update|shift_out[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[7]        ; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[7]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; lt24_display:lt24_display|display:display|sc_addr[4]                   ; lt24_display:lt24_display|display:display|par4[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.201 ; lt24_display:lt24_display|pat_update:pat_update|adc_dclk               ; lt24_display:lt24_display|pat_update:pat_update|adc_dclk                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_BUFNUMB      ; lt24_display:lt24_display|display:display|dpy_sta.DPY_NOP                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; lt24_display:lt24_display|pat_update:pat_update|channel_sel[2]         ; lt24_display:lt24_display|pat_update:pat_update|shift_out[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_INI_F      ; lt24_display:lt24_display|pat_update:pat_update|adc_initial                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_BUFNUMB      ; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_BUFF                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; lt24_display:lt24_display|display:display|frame_cnt[7]                 ; lt24_display:lt24_display|display:display|frame_cnt[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; lt24_display:lt24_display|display:display|lut_addr_rd[6]               ; lt24_display:lt24_display|display:display|lut_addr_rd[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH           ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT      ; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; lt24_display:lt24_display|display:display|rl_detect                    ; lt24_display:lt24_display|display:display|sleep_off                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_FRAME_END                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; lt24_display:lt24_display|display:display|lut_read_enb                 ; lt24_display:lt24_display|display:display|lut_data_valid                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET            ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.328      ;
; 0.209 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR            ; lt24_display:lt24_display|display:display|cmd_reg.00101100                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; lt24_display:lt24_display|display:display|single_upd_keep              ; lt24_display:lt24_display|display:display|frame_update                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISP_IDLE        ; lt24_display:lt24_display|display:display|initial_enb                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE       ; lt24_display:lt24_display|pat_update:pat_update|initial_enb                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.304 ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.453 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.465 ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.517 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.527 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.530 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.545 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.666      ;
; 0.582 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.584 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.587 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.593 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.714      ;
; 0.594 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.597 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.718      ;
; 0.597 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.718      ;
; 0.597 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.600 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.721      ;
; 0.600 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.608 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.729      ;
; 0.611 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.732      ;
; 0.642 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.762      ;
; 0.645 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.766      ;
; 0.648 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.768      ;
; 0.650 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.652 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.772      ;
; 0.659 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.780      ;
; 0.662 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.783      ;
; 0.663 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.784      ;
; 0.663 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.783      ;
; 0.663 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.784      ;
; 0.666 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.674 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.795      ;
; 0.680 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.800      ;
; 0.702 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.822      ;
; 0.702 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.822      ;
; 0.706 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.826      ;
; 0.706 ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.826      ;
; 0.714 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.835      ;
; 0.715 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.835      ;
; 0.717 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.720 ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.722 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.725 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.846      ;
; 0.726 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.847      ;
; 0.728 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.849      ;
; 0.729 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.849      ;
; 0.729 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.850      ;
; 0.730 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.849      ;
; 0.732 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.852      ;
; 0.777 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.898      ;
; 0.780 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.900      ;
; 0.780 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.901      ;
; 0.783 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.903      ;
; 0.784 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.904      ;
; 0.791 ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.912      ;
; 0.791 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.910      ;
; 0.791 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.912      ;
; 0.792 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.913      ;
; 0.792 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.913      ;
; 0.795 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.915      ;
; 0.800 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.919      ;
; 0.804 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.923      ;
; 0.804 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.923      ;
; 0.807 ; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.927      ;
; 0.839 ; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.958      ;
; 0.843 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.964      ;
; 0.846 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.966      ;
; 0.847 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.967      ;
; 0.849 ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.969      ;
; 0.850 ; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.970      ;
; 0.851 ; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.970      ;
; 0.852 ; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.972      ;
; 0.852 ; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.971      ;
; 0.852 ; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.971      ;
; 0.854 ; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.975      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|timer:timer|cycle_33ms                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_VALID                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_WR_VALID                                                            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WRITE_DATA                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cmd_finish                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_cmdn                                                                            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[0]                                                                      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[1]                                                                      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[2]                                                                      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[3]                                                                      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[4]                                                                      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[5]                                                                      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[6]                                                                      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[7]                                                                      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd_valid                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access                                                                            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[0]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[1]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[2]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[3]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[4]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[5]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[6]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[7]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[0]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[4]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|read_finish                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|write_finish                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|wrn                                                                                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|wrphase_finish                                                                       ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|Ram0~0                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd[0]                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd[1]                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd[2]                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd[3]                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd[4]                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd[5]                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cycle[1]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_cycle_end[2]                                                                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_reg.00101010                                                                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|cmd_start                                                                            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_bvld_ack                                                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_wr[0]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_wr[1]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_wr[2]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_wr[3]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_wr[4]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_wr[5]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_wr[6]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|data_wr[7]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|display_enb                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_BUFNUMB                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_LUTNUMB                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_OUTNUMB                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_FINISH                                                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_NOP                                                                      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_PAR_OUT                                                                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_BUFF                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_LUT                                                                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_WAIT_FINISH                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_LUT                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_PAT                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_REG                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|dsdr_latch                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ec_addr[0]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ec_addr[6]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ec_addr[7]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[0]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[10]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[11]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[12]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[14]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[15]                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[6]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[7]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|ep_addr[9]                                                                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|frame_cnt[0]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|frame_cnt[1]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|frame_cnt[2]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|frame_cnt[3]                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|frame_upd_keep                                                                       ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|frame_update                                                                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|initial_enb                                                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par1[1]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par1[2]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par1[3]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par1[4]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par1[6]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par1[7]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par2[0]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par2[1]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par2[2]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par2[3]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par2[4]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par2[6]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par2[7]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par3[0]                                                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lt24_display:lt24_display|display:display|par3[1]                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                                                               ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[0]                                                  ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[10]                                                 ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[11]                                                 ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[12]                                                 ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[13]                                                 ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[14]                                                 ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[15]                                                 ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[1]                                                  ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[2]                                                  ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[3]                                                  ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[4]                                                  ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[5]                                                  ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[6]                                                  ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[7]                                                  ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[8]                                                  ;
; 4999.783 ; 4999.999     ; 0.216          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[9]                                                  ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[0]                                                  ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[10]                                                 ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[11]                                                 ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[12]                                                 ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[13]                                                 ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[14]                                                 ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[15]                                                 ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[1]                                                  ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[2]                                                  ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[3]                                                  ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[4]                                                  ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[5]                                                  ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[6]                                                  ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[7]                                                  ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[8]                                                  ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[9]                                                  ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[0]|clk                                                                 ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[10]|clk                                                                ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[11]|clk                                                                ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[12]|clk                                                                ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[13]|clk                                                                ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[14]|clk                                                                ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[15]|clk                                                                ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[1]|clk                                                                 ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[2]|clk                                                                 ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[3]|clk                                                                 ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[4]|clk                                                                 ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[5]|clk                                                                 ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[6]|clk                                                                 ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[7]|clk                                                                 ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[8]|clk                                                                 ;
; 4999.995 ; 4999.995     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[9]|clk                                                                 ;
; 4999.995 ; 4999.995     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4999.995 ; 4999.995     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 5000.004 ; 5000.004     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 5000.004 ; 5000.004     ; 0.000          ; Low Pulse Width  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[0]|clk                                                                 ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[10]|clk                                                                ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[11]|clk                                                                ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[12]|clk                                                                ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[13]|clk                                                                ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[14]|clk                                                                ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[15]|clk                                                                ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[1]|clk                                                                 ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[2]|clk                                                                 ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[3]|clk                                                                 ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[4]|clk                                                                 ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[5]|clk                                                                 ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[6]|clk                                                                 ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[7]|clk                                                                 ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[8]|clk                                                                 ;
; 5000.005 ; 5000.005     ; 0.000          ; High Pulse Width ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display|timer|count_33ms[9]|clk                                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[0]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[10]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[11]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[12]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[13]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[14]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[15]                                                 ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[1]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[2]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[3]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[4]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[5]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[6]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[7]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[8]                                                  ;
; 9998.000 ; 10000.000    ; 2.000          ; Min Period       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lt24_display:lt24_display|timer:timer|count_33ms[9]                                                  ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+-------------------+------------+--------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+-------+------------+-----------------+
; LT24_ADC_PENIRQ_N ; CLOCK_50   ; -0.186 ; 0.252 ; Rise       ; CLOCK_50        ;
; LT24_D[*]         ; CLOCK_50   ; 1.253  ; 2.113 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]        ; CLOCK_50   ; 1.253  ; 2.113 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]        ; CLOCK_50   ; 1.168  ; 1.980 ; Rise       ; CLOCK_50        ;
+-------------------+------------+--------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; LT24_ADC_PENIRQ_N ; CLOCK_50   ; 0.355  ; -0.094 ; Rise       ; CLOCK_50        ;
; LT24_D[*]         ; CLOCK_50   ; -0.934 ; -1.712 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]        ; CLOCK_50   ; -1.029 ; -1.869 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]        ; CLOCK_50   ; -0.934 ; -1.712 ; Rise       ; CLOCK_50        ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; LT24_ADC_CS_N ; CLOCK_50   ; 4.039 ; 3.952 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DCLK ; CLOCK_50   ; 3.917 ; 3.991 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DIN  ; CLOCK_50   ; 4.529 ; 4.707 ; Rise       ; CLOCK_50        ;
; LT24_CS_N     ; CLOCK_50   ; 4.061 ; 3.987 ; Rise       ; CLOCK_50        ;
; LT24_D[*]     ; CLOCK_50   ; 4.075 ; 4.205 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]    ; CLOCK_50   ; 3.563 ; 3.618 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]    ; CLOCK_50   ; 3.868 ; 3.946 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]    ; CLOCK_50   ; 3.675 ; 3.737 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]    ; CLOCK_50   ; 4.049 ; 4.139 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]    ; CLOCK_50   ; 3.813 ; 3.878 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]    ; CLOCK_50   ; 3.749 ; 3.809 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]    ; CLOCK_50   ; 3.851 ; 3.937 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]    ; CLOCK_50   ; 3.875 ; 3.967 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]    ; CLOCK_50   ; 4.075 ; 4.205 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]    ; CLOCK_50   ; 3.865 ; 3.914 ; Rise       ; CLOCK_50        ;
;  LT24_D[10]   ; CLOCK_50   ; 3.790 ; 3.844 ; Rise       ; CLOCK_50        ;
;  LT24_D[11]   ; CLOCK_50   ; 3.832 ; 3.896 ; Rise       ; CLOCK_50        ;
;  LT24_D[12]   ; CLOCK_50   ; 3.886 ; 3.944 ; Rise       ; CLOCK_50        ;
;  LT24_D[13]   ; CLOCK_50   ; 3.970 ; 4.072 ; Rise       ; CLOCK_50        ;
;  LT24_D[14]   ; CLOCK_50   ; 4.005 ; 4.099 ; Rise       ; CLOCK_50        ;
;  LT24_D[15]   ; CLOCK_50   ; 4.033 ; 4.132 ; Rise       ; CLOCK_50        ;
; LT24_RD_N     ; CLOCK_50   ; 3.964 ; 3.886 ; Rise       ; CLOCK_50        ;
; LT24_RS       ; CLOCK_50   ; 5.407 ; 5.564 ; Rise       ; CLOCK_50        ;
; LT24_WR_N     ; CLOCK_50   ; 3.520 ; 3.489 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; LT24_ADC_CS_N ; CLOCK_50   ; 3.899 ; 3.818 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DCLK ; CLOCK_50   ; 3.782 ; 3.850 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DIN  ; CLOCK_50   ; 4.002 ; 4.091 ; Rise       ; CLOCK_50        ;
; LT24_CS_N     ; CLOCK_50   ; 3.920 ; 3.851 ; Rise       ; CLOCK_50        ;
; LT24_D[*]     ; CLOCK_50   ; 3.442 ; 3.492 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]    ; CLOCK_50   ; 3.442 ; 3.492 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]    ; CLOCK_50   ; 3.735 ; 3.807 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]    ; CLOCK_50   ; 3.549 ; 3.606 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]    ; CLOCK_50   ; 3.908 ; 3.992 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]    ; CLOCK_50   ; 3.682 ; 3.741 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]    ; CLOCK_50   ; 3.620 ; 3.676 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]    ; CLOCK_50   ; 3.718 ; 3.798 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]    ; CLOCK_50   ; 3.741 ; 3.827 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]    ; CLOCK_50   ; 3.932 ; 4.055 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]    ; CLOCK_50   ; 3.735 ; 3.779 ; Rise       ; CLOCK_50        ;
;  LT24_D[10]   ; CLOCK_50   ; 3.662 ; 3.711 ; Rise       ; CLOCK_50        ;
;  LT24_D[11]   ; CLOCK_50   ; 3.703 ; 3.761 ; Rise       ; CLOCK_50        ;
;  LT24_D[12]   ; CLOCK_50   ; 3.754 ; 3.808 ; Rise       ; CLOCK_50        ;
;  LT24_D[13]   ; CLOCK_50   ; 3.832 ; 3.928 ; Rise       ; CLOCK_50        ;
;  LT24_D[14]   ; CLOCK_50   ; 3.868 ; 3.956 ; Rise       ; CLOCK_50        ;
;  LT24_D[15]   ; CLOCK_50   ; 3.892 ; 3.984 ; Rise       ; CLOCK_50        ;
; LT24_RD_N     ; CLOCK_50   ; 3.823 ; 3.751 ; Rise       ; CLOCK_50        ;
; LT24_RS       ; CLOCK_50   ; 5.261 ; 5.424 ; Rise       ; CLOCK_50        ;
; LT24_WR_N     ; CLOCK_50   ; 3.398 ; 3.371 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; KEY[0]     ; LT24_ADC_DIN ; 5.211 ;    ;    ; 6.124 ;
; KEY[0]     ; LT24_RESET_N ; 3.434 ;    ;    ; 4.086 ;
+------------+--------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; KEY[0]     ; LT24_ADC_DIN ; 5.024 ;    ;    ; 5.923 ;
; KEY[0]     ; LT24_RESET_N ; 3.322 ;    ;    ; 3.969 ;
+------------+--------------+-------+----+----+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 3.758 ; 3.684 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 3.973 ; 3.899 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 3.973 ; 3.899 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 3.844 ; 3.770 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 3.844 ; 3.770 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 4.104 ; 4.030 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 3.926 ; 3.852 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 3.961 ; 3.887 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 4.236 ; 4.162 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 3.758 ; 3.684 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 4.495 ; 4.402 ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 4.484 ; 4.391 ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 4.315 ; 4.222 ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 4.495 ; 4.402 ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 4.226 ; 4.161 ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 4.325 ; 4.232 ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 3.922 ; 3.848 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 3.626 ; 3.552 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 3.833 ; 3.759 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 3.833 ; 3.759 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 3.709 ; 3.635 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 3.709 ; 3.635 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 3.959 ; 3.885 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 3.787 ; 3.713 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 3.821 ; 3.747 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 4.085 ; 4.011 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 3.626 ; 3.552 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 4.343 ; 4.250 ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 4.334 ; 4.241 ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 4.171 ; 4.078 ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 4.343 ; 4.250 ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 4.083 ; 4.018 ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 4.181 ; 4.088 ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 3.784 ; 3.710 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Output Disable Times                                                            ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 3.798     ; 3.872     ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 4.043     ; 4.117     ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 4.043     ; 4.117     ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 3.898     ; 3.972     ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 3.898     ; 3.972     ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 4.190     ; 4.264     ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 3.973     ; 4.047     ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 4.030     ; 4.104     ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 4.343     ; 4.417     ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 3.798     ; 3.872     ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 4.595     ; 4.688     ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 4.580     ; 4.673     ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 4.392     ; 4.485     ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 4.595     ; 4.688     ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 4.330     ; 4.395     ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 4.407     ; 4.500     ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 3.969     ; 4.043     ; Rise       ; CLOCK_50        ;
+-------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                    ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; LT24_D[*]   ; CLOCK_50   ; 3.662     ; 3.736     ; Rise       ; CLOCK_50        ;
;  LT24_D[0]  ; CLOCK_50   ; 3.897     ; 3.971     ; Rise       ; CLOCK_50        ;
;  LT24_D[1]  ; CLOCK_50   ; 3.897     ; 3.971     ; Rise       ; CLOCK_50        ;
;  LT24_D[2]  ; CLOCK_50   ; 3.758     ; 3.832     ; Rise       ; CLOCK_50        ;
;  LT24_D[3]  ; CLOCK_50   ; 3.758     ; 3.832     ; Rise       ; CLOCK_50        ;
;  LT24_D[4]  ; CLOCK_50   ; 4.038     ; 4.112     ; Rise       ; CLOCK_50        ;
;  LT24_D[5]  ; CLOCK_50   ; 3.830     ; 3.904     ; Rise       ; CLOCK_50        ;
;  LT24_D[6]  ; CLOCK_50   ; 3.885     ; 3.959     ; Rise       ; CLOCK_50        ;
;  LT24_D[7]  ; CLOCK_50   ; 4.185     ; 4.259     ; Rise       ; CLOCK_50        ;
;  LT24_D[8]  ; CLOCK_50   ; 3.662     ; 3.736     ; Rise       ; CLOCK_50        ;
;  LT24_D[9]  ; CLOCK_50   ; 4.436     ; 4.529     ; Rise       ; CLOCK_50        ;
;  LT24_D[10] ; CLOCK_50   ; 4.422     ; 4.515     ; Rise       ; CLOCK_50        ;
;  LT24_D[11] ; CLOCK_50   ; 4.241     ; 4.334     ; Rise       ; CLOCK_50        ;
;  LT24_D[12] ; CLOCK_50   ; 4.436     ; 4.529     ; Rise       ; CLOCK_50        ;
;  LT24_D[13] ; CLOCK_50   ; 4.180     ; 4.245     ; Rise       ; CLOCK_50        ;
;  LT24_D[14] ; CLOCK_50   ; 4.255     ; 4.348     ; Rise       ; CLOCK_50        ;
;  LT24_D[15] ; CLOCK_50   ; 3.826     ; 3.900     ; Rise       ; CLOCK_50        ;
+-------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+---------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                ; 10.057   ; 0.154 ; N/A      ; N/A     ; 9.209               ;
;  CLOCK_50                                                                       ; 10.057   ; 0.154 ; N/A      ; N/A     ; 9.209               ;
;  lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 9994.826 ; 0.304 ; N/A      ; N/A     ; 4999.745            ;
; Design-wide TNS                                                                 ; 0.0      ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                       ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+-------------------+------------+--------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+-------+------------+-----------------+
; LT24_ADC_PENIRQ_N ; CLOCK_50   ; -0.186 ; 0.252 ; Rise       ; CLOCK_50        ;
; LT24_D[*]         ; CLOCK_50   ; 2.179  ; 2.820 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]        ; CLOCK_50   ; 2.179  ; 2.820 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]        ; CLOCK_50   ; 2.090  ; 2.666 ; Rise       ; CLOCK_50        ;
+-------------------+------------+--------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; LT24_ADC_PENIRQ_N ; CLOCK_50   ; 0.676  ; 0.488  ; Rise       ; CLOCK_50        ;
; LT24_D[*]         ; CLOCK_50   ; -0.934 ; -1.712 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]        ; CLOCK_50   ; -1.029 ; -1.869 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]        ; CLOCK_50   ; -0.934 ; -1.712 ; Rise       ; CLOCK_50        ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; LT24_ADC_CS_N ; CLOCK_50   ; 6.752 ; 6.707 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DCLK ; CLOCK_50   ; 6.680 ; 6.632 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DIN  ; CLOCK_50   ; 7.821 ; 7.838 ; Rise       ; CLOCK_50        ;
; LT24_CS_N     ; CLOCK_50   ; 6.822 ; 6.813 ; Rise       ; CLOCK_50        ;
; LT24_D[*]     ; CLOCK_50   ; 6.942 ; 7.021 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]    ; CLOCK_50   ; 6.092 ; 6.071 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]    ; CLOCK_50   ; 6.583 ; 6.600 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]    ; CLOCK_50   ; 6.271 ; 6.278 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]    ; CLOCK_50   ; 6.908 ; 6.834 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]    ; CLOCK_50   ; 6.481 ; 6.489 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]    ; CLOCK_50   ; 6.438 ; 6.407 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]    ; CLOCK_50   ; 6.564 ; 6.569 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]    ; CLOCK_50   ; 6.608 ; 6.605 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]    ; CLOCK_50   ; 6.934 ; 7.021 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]    ; CLOCK_50   ; 6.620 ; 6.571 ; Rise       ; CLOCK_50        ;
;  LT24_D[10]   ; CLOCK_50   ; 6.503 ; 6.465 ; Rise       ; CLOCK_50        ;
;  LT24_D[11]   ; CLOCK_50   ; 6.535 ; 6.539 ; Rise       ; CLOCK_50        ;
;  LT24_D[12]   ; CLOCK_50   ; 6.662 ; 6.627 ; Rise       ; CLOCK_50        ;
;  LT24_D[13]   ; CLOCK_50   ; 6.816 ; 6.784 ; Rise       ; CLOCK_50        ;
;  LT24_D[14]   ; CLOCK_50   ; 6.867 ; 6.874 ; Rise       ; CLOCK_50        ;
;  LT24_D[15]   ; CLOCK_50   ; 6.942 ; 6.883 ; Rise       ; CLOCK_50        ;
; LT24_RD_N     ; CLOCK_50   ; 6.597 ; 6.598 ; Rise       ; CLOCK_50        ;
; LT24_RS       ; CLOCK_50   ; 8.613 ; 8.896 ; Rise       ; CLOCK_50        ;
; LT24_WR_N     ; CLOCK_50   ; 5.932 ; 5.977 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; LT24_ADC_CS_N ; CLOCK_50   ; 3.899 ; 3.818 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DCLK ; CLOCK_50   ; 3.782 ; 3.850 ; Rise       ; CLOCK_50        ;
; LT24_ADC_DIN  ; CLOCK_50   ; 4.002 ; 4.091 ; Rise       ; CLOCK_50        ;
; LT24_CS_N     ; CLOCK_50   ; 3.920 ; 3.851 ; Rise       ; CLOCK_50        ;
; LT24_D[*]     ; CLOCK_50   ; 3.442 ; 3.492 ; Rise       ; CLOCK_50        ;
;  LT24_D[0]    ; CLOCK_50   ; 3.442 ; 3.492 ; Rise       ; CLOCK_50        ;
;  LT24_D[1]    ; CLOCK_50   ; 3.735 ; 3.807 ; Rise       ; CLOCK_50        ;
;  LT24_D[2]    ; CLOCK_50   ; 3.549 ; 3.606 ; Rise       ; CLOCK_50        ;
;  LT24_D[3]    ; CLOCK_50   ; 3.908 ; 3.992 ; Rise       ; CLOCK_50        ;
;  LT24_D[4]    ; CLOCK_50   ; 3.682 ; 3.741 ; Rise       ; CLOCK_50        ;
;  LT24_D[5]    ; CLOCK_50   ; 3.620 ; 3.676 ; Rise       ; CLOCK_50        ;
;  LT24_D[6]    ; CLOCK_50   ; 3.718 ; 3.798 ; Rise       ; CLOCK_50        ;
;  LT24_D[7]    ; CLOCK_50   ; 3.741 ; 3.827 ; Rise       ; CLOCK_50        ;
;  LT24_D[8]    ; CLOCK_50   ; 3.932 ; 4.055 ; Rise       ; CLOCK_50        ;
;  LT24_D[9]    ; CLOCK_50   ; 3.735 ; 3.779 ; Rise       ; CLOCK_50        ;
;  LT24_D[10]   ; CLOCK_50   ; 3.662 ; 3.711 ; Rise       ; CLOCK_50        ;
;  LT24_D[11]   ; CLOCK_50   ; 3.703 ; 3.761 ; Rise       ; CLOCK_50        ;
;  LT24_D[12]   ; CLOCK_50   ; 3.754 ; 3.808 ; Rise       ; CLOCK_50        ;
;  LT24_D[13]   ; CLOCK_50   ; 3.832 ; 3.928 ; Rise       ; CLOCK_50        ;
;  LT24_D[14]   ; CLOCK_50   ; 3.868 ; 3.956 ; Rise       ; CLOCK_50        ;
;  LT24_D[15]   ; CLOCK_50   ; 3.892 ; 3.984 ; Rise       ; CLOCK_50        ;
; LT24_RD_N     ; CLOCK_50   ; 3.823 ; 3.751 ; Rise       ; CLOCK_50        ;
; LT24_RS       ; CLOCK_50   ; 5.261 ; 5.424 ; Rise       ; CLOCK_50        ;
; LT24_WR_N     ; CLOCK_50   ; 3.398 ; 3.371 ; Rise       ; CLOCK_50        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; KEY[0]     ; LT24_ADC_DIN ; 9.010 ;    ;    ; 9.482 ;
; KEY[0]     ; LT24_RESET_N ; 5.843 ;    ;    ; 6.238 ;
+------------+--------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; KEY[0]     ; LT24_ADC_DIN ; 5.024 ;    ;    ; 5.923 ;
; KEY[0]     ; LT24_RESET_N ; 3.322 ;    ;    ; 3.969 ;
+------------+--------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LT24_ADC_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DCLK ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DIN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_LCD_ON   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RD_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RESET_N  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_WR_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_D[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_PENIRQ_N       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_BUSY           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_DOUT           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LT24_ADC_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DIN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_LCD_ON   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RD_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LT24_WR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LT24_D[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LT24_ADC_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DCLK ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DIN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_LCD_ON   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RD_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_RESET_N  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LT24_WR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LT24_D[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LT24_ADC_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_DIN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_LCD_ON   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RD_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_RESET_N  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LT24_WR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LT24_D[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                       ; CLOCK_50                                                                       ; 666728   ; 0        ; 0        ; 0        ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                                       ; 16       ; 0        ; 0        ; 0        ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 248      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                       ; CLOCK_50                                                                       ; 666728   ; 0        ; 0        ; 0        ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                                       ; 16       ; 0        ; 0        ; 0        ;
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 248      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 427   ; 427  ;
; Unconstrained Output Ports      ; 24    ; 24   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.2 Build 209 09/17/2014 SJ Full Version
    Info: Processing started: Tue Oct 07 11:38:58 2014
Info: Command: quartus_sta DE0_NANO_lt24_display -c DE0_NANO_lt24_display
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'DE0_NANO_LT24_display.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]} {lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: lt24_display:lt24_display|pat_update:pat_update|adc_dclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lt24_display:lt24_display|pat_update:pat_update|shift_in[10] is being clocked by lt24_display:lt24_display|pat_update:pat_update|adc_dclk
Warning (332060): Node: lt24_display:lt24_display|timer:timer|trigger_33ms was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[1] is being clocked by lt24_display:lt24_display|timer:timer|trigger_33ms
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 10.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.057               0.000 CLOCK_50 
    Info (332119):  9994.826               0.000 lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 CLOCK_50 
    Info (332119):     0.569               0.000 lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):  4999.747               0.000 lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: lt24_display:lt24_display|pat_update:pat_update|adc_dclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lt24_display:lt24_display|pat_update:pat_update|shift_in[10] is being clocked by lt24_display:lt24_display|pat_update:pat_update|adc_dclk
Warning (332060): Node: lt24_display:lt24_display|timer:timer|trigger_33ms was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[1] is being clocked by lt24_display:lt24_display|timer:timer|trigger_33ms
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.157               0.000 CLOCK_50 
    Info (332119):  9995.366               0.000 lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 CLOCK_50 
    Info (332119):     0.510               0.000 lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.491               0.000 CLOCK_50 
    Info (332119):  4999.745               0.000 lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: lt24_display:lt24_display|pat_update:pat_update|adc_dclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lt24_display:lt24_display|pat_update:pat_update|shift_in[10] is being clocked by lt24_display:lt24_display|pat_update:pat_update|adc_dclk
Warning (332060): Node: lt24_display:lt24_display|timer:timer|trigger_33ms was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[1] is being clocked by lt24_display:lt24_display|timer:timer|trigger_33ms
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.338               0.000 CLOCK_50 
    Info (332119):  9996.850               0.000 lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 CLOCK_50 
    Info (332119):     0.304               0.000 lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.209               0.000 CLOCK_50 
    Info (332119):  4999.783               0.000 lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 592 megabytes
    Info: Processing ended: Tue Oct 07 11:39:00 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


