TimeQuest Timing Analyzer report for Secador
Mon Nov 19 17:03:34 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Setup: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'
 13. Slow Model Setup: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'
 14. Slow Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 15. Slow Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 16. Slow Model Setup: 'CSK'
 17. Slow Model Setup: 'FINISH'
 18. Slow Model Hold: 'CLK'
 19. Slow Model Hold: 'FINISH'
 20. Slow Model Hold: 'CSK'
 21. Slow Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 22. Slow Model Hold: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'
 23. Slow Model Hold: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'
 24. Slow Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 25. Slow Model Recovery: 'FINISH'
 26. Slow Model Removal: 'FINISH'
 27. Slow Model Minimum Pulse Width: 'CLK'
 28. Slow Model Minimum Pulse Width: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'
 29. Slow Model Minimum Pulse Width: 'CSK'
 30. Slow Model Minimum Pulse Width: 'FINISH'
 31. Slow Model Minimum Pulse Width: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'
 32. Slow Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 33. Slow Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Fast Model Setup Summary
 41. Fast Model Hold Summary
 42. Fast Model Recovery Summary
 43. Fast Model Removal Summary
 44. Fast Model Minimum Pulse Width Summary
 45. Fast Model Setup: 'CLK'
 46. Fast Model Setup: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'
 47. Fast Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 48. Fast Model Setup: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'
 49. Fast Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 50. Fast Model Setup: 'CSK'
 51. Fast Model Setup: 'FINISH'
 52. Fast Model Hold: 'CLK'
 53. Fast Model Hold: 'FINISH'
 54. Fast Model Hold: 'CSK'
 55. Fast Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 56. Fast Model Hold: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'
 57. Fast Model Hold: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'
 58. Fast Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 59. Fast Model Recovery: 'FINISH'
 60. Fast Model Removal: 'FINISH'
 61. Fast Model Minimum Pulse Width: 'CLK'
 62. Fast Model Minimum Pulse Width: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'
 63. Fast Model Minimum Pulse Width: 'CSK'
 64. Fast Model Minimum Pulse Width: 'FINISH'
 65. Fast Model Minimum Pulse Width: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'
 66. Fast Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'
 67. Fast Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Propagation Delay
 73. Minimum Propagation Delay
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Progagation Delay
 80. Minimum Progagation Delay
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths
 88. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Secador                                            ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------+
; CLK                                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                                          ;
; CSK                                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CSK }                                                                                                          ;
; FINISH                                                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FINISH }                                                                                                       ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] } ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] }      ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] }      ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] }          ;
+--------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                     ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 69.59 MHz  ; 69.59 MHz       ; CLK                                                                                                          ;                                                               ;
; 255.75 MHz ; 235.07 MHz      ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; limit due to high minimum pulse width violation (tch)         ;
; 263.23 MHz ; 263.23 MHz      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ;                                                               ;
; 696.38 MHz ; 450.05 MHz      ; CSK                                                                                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 745.16 MHz ; 450.05 MHz      ; FINISH                                                                                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLK                                                                                                          ; -10.006 ; -16282.169    ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; -2.910  ; -580.163      ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; -2.799  ; -49.864       ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; -2.683  ; -38.457       ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; -2.065  ; -152.845      ;
; CSK                                                                                                          ; -1.553  ; -12.371       ;
; FINISH                                                                                                       ; -1.088  ; -7.209        ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                          ; -2.541 ; -23.855       ;
; FINISH                                                                                                       ; -2.463 ; -9.344        ;
; CSK                                                                                                          ; -0.166 ; -0.752        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; 0.157  ; 0.000         ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.391  ; 0.000         ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; 0.531  ; 0.000         ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; 2.074  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; FINISH ; 1.133 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; FINISH ; -0.863 ; -1.726        ;
+--------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                          ; -1.627 ; -11082.942    ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; -1.627 ; -656.208      ;
; CSK                                                                                                          ; -1.222 ; -17.222       ;
; FINISH                                                                                                       ; -1.222 ; -11.222       ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; -0.500 ; -32.000       ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; 0.500  ; 0.000         ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; 0.500  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                             ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                      ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.006 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 11.044     ;
; -9.932  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 10.970     ;
; -9.860  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 10.898     ;
; -9.802  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[17] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.830     ;
; -9.762  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 10.800     ;
; -9.760  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[8]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.788     ;
; -9.758  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 10.796     ;
; -9.743  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[13] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.771     ;
; -9.703  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[19] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 10.745     ;
; -9.616  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[16] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.644     ;
; -9.581  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[5]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 10.619     ;
; -9.573  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[11] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.601     ;
; -9.568  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[10] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.596     ;
; -9.540  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[22] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 10.582     ;
; -9.530  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[27]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.535     ;
; -9.512  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[18] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.540     ;
; -9.494  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[21] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.522     ;
; -9.493  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[6]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 10.531     ;
; -9.454  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[24]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.459     ;
; -9.449  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[9]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.477     ;
; -9.440  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[23]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.445     ;
; -9.414  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[20] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 10.456     ;
; -9.411  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[18]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.416     ;
; -9.408  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[26]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.413     ;
; -9.403  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[7]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.002      ; 10.441     ;
; -9.395  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[12] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.423     ;
; -9.373  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[8]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.378     ;
; -9.367  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[19]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.372     ;
; -9.367  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[10]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.372     ;
; -9.321  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[15] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 10.353     ;
; -9.298  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[28]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.303     ;
; -9.296  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[14] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.324     ;
; -9.292  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[25]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.297     ;
; -9.282  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[7]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.004     ; 10.314     ;
; -9.233  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[30]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.238     ;
; -9.207  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[29]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.212     ;
; -9.207  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[17]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.212     ;
; -9.203  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[11]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.208     ;
; -9.188  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 10.230     ;
; -9.151  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 10.193     ;
; -9.149  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[9]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.154     ;
; -9.126  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[16]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.131     ;
; -9.112  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[3]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.117     ;
; -9.067  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[1]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.072     ;
; -9.033  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[5]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.038     ;
; -9.007  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[6]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 10.012     ;
; -8.976  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[6]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 10.018     ;
; -8.940  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[15]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.945      ;
; -8.910  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[2]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.915      ;
; -8.878  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[5]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 9.920      ;
; -8.861  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[13]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.866      ;
; -8.841  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[7]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.846      ;
; -8.841  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[12]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.846      ;
; -8.819  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 9.862      ;
; -8.819  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 9.862      ;
; -8.770  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[0]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.775      ;
; -8.751  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[4]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.756      ;
; -8.745  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 9.788      ;
; -8.745  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 9.788      ;
; -8.703  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]  ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.731      ;
; -8.702  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[7]  ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.730      ;
; -8.688  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 9.730      ;
; -8.673  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 9.716      ;
; -8.673  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 9.716      ;
; -8.649  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 9.691      ;
; -8.630  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[3]  ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.662      ;
; -8.629  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]  ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.657      ;
; -8.628  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[7]  ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.656      ;
; -8.614  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[14]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.619      ;
; -8.589  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[8]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 9.622      ;
; -8.575  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 9.618      ;
; -8.575  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 9.618      ;
; -8.571  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 9.614      ;
; -8.571  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 9.614      ;
; -8.563  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[0]  ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.595      ;
; -8.559  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[0]  ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.591      ;
; -8.559  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[9]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 9.592      ;
; -8.557  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]  ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.585      ;
; -8.556  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[7]  ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.584      ;
; -8.556  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[3]  ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.588      ;
; -8.515  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[8]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 9.548      ;
; -8.505  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[20]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.510      ;
; -8.489  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[0]  ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.521      ;
; -8.485  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[0]  ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.517      ;
; -8.485  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[9]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 9.518      ;
; -8.484  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[3]  ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.516      ;
; -8.476  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[10] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 9.507      ;
; -8.475  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[10] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 9.506      ;
; -8.464  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[17] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 9.497      ;
; -8.464  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[17] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 9.497      ;
; -8.459  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[22]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1    ; CLK          ; CLK         ; 1.000        ; -0.031     ; 9.464      ;
; -8.459  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]  ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.487      ;
; -8.458  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[7]  ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.486      ;
; -8.455  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]  ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.483      ;
; -8.454  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[7]  ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.482      ;
; -8.443  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[8]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 9.476      ;
; -8.423  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[2]  ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.455      ;
; -8.422  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[8]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 9.455      ;
; -8.422  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[8]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]  ; CLK          ; CLK         ; 1.000        ; -0.003     ; 9.455      ;
; -8.417  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[0]  ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.449      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                            ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.910 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[24]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.952      ;
; -2.887 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[26]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.929      ;
; -2.657 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[28]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.699      ;
; -2.653 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[29]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.695      ;
; -2.577 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[26]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.619      ;
; -2.564 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[15]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.089      ; 3.618      ;
; -2.539 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[17]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.089      ; 3.593      ;
; -2.534 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[18]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.089      ; 3.588      ;
; -2.510 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[30]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.552      ;
; -2.428 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[7]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.460      ;
; -2.425 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[21]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.090      ; 3.480      ;
; -2.397 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[25]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.061      ; 3.423      ;
; -2.391 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[5]                                                                                                                 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[11]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.001      ; 3.428      ;
; -2.387 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[20]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.090      ; 3.442      ;
; -2.382 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[5]                                                                                                                 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[9]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.001      ; 3.419      ;
; -2.369 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[3]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.401      ;
; -2.364 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[12]                                                                                                                ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[19]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.396      ;
; -2.347 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[28]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.389      ;
; -2.343 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[12]                                                                                                                ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.375      ;
; -2.343 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[29]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.385      ;
; -2.335 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[7]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.367      ;
; -2.305 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[23]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.347      ;
; -2.302 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[3]                                                          ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|max_shift_exceeder_reg                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.011      ; 3.349      ;
; -2.284 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[27]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.326      ;
; -2.281 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                                                 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[2]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.001      ; 3.318      ;
; -2.280 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[20]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.001      ; 3.317      ;
; -2.276 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[29]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.058      ; 3.299      ;
; -2.276 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[3]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.308      ;
; -2.271 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[4]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.296      ;
; -2.271 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[5]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.296      ;
; -2.270 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[3]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.295      ;
; -2.269 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|max_shift_exceeder_reg                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.011      ; 3.316      ;
; -2.268 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[7]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.293      ;
; -2.264 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[25]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.061      ; 3.290      ;
; -2.258 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[23]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.300      ;
; -2.258 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[16]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.089      ; 3.312      ;
; -2.240 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[22]                                                                                                                ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[26]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.007      ; 3.283      ;
; -2.228 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[1]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.010     ; 3.254      ;
; -2.227 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                                               ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.010     ; 3.253      ;
; -2.218 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[21]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.250      ;
; -2.217 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[2]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.242      ;
; -2.217 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[6]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.242      ;
; -2.217 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[19]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.090      ; 3.272      ;
; -2.216 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[0]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.241      ;
; -2.215 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[25]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.077      ; 3.257      ;
; -2.210 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[11]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[4]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.235      ;
; -2.210 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[11]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[5]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.235      ;
; -2.209 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[23]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.061      ; 3.235      ;
; -2.209 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[11]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[3]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.234      ;
; -2.207 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[11]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[7]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.232      ;
; -2.204 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[30]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.054      ; 3.223      ;
; -2.190 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.222      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a9                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a9                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.053     ; 3.101      ;
; -2.180 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[4]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.205      ;
; -2.180 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[5]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.205      ;
; -2.179 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[3]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.204      ;
; -2.179 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[14]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[4]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.204      ;
; -2.179 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[14]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[5]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.204      ;
; -2.178 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[14]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[3]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.203      ;
; -2.177 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[7]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.202      ;
; -2.176 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[12]                                                                                                                ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[17]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.208      ;
; -2.176 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[14]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[7]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 3.201      ;
; -2.174 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[19]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.206      ;
; -2.169 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[9]                                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.201      ;
; -2.167 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[11]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[1]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.010     ; 3.193      ;
; -2.166 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[11]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                                               ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.010     ; 3.192      ;
; -2.164 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[3]                                                          ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[4]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.004      ; 3.204      ;
; -2.164 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[3]                                                          ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[6]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.004      ; 3.204      ;
; -2.164 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[8]                                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 3.196      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.799 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.825      ;
; -2.738 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.764      ;
; -2.728 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.754      ;
; -2.668 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.694      ;
; -2.667 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.693      ;
; -2.657 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.683      ;
; -2.632 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.658      ;
; -2.597 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.623      ;
; -2.596 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.622      ;
; -2.586 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.612      ;
; -2.561 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.587      ;
; -2.526 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.552      ;
; -2.526 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.552      ;
; -2.525 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.551      ;
; -2.515 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.541      ;
; -2.491 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.517      ;
; -2.490 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.516      ;
; -2.455 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.481      ;
; -2.455 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.481      ;
; -2.454 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.480      ;
; -2.444 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.470      ;
; -2.420 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.446      ;
; -2.420 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.446      ;
; -2.419 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.445      ;
; -2.384 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.410      ;
; -2.384 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.410      ;
; -2.383 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.409      ;
; -2.373 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.399      ;
; -2.349 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.375      ;
; -2.349 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.375      ;
; -2.348 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.374      ;
; -2.317 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.343      ;
; -2.313 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.339      ;
; -2.313 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.339      ;
; -2.312 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.338      ;
; -2.302 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.328      ;
; -2.278 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.304      ;
; -2.278 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.304      ;
; -2.277 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.303      ;
; -2.246 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.272      ;
; -2.242 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.268      ;
; -2.242 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.268      ;
; -2.241 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.267      ;
; -2.207 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.233      ;
; -2.207 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.233      ;
; -2.206 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.232      ;
; -2.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.215      ;
; -2.175 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.201      ;
; -2.171 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.197      ;
; -2.171 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.197      ;
; -2.143 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.169      ;
; -2.136 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.162      ;
; -2.136 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.162      ;
; -2.135 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.161      ;
; -2.118 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.144      ;
; -2.104 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.130      ;
; -2.100 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.126      ;
; -2.083 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.109      ;
; -2.082 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.108      ;
; -2.072 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.098      ;
; -2.065 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.091      ;
; -2.065 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.091      ;
; -2.047 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.073      ;
; -2.047 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.073      ;
; -2.033 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.059      ;
; -2.029 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.055      ;
; -2.012 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.038      ;
; -2.012 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.038      ;
; -2.011 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.037      ;
; -2.001 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.027      ;
; -1.994 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.020      ;
; -1.994 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.020      ;
; -1.976 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.002      ;
; -1.976 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.002      ;
; -1.976 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 3.002      ;
; -1.962 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.988      ;
; -1.941 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.967      ;
; -1.941 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.967      ;
; -1.941 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.967      ;
; -1.940 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.966      ;
; -1.930 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.956      ;
; -1.923 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.949      ;
; -1.905 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.931      ;
; -1.905 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.931      ;
; -1.905 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.931      ;
; -1.905 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.931      ;
; -1.891 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.917      ;
; -1.870 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.896      ;
; -1.870 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.896      ;
; -1.870 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.896      ;
; -1.870 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.896      ;
; -1.869 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.895      ;
; -1.859 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.885      ;
; -1.835 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.861      ;
; -1.834 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.860      ;
; -1.834 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.860      ;
; -1.834 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.860      ;
; -1.834 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.860      ;
; -1.820 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.846      ;
; -1.799 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 2.825      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                     ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.683 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst17|latches[5] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -1.498     ; 0.727      ;
; -2.670 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst17|latches[6] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -1.498     ; 0.714      ;
; -2.663 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst17|latches[7] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -1.353     ; 0.720      ;
; -2.570 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst17|latches[4] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -1.629     ; 0.573      ;
; -2.523 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst16|latches[4] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -1.630     ; 1.024      ;
; -2.392 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst16|latches[7] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -1.548     ; 0.896      ;
; -2.373 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst17|latches[0] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -1.431     ; 0.573      ;
; -2.369 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst17|latches[3] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -1.429     ; 0.573      ;
; -2.336 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst17|latches[1] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -1.428     ; 0.573      ;
; -2.331 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst17|latches[2] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -1.429     ; 0.573      ;
; -2.302 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst16|latches[1] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -1.428     ; 1.040      ;
; -2.300 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst16|latches[2] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -1.429     ; 1.003      ;
; -2.284 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst16|latches[0] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -1.428     ; 1.038      ;
; -2.280 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst16|latches[3] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -1.427     ; 1.019      ;
; -2.211 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst16|latches[5] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -1.350     ; 0.724      ;
; -2.170 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst16|latches[6] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -1.495     ; 0.714      ;
+--------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                        ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.065 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21]                                 ; lpm_latch:inst6671|latches[21] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.302     ; 0.718      ;
; -1.848 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]                                  ; lpm_latch:inst6671|latches[27] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.317     ; 0.722      ;
; -1.839 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22]                                 ; lpm_latch:inst6671|latches[22] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.303     ; 0.721      ;
; -1.813 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12]                                 ; lpm_latch:inst6671|latches[12] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.306     ; 0.709      ;
; -1.809 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]                                  ; lpm_latch:inst6671|latches[28] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.289     ; 0.714      ;
; -1.795 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[2]                                  ; lpm_latch:inst6671|latches[2]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.296     ; 0.708      ;
; -1.793 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19]                                 ; lpm_latch:inst6671|latches[19] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.285     ; 0.717      ;
; -1.724 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[0]                                  ; lpm_latch:inst6671|latches[23] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.536     ; 0.847      ;
; -1.647 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]                                  ; lpm_latch:inst6671|latches[25] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.327     ; 0.706      ;
; -1.629 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18]                                 ; lpm_latch:inst6671|latches[18] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.508     ; 0.573      ;
; -1.619 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]                                  ; lpm_latch:inst6671|latches[4]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.289     ; 0.714      ;
; -1.616 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[0]                                  ; lpm_latch:inst6671|latches[0]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.416     ; 0.715      ;
; -1.612 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10]                                 ; lpm_latch:inst6671|latches[10] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.296     ; 0.712      ;
; -1.601 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]                                  ; lpm_latch:inst6671|latches[3]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.289     ; 0.705      ;
; -1.600 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sign_out_dffe5                                    ; lpm_latch:inst6671|latches[31] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.426     ; 0.703      ;
; -1.597 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11]                                 ; lpm_latch:inst6671|latches[11] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.413     ; 0.703      ;
; -1.592 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20]                                 ; lpm_latch:inst6671|latches[20] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.438     ; 0.705      ;
; -1.583 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[5]                                  ; lpm_latch:inst6671|latches[5]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.409     ; 0.709      ;
; -1.582 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14]                                 ; lpm_latch:inst6671|latches[14] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.272     ; 0.712      ;
; -1.582 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]                                  ; lpm_latch:inst6671|latches[24] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.375     ; 0.714      ;
; -1.580 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                  ; lpm_latch:inst6671|latches[1]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.264     ; 0.713      ;
; -1.580 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]                                  ; lpm_latch:inst6671|latches[6]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.410     ; 0.709      ;
; -1.580 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13]                                 ; lpm_latch:inst6671|latches[13] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.426     ; 0.706      ;
; -1.568 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15]                                 ; lpm_latch:inst6671|latches[15] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.264     ; 0.713      ;
; -1.565 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]                                  ; lpm_latch:inst6671|latches[7]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.264     ; 0.706      ;
; -1.555 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]                                  ; lpm_latch:inst6671|latches[26] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.375     ; 0.712      ;
; -1.551 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[7]                                  ; lpm_latch:inst6671|latches[30] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.375     ; 0.709      ;
; -1.541 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]                                  ; lpm_latch:inst6671|latches[29] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.376     ; 0.708      ;
; -1.503 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[5]                                  ; lpm_latch:inst59|latches[5]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.571     ; 0.573      ;
; -1.502 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[7]                                  ; lpm_latch:inst59|latches[30]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.572     ; 0.573      ;
; -1.487 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]                                  ; lpm_latch:inst6671|latches[9]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.546     ; 0.573      ;
; -1.486 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[0]                                  ; lpm_latch:inst59|latches[0]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.552     ; 0.573      ;
; -1.482 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22]                                 ; lpm_latch:inst59|latches[22]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.541     ; 0.573      ;
; -1.481 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[7]  ; lpm_latch:inst6669|latches[30] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.565     ; 0.573      ;
; -1.479 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sign_out_dffe5                                    ; lpm_latch:inst59|latches[31]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.555     ; 0.573      ;
; -1.474 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11]                                 ; lpm_latch:inst59|latches[11]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.530     ; 0.573      ;
; -1.473 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[8]  ; lpm_latch:inst6669|latches[8]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.521     ; 0.573      ;
; -1.472 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[10] ; lpm_latch:inst6669|latches[10] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.521     ; 0.573      ;
; -1.472 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10]                                 ; lpm_latch:inst59|latches[10]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.539     ; 0.573      ;
; -1.468 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[2]                                  ; lpm_latch:inst59|latches[2]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.551     ; 0.573      ;
; -1.467 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                  ; lpm_latch:inst59|latches[1]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.551     ; 0.573      ;
; -1.464 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[6]  ; lpm_latch:inst6669|latches[29] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.507     ; 0.573      ;
; -1.463 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; lpm_latch:inst6669|latches[26] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.506     ; 0.573      ;
; -1.460 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20]                                 ; lpm_latch:inst59|latches[20]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.541     ; 0.573      ;
; -1.460 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19]                                 ; lpm_latch:inst59|latches[19]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.541     ; 0.573      ;
; -1.458 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[11] ; lpm_latch:inst6669|latches[11] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.515     ; 0.573      ;
; -1.456 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; lpm_latch:inst6669|latches[25] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.505     ; 0.573      ;
; -1.454 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; lpm_latch:inst6669|latches[27] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.504     ; 0.573      ;
; -1.454 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17]                                 ; lpm_latch:inst59|latches[17]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.520     ; 0.573      ;
; -1.453 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[19] ; lpm_latch:inst6669|latches[19] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.520     ; 0.573      ;
; -1.451 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]                                  ; lpm_latch:inst59|latches[4]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.505     ; 0.573      ;
; -1.450 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]                                  ; lpm_latch:inst59|latches[29]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.494     ; 0.573      ;
; -1.449 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[17] ; lpm_latch:inst6669|latches[17] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.515     ; 0.573      ;
; -1.449 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21]                                 ; lpm_latch:inst59|latches[21]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.541     ; 0.573      ;
; -1.449 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[8]                                  ; lpm_latch:inst59|latches[8]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.541     ; 0.573      ;
; -1.448 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16]                                 ; lpm_latch:inst6671|latches[16] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.507     ; 0.573      ;
; -1.448 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]                                  ; lpm_latch:inst59|latches[27]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.493     ; 0.573      ;
; -1.446 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[8]                                  ; lpm_latch:inst6671|latches[8]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.545     ; 0.573      ;
; -1.446 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]                                  ; lpm_latch:inst59|latches[9]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.539     ; 0.573      ;
; -1.445 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[0]  ; lpm_latch:inst6669|latches[0]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.521     ; 0.573      ;
; -1.445 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]                                  ; lpm_latch:inst59|latches[3]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.495     ; 0.573      ;
; -1.445 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]                                  ; lpm_latch:inst59|latches[7]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.539     ; 0.573      ;
; -1.442 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[1]  ; lpm_latch:inst6669|latches[1]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.522     ; 0.573      ;
; -1.440 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13]                                 ; lpm_latch:inst59|latches[13]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.532     ; 0.573      ;
; -1.436 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]                                  ; lpm_latch:inst59|latches[26]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.495     ; 0.573      ;
; -1.435 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[9]  ; lpm_latch:inst6669|latches[9]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.523     ; 0.573      ;
; -1.432 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[5]  ; lpm_latch:inst6669|latches[5]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.524     ; 0.573      ;
; -1.432 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[3]  ; lpm_latch:inst6669|latches[3]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.525     ; 0.573      ;
; -1.430 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[22] ; lpm_latch:inst6669|latches[22] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.519     ; 0.573      ;
; -1.430 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[18] ; lpm_latch:inst6669|latches[18] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.515     ; 0.573      ;
; -1.429 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[21] ; lpm_latch:inst6669|latches[21] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.520     ; 0.573      ;
; -1.429 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[20] ; lpm_latch:inst6669|latches[20] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.521     ; 0.573      ;
; -1.429 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[4]  ; lpm_latch:inst6669|latches[4]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.525     ; 0.573      ;
; -1.429 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[15] ; lpm_latch:inst6669|latches[15] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.516     ; 0.573      ;
; -1.427 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[0]                                  ; lpm_latch:inst59|latches[23]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.495     ; 0.573      ;
; -1.425 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; lpm_latch:inst6669|latches[24] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.505     ; 0.573      ;
; -1.424 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[6]  ; lpm_latch:inst6669|latches[6]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.520     ; 0.573      ;
; -1.424 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[14] ; lpm_latch:inst6669|latches[14] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.515     ; 0.573      ;
; -1.423 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16]                                 ; lpm_latch:inst59|latches[16]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.522     ; 0.573      ;
; -1.422 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[5]  ; lpm_latch:inst6669|latches[28] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.504     ; 0.573      ;
; -1.422 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]                                  ; lpm_latch:inst59|latches[28]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.493     ; 0.573      ;
; -1.421 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12]                                 ; lpm_latch:inst59|latches[12]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.530     ; 0.573      ;
; -1.421 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15]                                 ; lpm_latch:inst59|latches[15]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.521     ; 0.573      ;
; -1.421 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18]                                 ; lpm_latch:inst59|latches[18]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.520     ; 0.573      ;
; -1.420 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17]                                 ; lpm_latch:inst6671|latches[17] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.507     ; 0.573      ;
; -1.419 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[2]  ; lpm_latch:inst6669|latches[2]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.520     ; 0.573      ;
; -1.419 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[7]  ; lpm_latch:inst6669|latches[7]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.520     ; 0.573      ;
; -1.419 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[12] ; lpm_latch:inst6669|latches[12] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.515     ; 0.573      ;
; -1.418 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; lpm_latch:inst6669|latches[23] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.506     ; 0.573      ;
; -1.413 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[16] ; lpm_latch:inst6669|latches[16] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.513     ; 0.573      ;
; -1.413 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]                                  ; lpm_latch:inst59|latches[6]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.504     ; 0.573      ;
; -1.408 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14]                                 ; lpm_latch:inst59|latches[14]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.503     ; 0.573      ;
; -1.405 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[13] ; lpm_latch:inst6669|latches[13] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.514     ; 0.573      ;
; -1.399 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]                                  ; lpm_latch:inst59|latches[24]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.493     ; 0.573      ;
; -1.395 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]                                  ; lpm_latch:inst59|latches[25]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.495     ; 0.573      ;
; -1.104 ; lpm_latch:inst16|latches[4]                                                                                                                      ; lpm_latch:inst12|latches[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.182      ; 0.414      ;
; -0.984 ; lpm_latch:inst16|latches[5]                                                                                                                      ; lpm_latch:inst12|latches[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.097     ; 0.415      ;
; -0.814 ; lpm_latch:inst17|latches[5]                                                                                                                      ; lpm_latch:inst13|latches[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.000        ; 0.123      ; 0.413      ;
; -0.799 ; lpm_latch:inst16|latches[6]                                                                                                                      ; lpm_latch:inst12|latches[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.046      ; 0.413      ;
; -0.794 ; lpm_latch:inst16|latches[7]                                                                                                                      ; lpm_latch:inst12|latches[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.060      ; 0.399      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CSK'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                     ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.553 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -1.211     ; 1.378      ;
; -1.524 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -1.211     ; 1.349      ;
; -1.408 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -1.211     ; 1.233      ;
; -1.367 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -1.211     ; 1.192      ;
; -1.366 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -1.211     ; 1.191      ;
; -1.366 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -1.211     ; 1.191      ;
; -1.364 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -1.211     ; 1.189      ;
; -0.981 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 1.575      ; 3.592      ;
; -0.912 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 1.575      ; 3.523      ;
; -0.885 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 1.575      ; 3.496      ;
; -0.807 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.465     ; 1.378      ;
; -0.778 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.465     ; 1.349      ;
; -0.767 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 1.575      ; 3.378      ;
; -0.730 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 1.575      ; 3.341      ;
; -0.728 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 1.575      ; 3.339      ;
; -0.724 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 1.575      ; 3.335      ;
; -0.723 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 1.575      ; 3.334      ;
; -0.662 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.465     ; 1.233      ;
; -0.621 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.465     ; 1.192      ;
; -0.620 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.465     ; 1.191      ;
; -0.620 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.465     ; 1.191      ;
; -0.618 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.465     ; 1.189      ;
; -0.436 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.169      ; 1.641      ;
; -0.357 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.393      ;
; -0.342 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.378      ;
; -0.313 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.349      ;
; -0.311 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.347      ;
; -0.197 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.233      ;
; -0.156 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.192      ;
; -0.155 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.191      ;
; -0.155 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.191      ;
; -0.153 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.189      ;
; -0.095 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.131      ;
; -0.092 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.128      ;
; -0.078 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.114      ;
; -0.073 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 1.109      ;
; 0.101  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 4.259      ; 4.694      ;
; 0.127  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 4.259      ; 4.668      ;
; 0.183  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 1.949      ; 2.802      ;
; 0.243  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 4.259      ; 4.552      ;
; 0.281  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 4.259      ; 4.514      ;
; 0.282  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 4.259      ; 4.513      ;
; 0.287  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 4.259      ; 4.508      ;
; 0.287  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 4.259      ; 4.508      ;
; 0.329  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 4.259      ; 4.466      ;
; 0.468  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 1.949      ; 2.517      ;
; 0.601  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 4.259      ; 4.694      ;
; 0.627  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 4.259      ; 4.668      ;
; 0.743  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 4.259      ; 4.552      ;
; 0.749  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 1.949      ; 2.236      ;
; 0.777  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 1.949      ; 2.208      ;
; 0.781  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 4.259      ; 4.514      ;
; 0.782  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 4.259      ; 4.513      ;
; 0.787  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 4.259      ; 4.508      ;
; 0.787  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 4.259      ; 4.508      ;
; 0.829  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 4.259      ; 4.466      ;
; 0.859  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 1.949      ; 2.126      ;
; 0.882  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 1.949      ; 2.103      ;
; 0.924  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 1.949      ; 2.061      ;
; 0.935  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 1.949      ; 2.050      ;
; 0.936  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 1.949      ; 2.049      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                 ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.088 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.746     ; 1.378      ;
; -1.059 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.746     ; 1.349      ;
; -0.943 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.746     ; 1.233      ;
; -0.902 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.746     ; 1.192      ;
; -0.901 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.746     ; 1.191      ;
; -0.901 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.746     ; 1.191      ;
; -0.899 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.746     ; 1.189      ;
; -0.516 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 2.040      ; 3.592      ;
; -0.447 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 2.040      ; 3.523      ;
; -0.420 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 2.040      ; 3.496      ;
; -0.342 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 1.378      ;
; -0.313 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 1.349      ;
; -0.302 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 2.040      ; 3.378      ;
; -0.265 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 2.040      ; 3.341      ;
; -0.263 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 2.040      ; 3.339      ;
; -0.259 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 2.040      ; 3.335      ;
; -0.258 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 2.040      ; 3.334      ;
; -0.197 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 1.233      ;
; -0.156 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 1.192      ;
; -0.155 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 1.191      ;
; -0.155 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 1.191      ;
; -0.153 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 1.189      ;
; 0.123  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.465      ; 1.378      ;
; 0.152  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.465      ; 1.349      ;
; 0.268  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.465      ; 1.233      ;
; 0.309  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.465      ; 1.192      ;
; 0.310  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.465      ; 1.191      ;
; 0.310  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.465      ; 1.191      ;
; 0.312  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.465      ; 1.189      ;
; 0.566  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 4.724      ; 4.694      ;
; 0.592  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 4.724      ; 4.668      ;
; 0.648  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 2.414      ; 2.802      ;
; 0.708  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 4.724      ; 4.552      ;
; 0.746  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 4.724      ; 4.514      ;
; 0.747  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 4.724      ; 4.513      ;
; 0.752  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 4.724      ; 4.508      ;
; 0.752  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 4.724      ; 4.508      ;
; 0.794  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 4.724      ; 4.466      ;
; 0.933  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 2.414      ; 2.517      ;
; 1.066  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 4.724      ; 4.694      ;
; 1.092  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 4.724      ; 4.668      ;
; 1.208  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 4.724      ; 4.552      ;
; 1.214  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 2.414      ; 2.236      ;
; 1.242  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 2.414      ; 2.208      ;
; 1.246  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 4.724      ; 4.514      ;
; 1.247  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 4.724      ; 4.513      ;
; 1.252  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 4.724      ; 4.508      ;
; 1.252  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 4.724      ; 4.508      ;
; 1.294  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 4.724      ; 4.466      ;
; 1.324  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 2.414      ; 2.126      ;
; 1.347  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 2.414      ; 2.103      ;
; 1.389  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 2.414      ; 2.061      ;
; 1.400  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 2.414      ; 2.050      ;
; 1.401  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 2.414      ; 2.049      ;
; 2.314  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 0.500        ; 3.008      ; 1.480      ;
; 2.700  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 0.500        ; 3.008      ; 1.094      ;
; 2.733  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; FINISH      ; 0.500        ; 3.008      ; 1.061      ;
; 2.814  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 1.000        ; 3.008      ; 1.480      ;
; 3.200  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 1.000        ; 3.008      ; 1.094      ;
; 3.233  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; FINISH      ; 1.000        ; 3.008      ; 1.061      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.541 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                                                            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 2.682      ; 0.657      ;
; -2.129 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[0]                                                                            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 2.682      ; 1.069      ;
; -2.117 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.689      ; 1.088      ;
; -2.041 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                                                            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; -0.500       ; 2.682      ; 0.657      ;
; -1.629 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[0]                                                                            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; -0.500       ; 2.682      ; 1.069      ;
; -1.617 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 2.689      ; 1.088      ;
; -1.377 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 3.160      ; 2.049      ;
; -1.376 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 3.160      ; 2.050      ;
; -1.365 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 3.160      ; 2.061      ;
; -1.323 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 3.160      ; 2.103      ;
; -1.300 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 3.160      ; 2.126      ;
; -1.270 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 5.470      ; 4.466      ;
; -1.228 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 5.470      ; 4.508      ;
; -1.228 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 5.470      ; 4.508      ;
; -1.223 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 5.470      ; 4.513      ;
; -1.222 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 5.470      ; 4.514      ;
; -1.218 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 3.160      ; 2.208      ;
; -1.190 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 3.160      ; 2.236      ;
; -1.184 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 5.470      ; 4.552      ;
; -1.068 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 5.470      ; 4.668      ;
; -1.042 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 5.470      ; 4.694      ;
; -0.909 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 3.160      ; 2.517      ;
; -0.770 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 5.470      ; 4.466      ;
; -0.728 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 5.470      ; 4.508      ;
; -0.728 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 5.470      ; 4.508      ;
; -0.723 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 5.470      ; 4.513      ;
; -0.722 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 5.470      ; 4.514      ;
; -0.684 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 5.470      ; 4.552      ;
; -0.656 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[8]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.689      ; 2.549      ;
; -0.656 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[9]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.689      ; 2.549      ;
; -0.656 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[10]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.689      ; 2.549      ;
; -0.656 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[11]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.689      ; 2.549      ;
; -0.656 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[12]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.689      ; 2.549      ;
; -0.656 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[13]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.689      ; 2.549      ;
; -0.656 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[14]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.689      ; 2.549      ;
; -0.624 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 3.160      ; 2.802      ;
; -0.568 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 5.470      ; 4.668      ;
; -0.542 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 5.470      ; 4.694      ;
; -0.288 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 1.211      ; 1.189      ;
; -0.286 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 1.211      ; 1.191      ;
; -0.286 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 1.211      ; 1.191      ;
; -0.285 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 1.211      ; 1.192      ;
; -0.244 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 1.211      ; 1.233      ;
; -0.185 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[0]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.691      ; 3.022      ;
; -0.185 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[1]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.691      ; 3.022      ;
; -0.185 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[2]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.691      ; 3.022      ;
; -0.185 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[3]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.691      ; 3.022      ;
; -0.185 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[4]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.691      ; 3.022      ;
; -0.185 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[5]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.691      ; 3.022      ;
; -0.185 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[6]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.691      ; 3.022      ;
; -0.185 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[7]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 2.691      ; 3.022      ;
; -0.156 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[8]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 2.689      ; 2.549      ;
; -0.156 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[9]                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 2.689      ; 2.549      ;
; -0.156 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[10]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 2.689      ; 2.549      ;
; -0.156 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[11]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 2.689      ; 2.549      ;
; -0.156 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[12]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 2.689      ; 2.549      ;
; -0.156 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[13]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 2.689      ; 2.549      ;
; -0.156 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[14]                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 2.689      ; 2.549      ;
; -0.128 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 1.211      ; 1.349      ;
; -0.108 ; lpm_latch:inst6671|latches[13]                                                                                                                     ; altfp_mult_ADJUSTING_DATA:inst54|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe305 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.426      ; 0.084      ;
; -0.099 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 1.211      ; 1.378      ;
; -0.098 ; lpm_latch:inst6671|latches[0]                                                                                                                      ; altfp_mult_ADJUSTING_DATA:inst54|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe160 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.416      ; 0.084      ;
; -0.048 ; lpm_latch:inst12|latches[6]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[8]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.366      ; 0.084      ;
; -0.047 ; lpm_latch:inst13|latches[7]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[9]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.365      ; 0.084      ;
; -0.046 ; lpm_latch:inst12|latches[5]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[7]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.364      ; 0.084      ;
; -0.046 ; lpm_latch:inst13|latches[6]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[8]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.364      ; 0.084      ;
; -0.026 ; lpm_latch:inst12|latches[3]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[5]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.344      ; 0.084      ;
; -0.026 ; lpm_latch:inst13|latches[1]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[3]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.344      ; 0.084      ;
; -0.025 ; lpm_latch:inst12|latches[1]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[3]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.343      ; 0.084      ;
; -0.022 ; lpm_latch:inst12|latches[2]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[4]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.340      ; 0.084      ;
; -0.022 ; lpm_latch:inst13|latches[3]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[5]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.340      ; 0.084      ;
; -0.021 ; lpm_latch:inst12|latches[0]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[2]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.339      ; 0.084      ;
; -0.021 ; lpm_latch:inst13|latches[2]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[4]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.339      ; 0.084      ;
; -0.021 ; lpm_latch:inst13|latches[0]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[2]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.339      ; 0.084      ;
; 0.177  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.746      ; 1.189      ;
; 0.179  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.746      ; 1.191      ;
; 0.179  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.746      ; 1.191      ;
; 0.180  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.746      ; 1.192      ;
; 0.185  ; lpm_latch:inst59|latches[1]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe94  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.551      ; 0.502      ;
; 0.185  ; lpm_latch:inst59|latches[1]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe173 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.551      ; 0.502      ;
; 0.187  ; lpm_latch:inst59|latches[8]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe258 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.541      ; 0.494      ;
; 0.188  ; lpm_latch:inst59|latches[8]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe171 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.541      ; 0.495      ;
; 0.190  ; lpm_latch:inst59|latches[7]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe247 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.539      ; 0.495      ;
; 0.191  ; lpm_latch:inst59|latches[7]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe158 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.539      ; 0.496      ;
; 0.201  ; lpm_latch:inst59|latches[19]                                                                                                                       ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe302 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.541      ; 0.508      ;
; 0.204  ; lpm_latch:inst6669|latches[7]                                                                                                                      ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe158 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.520      ; 0.490      ;
; 0.205  ; lpm_latch:inst59|latches[11]                                                                                                                       ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe289 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.530      ; 0.501      ;
; 0.208  ; lpm_latch:inst6669|latches[16]                                                                                                                     ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe267 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.513      ; 0.487      ;
; 0.210  ; lpm_latch:inst6669|latches[9]                                                                                                                      ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe184 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.523      ; 0.499      ;
; 0.216  ; lpm_latch:inst6669|latches[10]                                                                                                                     ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe278 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.521      ; 0.503      ;
; 0.219  ; lpm_latch:inst6669|latches[1]                                                                                                                      ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe173 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.522      ; 0.507      ;
; 0.219  ; lpm_latch:inst6669|latches[11]                                                                                                                     ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe220 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.515      ; 0.500      ;
; 0.220  ; lpm_latch:inst6669|latches[1]                                                                                                                      ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe94  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.522      ; 0.508      ;
; 0.221  ; lpm_latch:inst6671|latches[18]                                                                                                                     ; altfp_mult_ADJUSTING_DATA:inst54|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe294 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.508      ; 0.495      ;
; 0.221  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.746      ; 1.233      ;
; 0.224  ; lpm_latch:inst6669|latches[10]                                                                                                                     ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe208 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.521      ; 0.511      ;
; 0.224  ; lpm_latch:inst6669|latches[18]                                                                                                                     ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe294 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.515      ; 0.505      ;
; 0.225  ; lpm_latch:inst6669|latches[0]                                                                                                                      ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe84  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.521      ; 0.512      ;
; 0.226  ; lpm_latch:inst59|latches[6]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe147 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.504      ; 0.496      ;
; 0.229  ; lpm_latch:inst59|latches[14]                                                                                                                       ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe313 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.503      ; 0.498      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                 ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.463 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; FINISH      ; 0.000        ; 3.008      ; 1.061      ;
; -2.430 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 0.000        ; 3.008      ; 1.094      ;
; -2.044 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 0.000        ; 3.008      ; 1.480      ;
; -1.963 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; FINISH      ; -0.500       ; 3.008      ; 1.061      ;
; -1.930 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; -0.500       ; 3.008      ; 1.094      ;
; -1.544 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; -0.500       ; 3.008      ; 1.480      ;
; -0.631 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 2.414      ; 2.049      ;
; -0.630 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 2.414      ; 2.050      ;
; -0.619 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 2.414      ; 2.061      ;
; -0.577 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 2.414      ; 2.103      ;
; -0.554 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 2.414      ; 2.126      ;
; -0.524 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 4.724      ; 4.466      ;
; -0.482 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 4.724      ; 4.508      ;
; -0.482 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 4.724      ; 4.508      ;
; -0.477 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 4.724      ; 4.513      ;
; -0.476 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 4.724      ; 4.514      ;
; -0.472 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 2.414      ; 2.208      ;
; -0.444 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 2.414      ; 2.236      ;
; -0.438 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 4.724      ; 4.552      ;
; -0.322 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 4.724      ; 4.668      ;
; -0.296 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 4.724      ; 4.694      ;
; -0.163 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 2.414      ; 2.517      ;
; -0.024 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 4.724      ; 4.466      ;
; 0.018  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 4.724      ; 4.508      ;
; 0.018  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 4.724      ; 4.508      ;
; 0.023  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 4.724      ; 4.513      ;
; 0.024  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 4.724      ; 4.514      ;
; 0.062  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 4.724      ; 4.552      ;
; 0.122  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 2.414      ; 2.802      ;
; 0.178  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 4.724      ; 4.668      ;
; 0.204  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 4.724      ; 4.694      ;
; 0.458  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.465      ; 1.189      ;
; 0.460  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.465      ; 1.191      ;
; 0.460  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.465      ; 1.191      ;
; 0.461  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.465      ; 1.192      ;
; 0.502  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.465      ; 1.233      ;
; 0.618  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.465      ; 1.349      ;
; 0.647  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.465      ; 1.378      ;
; 0.923  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 1.189      ;
; 0.925  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 1.191      ;
; 0.925  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 1.191      ;
; 0.926  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 1.192      ;
; 0.967  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 1.233      ;
; 1.028  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 2.040      ; 3.334      ;
; 1.029  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 2.040      ; 3.335      ;
; 1.033  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 2.040      ; 3.339      ;
; 1.035  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 2.040      ; 3.341      ;
; 1.072  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 2.040      ; 3.378      ;
; 1.083  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 1.349      ;
; 1.112  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 1.378      ;
; 1.190  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 2.040      ; 3.496      ;
; 1.217  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 2.040      ; 3.523      ;
; 1.286  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 2.040      ; 3.592      ;
; 1.669  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.746     ; 1.189      ;
; 1.671  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.746     ; 1.191      ;
; 1.671  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.746     ; 1.191      ;
; 1.672  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.746     ; 1.192      ;
; 1.713  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.746     ; 1.233      ;
; 1.829  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.746     ; 1.349      ;
; 1.858  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.746     ; 1.378      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CSK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                     ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.166 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 1.949      ; 2.049      ;
; -0.165 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 1.949      ; 2.050      ;
; -0.154 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 1.949      ; 2.061      ;
; -0.112 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 1.949      ; 2.103      ;
; -0.089 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 1.949      ; 2.126      ;
; -0.059 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 4.259      ; 4.466      ;
; -0.017 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 4.259      ; 4.508      ;
; -0.017 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 4.259      ; 4.508      ;
; -0.012 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 4.259      ; 4.513      ;
; -0.011 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 4.259      ; 4.514      ;
; -0.007 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 1.949      ; 2.208      ;
; 0.021  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 1.949      ; 2.236      ;
; 0.027  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 4.259      ; 4.552      ;
; 0.143  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 4.259      ; 4.668      ;
; 0.169  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 4.259      ; 4.694      ;
; 0.302  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 1.949      ; 2.517      ;
; 0.441  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 4.259      ; 4.466      ;
; 0.483  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 4.259      ; 4.508      ;
; 0.483  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 4.259      ; 4.508      ;
; 0.488  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 4.259      ; 4.513      ;
; 0.489  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 4.259      ; 4.514      ;
; 0.527  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 4.259      ; 4.552      ;
; 0.587  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 1.949      ; 2.802      ;
; 0.643  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 4.259      ; 4.668      ;
; 0.669  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 4.259      ; 4.694      ;
; 0.843  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.109      ;
; 0.848  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.114      ;
; 0.862  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.128      ;
; 0.865  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.131      ;
; 0.923  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.189      ;
; 0.925  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.191      ;
; 0.925  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.191      ;
; 0.926  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.192      ;
; 0.967  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.233      ;
; 1.081  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.347      ;
; 1.083  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.349      ;
; 1.112  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.378      ;
; 1.127  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 1.393      ;
; 1.206  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.169      ; 1.641      ;
; 1.388  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.465     ; 1.189      ;
; 1.390  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.465     ; 1.191      ;
; 1.390  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.465     ; 1.191      ;
; 1.391  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.465     ; 1.192      ;
; 1.432  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.465     ; 1.233      ;
; 1.493  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 1.575      ; 3.334      ;
; 1.494  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 1.575      ; 3.335      ;
; 1.498  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 1.575      ; 3.339      ;
; 1.500  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 1.575      ; 3.341      ;
; 1.537  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 1.575      ; 3.378      ;
; 1.548  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.465     ; 1.349      ;
; 1.577  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.465     ; 1.378      ;
; 1.655  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 1.575      ; 3.496      ;
; 1.682  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 1.575      ; 3.523      ;
; 1.751  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 1.575      ; 3.592      ;
; 2.134  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -1.211     ; 1.189      ;
; 2.136  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -1.211     ; 1.191      ;
; 2.136  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -1.211     ; 1.191      ;
; 2.137  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -1.211     ; 1.192      ;
; 2.178  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -1.211     ; 1.233      ;
; 2.294  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -1.211     ; 1.349      ;
; 2.323  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -1.211     ; 1.378      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                        ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.157 ; lpm_latch:inst17|latches[4]                                                                                                                      ; lpm_latch:inst13|latches[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.254      ; 0.411      ;
; 0.226 ; lpm_latch:inst17|latches[2]                                                                                                                      ; lpm_latch:inst13|latches[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.180      ; 0.406      ;
; 0.232 ; lpm_latch:inst17|latches[0]                                                                                                                      ; lpm_latch:inst13|latches[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.182      ; 0.414      ;
; 0.236 ; lpm_latch:inst17|latches[3]                                                                                                                      ; lpm_latch:inst13|latches[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.179      ; 0.415      ;
; 0.241 ; lpm_latch:inst17|latches[1]                                                                                                                      ; lpm_latch:inst13|latches[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.174      ; 0.415      ;
; 0.290 ; lpm_latch:inst17|latches[5]                                                                                                                      ; lpm_latch:inst13|latches[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.123      ; 0.413      ;
; 0.362 ; lpm_latch:inst17|latches[6]                                                                                                                      ; lpm_latch:inst13|latches[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.051      ; 0.413      ;
; 0.505 ; lpm_latch:inst17|latches[7]                                                                                                                      ; lpm_latch:inst13|latches[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; -0.095     ; 0.410      ;
; 0.721 ; lpm_latch:inst16|latches[0]                                                                                                                      ; lpm_latch:inst12|latches[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.179      ; 0.400      ;
; 0.732 ; lpm_latch:inst16|latches[4]                                                                                                                      ; lpm_latch:inst12|latches[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.182      ; 0.414      ;
; 0.735 ; lpm_latch:inst16|latches[2]                                                                                                                      ; lpm_latch:inst12|latches[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.179      ; 0.414      ;
; 0.737 ; lpm_latch:inst16|latches[1]                                                                                                                      ; lpm_latch:inst12|latches[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.175      ; 0.412      ;
; 0.742 ; lpm_latch:inst16|latches[3]                                                                                                                      ; lpm_latch:inst12|latches[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.173      ; 0.415      ;
; 0.839 ; lpm_latch:inst16|latches[7]                                                                                                                      ; lpm_latch:inst12|latches[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.060      ; 0.399      ;
; 0.867 ; lpm_latch:inst16|latches[6]                                                                                                                      ; lpm_latch:inst12|latches[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.046      ; 0.413      ;
; 1.012 ; lpm_latch:inst16|latches[5]                                                                                                                      ; lpm_latch:inst12|latches[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.097     ; 0.415      ;
; 1.470 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]                                  ; lpm_latch:inst6671|latches[7]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.264     ; 0.706      ;
; 1.477 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                  ; lpm_latch:inst6671|latches[1]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.264     ; 0.713      ;
; 1.477 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15]                                 ; lpm_latch:inst6671|latches[15] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.264     ; 0.713      ;
; 1.484 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14]                                 ; lpm_latch:inst6671|latches[14] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.272     ; 0.712      ;
; 1.494 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]                                  ; lpm_latch:inst6671|latches[3]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.289     ; 0.705      ;
; 1.502 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19]                                 ; lpm_latch:inst6671|latches[19] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.285     ; 0.717      ;
; 1.503 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]                                  ; lpm_latch:inst6671|latches[4]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.289     ; 0.714      ;
; 1.503 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]                                  ; lpm_latch:inst6671|latches[28] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.289     ; 0.714      ;
; 1.504 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[2]                                  ; lpm_latch:inst6671|latches[2]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.296     ; 0.708      ;
; 1.508 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10]                                 ; lpm_latch:inst6671|latches[10] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.296     ; 0.712      ;
; 1.515 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12]                                 ; lpm_latch:inst6671|latches[12] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.306     ; 0.709      ;
; 1.520 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21]                                 ; lpm_latch:inst6671|latches[21] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.302     ; 0.718      ;
; 1.524 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22]                                 ; lpm_latch:inst6671|latches[22] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.303     ; 0.721      ;
; 1.533 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]                                  ; lpm_latch:inst6671|latches[25] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.327     ; 0.706      ;
; 1.539 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]                                  ; lpm_latch:inst6671|latches[27] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.317     ; 0.722      ;
; 1.566 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]                                  ; lpm_latch:inst59|latches[24]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.493     ; 0.573      ;
; 1.566 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]                                  ; lpm_latch:inst59|latches[27]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.493     ; 0.573      ;
; 1.566 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]                                  ; lpm_latch:inst59|latches[28]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.493     ; 0.573      ;
; 1.567 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]                                  ; lpm_latch:inst59|latches[29]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.494     ; 0.573      ;
; 1.568 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]                                  ; lpm_latch:inst59|latches[25]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.495     ; 0.573      ;
; 1.568 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]                                  ; lpm_latch:inst59|latches[26]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.495     ; 0.573      ;
; 1.568 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]                                  ; lpm_latch:inst59|latches[3]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.495     ; 0.573      ;
; 1.568 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[0]                                  ; lpm_latch:inst59|latches[23]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.495     ; 0.573      ;
; 1.576 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14]                                 ; lpm_latch:inst59|latches[14]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.503     ; 0.573      ;
; 1.577 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; lpm_latch:inst6669|latches[27] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.504     ; 0.573      ;
; 1.577 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[5]  ; lpm_latch:inst6669|latches[28] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.504     ; 0.573      ;
; 1.577 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]                                  ; lpm_latch:inst59|latches[6]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.504     ; 0.573      ;
; 1.578 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]                                  ; lpm_latch:inst59|latches[4]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.505     ; 0.573      ;
; 1.578 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; lpm_latch:inst6669|latches[24] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.505     ; 0.573      ;
; 1.578 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; lpm_latch:inst6669|latches[25] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.505     ; 0.573      ;
; 1.579 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; lpm_latch:inst6669|latches[26] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.506     ; 0.573      ;
; 1.579 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; lpm_latch:inst6669|latches[23] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.506     ; 0.573      ;
; 1.580 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16]                                 ; lpm_latch:inst6671|latches[16] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.507     ; 0.573      ;
; 1.580 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17]                                 ; lpm_latch:inst6671|latches[17] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.507     ; 0.573      ;
; 1.580 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[6]  ; lpm_latch:inst6669|latches[29] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.507     ; 0.573      ;
; 1.581 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18]                                 ; lpm_latch:inst6671|latches[18] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.508     ; 0.573      ;
; 1.584 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]                                  ; lpm_latch:inst6671|latches[29] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.376     ; 0.708      ;
; 1.584 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[7]                                  ; lpm_latch:inst6671|latches[30] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.375     ; 0.709      ;
; 1.586 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[16] ; lpm_latch:inst6669|latches[16] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.513     ; 0.573      ;
; 1.587 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[13] ; lpm_latch:inst6669|latches[13] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.514     ; 0.573      ;
; 1.587 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]                                  ; lpm_latch:inst6671|latches[26] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.375     ; 0.712      ;
; 1.588 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[11] ; lpm_latch:inst6669|latches[11] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.515     ; 0.573      ;
; 1.588 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[12] ; lpm_latch:inst6669|latches[12] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.515     ; 0.573      ;
; 1.588 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[14] ; lpm_latch:inst6669|latches[14] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.515     ; 0.573      ;
; 1.588 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[17] ; lpm_latch:inst6669|latches[17] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.515     ; 0.573      ;
; 1.588 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[18] ; lpm_latch:inst6669|latches[18] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.515     ; 0.573      ;
; 1.589 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[15] ; lpm_latch:inst6669|latches[15] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.516     ; 0.573      ;
; 1.589 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]                                  ; lpm_latch:inst6671|latches[24] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.375     ; 0.714      ;
; 1.592 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[22] ; lpm_latch:inst6669|latches[22] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.519     ; 0.573      ;
; 1.593 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[21] ; lpm_latch:inst6669|latches[21] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.520     ; 0.573      ;
; 1.593 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[19] ; lpm_latch:inst6669|latches[19] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.520     ; 0.573      ;
; 1.593 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[2]  ; lpm_latch:inst6669|latches[2]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.520     ; 0.573      ;
; 1.593 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[6]  ; lpm_latch:inst6669|latches[6]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.520     ; 0.573      ;
; 1.593 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[7]  ; lpm_latch:inst6669|latches[7]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.520     ; 0.573      ;
; 1.593 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17]                                 ; lpm_latch:inst59|latches[17]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.520     ; 0.573      ;
; 1.593 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18]                                 ; lpm_latch:inst59|latches[18]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.520     ; 0.573      ;
; 1.594 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[20] ; lpm_latch:inst6669|latches[20] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.521     ; 0.573      ;
; 1.594 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[0]  ; lpm_latch:inst6669|latches[0]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.521     ; 0.573      ;
; 1.594 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[8]  ; lpm_latch:inst6669|latches[8]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.521     ; 0.573      ;
; 1.594 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[10] ; lpm_latch:inst6669|latches[10] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.521     ; 0.573      ;
; 1.594 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15]                                 ; lpm_latch:inst59|latches[15]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.521     ; 0.573      ;
; 1.595 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[1]  ; lpm_latch:inst6669|latches[1]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.522     ; 0.573      ;
; 1.595 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16]                                 ; lpm_latch:inst59|latches[16]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.522     ; 0.573      ;
; 1.596 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[9]  ; lpm_latch:inst6669|latches[9]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.523     ; 0.573      ;
; 1.597 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[5]  ; lpm_latch:inst6669|latches[5]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.524     ; 0.573      ;
; 1.598 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[4]  ; lpm_latch:inst6669|latches[4]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.525     ; 0.573      ;
; 1.598 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[3]  ; lpm_latch:inst6669|latches[3]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.525     ; 0.573      ;
; 1.603 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11]                                 ; lpm_latch:inst59|latches[11]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.530     ; 0.573      ;
; 1.603 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12]                                 ; lpm_latch:inst59|latches[12]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.530     ; 0.573      ;
; 1.605 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13]                                 ; lpm_latch:inst59|latches[13]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.532     ; 0.573      ;
; 1.612 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]                                  ; lpm_latch:inst59|latches[7]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.539     ; 0.573      ;
; 1.612 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]                                  ; lpm_latch:inst59|latches[9]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.539     ; 0.573      ;
; 1.612 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10]                                 ; lpm_latch:inst59|latches[10]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.539     ; 0.573      ;
; 1.614 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22]                                 ; lpm_latch:inst59|latches[22]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.541     ; 0.573      ;
; 1.614 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21]                                 ; lpm_latch:inst59|latches[21]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.541     ; 0.573      ;
; 1.614 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20]                                 ; lpm_latch:inst59|latches[20]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.541     ; 0.573      ;
; 1.614 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19]                                 ; lpm_latch:inst59|latches[19]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.541     ; 0.573      ;
; 1.614 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[8]                                  ; lpm_latch:inst59|latches[8]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.541     ; 0.573      ;
; 1.616 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11]                                 ; lpm_latch:inst6671|latches[11] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.413     ; 0.703      ;
; 1.618 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[5]                                  ; lpm_latch:inst6671|latches[5]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.409     ; 0.709      ;
; 1.618 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[8]                                  ; lpm_latch:inst6671|latches[8]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.545     ; 0.573      ;
; 1.619 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]                                  ; lpm_latch:inst6671|latches[9]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.546     ; 0.573      ;
; 1.619 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]                                  ; lpm_latch:inst6671|latches[6]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.410     ; 0.709      ;
; 1.624 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                  ; lpm_latch:inst59|latches[1]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.551     ; 0.573      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                            ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or2_reg1                                                                                                        ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg2                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.778      ;
; 0.517 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg2                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[30]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[30]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg2                                                                                                        ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg3                                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg3                                                                                                        ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg4                                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or1_reg1                                                                                                        ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg2                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.525 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or1_reg1                                                                                                        ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg2                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.791      ;
; 0.536 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[0]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|added_power2_reg[4]                                                                                                 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|max_shift_reg                                                                                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.803      ;
; 0.541 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|dffe3a[1]                                                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.807      ;
; 0.617 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|added_power2_reg[3]                                                                                                 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|max_shift_reg                                                                                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.883      ;
; 0.643 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|dffe3a[0]                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.082      ; 0.959      ;
; 0.654 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg2                                                                                                        ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg3                                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.921      ;
; 0.656 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[8]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.667 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.933      ;
; 0.672 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[19]                                                                                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[19]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.938      ;
; 0.673 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.939      ;
; 0.676 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[18]                                                                                                       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[18]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.001     ; 0.941      ;
; 0.679 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.054      ; 0.967      ;
; 0.694 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.054      ; 0.982      ;
; 0.701 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|added_power2_reg[4]                                                                                                 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|max_shift_reg                                                                                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.968      ;
; 0.705 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg2                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.971      ;
; 0.708 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[7]                                        ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[15]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.007      ; 0.981      ;
; 0.709 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[18]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[18]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.001     ; 0.974      ;
; 0.718 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[18]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[26]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.985      ;
; 0.718 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[27]                                                                                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[4]                                                                                                                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.984      ;
; 0.728 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[16]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[24]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.995      ;
; 0.733 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[16]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[16]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 1.000      ;
; 0.737 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[10]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[18]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 1.004      ;
; 0.738 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[25]                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[2]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.011     ; 0.993      ;
; 0.741 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[19]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[19]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.001     ; 1.006      ;
; 0.743 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[4]                                        ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[12]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.002      ; 1.011      ;
; 0.743 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[4]                                        ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.002      ; 1.011      ;
; 0.745 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[0]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.011      ;
; 0.748 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[26]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.014      ;
; 0.780 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|lowest_int_sel_reg                                                                                                                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.046      ;
; 0.782 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[2]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[0]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.048      ;
; 0.782 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[2]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[26]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.048      ;
; 0.783 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d                                          ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[5]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.788 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[21]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or2_reg1                                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.054      ;
; 0.790 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d                                          ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[6]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.792 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d                                          ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[3]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.058      ;
; 0.795 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[25]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[2]                                                                                                                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d                                          ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.061      ;
; 0.804 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[2]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[29]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[0]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.074      ;
; 0.810 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.076      ;
; 0.815 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.081      ;
; 0.825 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[4]                                        ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.091      ;
; 0.831 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[2]                                                                                                        ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.098      ;
; 0.833 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.099      ;
; 0.834 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg2                                                                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.841 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg3                                                                                                        ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg4                                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 1.108      ;
; 0.844 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[2]                                                                                                        ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.001     ; 1.109      ;
; 0.845 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[3]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|added_power2_reg[3]                                                                                                                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[17]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[17]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 1.112      ;
; 0.851 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                                               ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.038     ; 1.079      ;
; 0.852 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[26]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[3]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[17]                                                                                                       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[17]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.119      ;
; 0.857 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[18]                                                                                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[18]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.001     ; 1.122      ;
; 0.858 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.124      ;
; 0.859 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.125      ;
; 0.860 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|dffe3a[0]                                                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.126      ;
; 0.860 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[8]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.127      ;
; 0.862 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.128      ;
; 0.863 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.129      ;
; 0.863 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.129      ;
; 0.863 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.129      ;
; 0.864 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.130      ;
; 0.864 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.130      ;
; 0.865 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[21]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[21]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 1.132      ;
; 0.866 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[15]                                                                                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[15]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.001     ; 1.131      ;
; 0.870 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[22]                                                                                                       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[22]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 1.136      ;
; 0.872 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[30]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.007     ; 1.131      ;
; 0.878 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[26]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 1.145      ;
; 0.878 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[28]                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[5]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.011     ; 1.133      ;
; 0.883 ; altfp_mult_ADJUSTING_DATA:inst54|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[16]                                                                                                   ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[16]                                                                                                                         ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.779      ;
; 0.885 ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[1]                                                                                                    ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[1]                                                                                                                          ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.781      ;
; 0.886 ; altfp_mult_ADJUSTING_DATA:inst54|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[15]                                                                                                   ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[15]                                                                                                                         ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.782      ;
; 0.886 ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[6]                                                                                                    ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[6]                                                                                                                          ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.782      ;
; 0.886 ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[12]                                                                                                   ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[12]                                                                                                                         ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.782      ;
; 0.886 ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[20]                                                                                                   ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[20]                                                                                                                         ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.782      ;
; 0.887 ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[21]                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[21]                                                                                                                         ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.369     ; 0.784      ;
; 0.887 ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[4]                                                                                                    ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[4]                                                                                                                          ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.369     ; 0.784      ;
; 0.887 ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[12]                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[12]                                                                                                                         ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.369     ; 0.784      ;
; 0.888 ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[20]                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[20]                                                                                                                         ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.369     ; 0.785      ;
; 0.888 ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[13]                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[13]                                                                                                                         ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.369     ; 0.785      ;
; 0.888 ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[3]                                                                                                    ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[3]                                                                                                                          ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.784      ;
; 0.888 ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[4]                                                                                                    ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[4]                                                                                                                          ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.784      ;
; 0.888 ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[7]                                                                                                    ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[7]                                                                                                                          ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.784      ;
; 0.888 ; altfp_mult_ADJUSTING_DATA:inst35|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[11]                                                                                                   ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[11]                                                                                                                         ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.784      ;
; 0.888 ; altfp_mult_ADJUSTING_DATA:inst54|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[3]                                                                                                    ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[3]                                                                                                                          ; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.370     ; 0.784      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.531 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.797      ;
; 0.795 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.061      ;
; 0.805 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.072      ;
; 0.838 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.105      ;
; 1.178 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.444      ;
; 1.188 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.455      ;
; 1.224 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.491      ;
; 1.249 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.515      ;
; 1.249 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.515      ;
; 1.259 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.525      ;
; 1.259 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.526      ;
; 1.281 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.547      ;
; 1.281 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.547      ;
; 1.291 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; -0.010     ; 1.547      ;
; 1.295 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.562      ;
; 1.296 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.562      ;
; 1.320 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.586      ;
; 1.320 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.586      ;
; 1.330 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.596      ;
; 1.330 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.596      ;
; 1.331 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 1.597      ;
; 1.345 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; -0.010     ; 1.601      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                     ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.074 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst16|latches[5] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -1.350     ; 0.724      ;
; 2.209 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst16|latches[6] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -1.495     ; 0.714      ;
; 2.432 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst16|latches[2] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -1.429     ; 1.003      ;
; 2.444 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst16|latches[7] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -1.548     ; 0.896      ;
; 2.446 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst16|latches[3] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -1.427     ; 1.019      ;
; 2.466 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst16|latches[0] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -1.428     ; 1.038      ;
; 2.468 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst16|latches[1] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -1.428     ; 1.040      ;
; 2.501 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst17|latches[1] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -1.428     ; 0.573      ;
; 2.502 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst17|latches[3] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -1.429     ; 0.573      ;
; 2.502 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst17|latches[2] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -1.429     ; 0.573      ;
; 2.504 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst17|latches[0] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -1.431     ; 0.573      ;
; 2.573 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst17|latches[7] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -1.353     ; 0.720      ;
; 2.654 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst16|latches[4] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -1.630     ; 1.024      ;
; 2.702 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst17|latches[4] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -1.629     ; 0.573      ;
; 2.712 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst17|latches[6] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -1.498     ; 0.714      ;
; 2.725 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst17|latches[5] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -1.498     ; 0.727      ;
+-------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FINISH'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.133 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 3.008      ; 2.661      ;
; 1.133 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 3.008      ; 2.661      ;
; 1.633 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 3.008      ; 2.661      ;
; 1.633 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 3.008      ; 2.661      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.863 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 3.008      ; 2.661      ;
; -0.863 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 3.008      ; 2.661      ;
; -0.363 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 3.008      ; 2.661      ;
; -0.363 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 3.008      ; 2.661      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_address_reg1                            ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_address_reg1                            ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg1                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg1                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg2                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg2                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg3                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg3                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg4                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg4                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg5                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg5                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~portb_address_reg1                            ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~portb_address_reg1                            ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a1                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a1                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a1~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a1~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a2                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a2                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a2~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a2~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a3                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a3                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a3~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a3~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a4                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a4                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a4~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a4~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a5                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a5                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a5~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a5~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a12                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CSK'                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CSK   ; Rise       ; CSK                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK|combout                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK|combout                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst48|combout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst48|combout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst48|datac                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst48|datac                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst48~clkctrl|inclk[0]                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst48~clkctrl|inclk[0]                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst48~clkctrl|outclk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst48~clkctrl|outclk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[7]|clk                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FINISH'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FINISH ; Rise       ; FINISH                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48|datad                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48|datad                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|regout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|regout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[15]~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[15]~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[15]~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[15]~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[21]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[21]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[22]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[22]|clk                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[2]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[2]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[3]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[3]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[4]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[4]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[5]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[5]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[7]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[7]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[2]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[2]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[3]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[3]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[4]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[4]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[7]|dataa                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[7]|dataa                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[7]                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[2]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[2]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[4]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[4]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[5]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[5]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[7]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[7]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[2]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[2]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[4]|datab    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[4]|datab    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[5]|datab    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[5]|datab    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[7]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[7]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[0]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[0]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[10]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[10]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[11]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[11]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[12]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[12]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[13]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[13]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[14]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[14]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[15]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[15]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[16]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[16]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[17]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[17]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[18]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[18]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[19]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[19]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[1]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[1]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[20]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[20]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[21]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[21]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[22]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[22]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[23]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[23]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[24]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[24]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[25]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[25]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[26]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[26]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[27]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[27]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[28]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[28]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[29]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[29]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[2]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[2]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[30]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[30]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[31]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[31]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[3]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[3]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[4]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[4]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[5]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[5]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[6]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[6]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[7]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[7]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[8]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[8]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[9]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[9]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst6669|latches[0]|datad  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst6669|latches[0]|datad  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst6669|latches[10]|datad ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst6669|latches[10]|datad ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+----------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; -0.812 ; -0.812 ; Rise       ; CLK             ;
; HALT      ; CLK        ; 5.232  ; 5.232  ; Rise       ; CLK             ;
; DATA_MOSI ; CSK        ; 3.868  ; 3.868  ; Rise       ; CSK             ;
; FINISH    ; CSK        ; 0.399  ; 0.399  ; Rise       ; CSK             ;
; FINISH    ; FINISH     ; -0.066 ; -0.066 ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; 1.270  ; 1.270  ; Rise       ; CLK             ;
; HALT      ; CLK        ; -4.993 ; -4.993 ; Rise       ; CLK             ;
; DATA_MOSI ; CSK        ; -3.638 ; -3.638 ; Rise       ; CSK             ;
; FINISH    ; CSK        ; 0.059  ; 0.059  ; Rise       ; CSK             ;
; FINISH    ; FINISH     ; 0.524  ; 0.524  ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; DATA_MISO ; CLK                                                                                                          ; 9.552  ; 9.552  ; Rise       ; CLK                                                                                                          ;
; PWM_U     ; CLK                                                                                                          ; 10.466 ; 10.466 ; Rise       ; CLK                                                                                                          ;
; PWM_X     ; CLK                                                                                                          ; 10.074 ; 10.074 ; Rise       ; CLK                                                                                                          ;
; PWM_Z     ; CLK                                                                                                          ; 10.147 ; 10.147 ; Rise       ; CLK                                                                                                          ;
; DATA_MISO ; CSK                                                                                                          ; 8.341  ; 8.341  ; Rise       ; CSK                                                                                                          ;
; DATA_MISO ; FINISH                                                                                                       ; 8.806  ; 8.806  ; Rise       ; FINISH                                                                                                       ;
; PWM_U     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 10.313 ; 10.313 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_X     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 9.948  ; 9.948  ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_Z     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 10.252 ; 10.252 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; DATA_MISO ; CLK                                                                                                          ; 9.552 ; 9.552 ; Rise       ; CLK                                                                                                          ;
; PWM_U     ; CLK                                                                                                          ; 9.108 ; 9.108 ; Rise       ; CLK                                                                                                          ;
; PWM_X     ; CLK                                                                                                          ; 9.031 ; 9.031 ; Rise       ; CLK                                                                                                          ;
; PWM_Z     ; CLK                                                                                                          ; 8.643 ; 8.643 ; Rise       ; CLK                                                                                                          ;
; DATA_MISO ; CSK                                                                                                          ; 8.341 ; 8.341 ; Rise       ; CSK                                                                                                          ;
; DATA_MISO ; FINISH                                                                                                       ; 8.806 ; 8.806 ; Rise       ; FINISH                                                                                                       ;
; PWM_U     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 9.373 ; 9.373 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_X     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 8.494 ; 8.494 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_Z     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 8.372 ; 8.372 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; HALT       ; PWM_U       ;    ; 11.845 ; 11.845 ;    ;
; HALT       ; PWM_Z       ;    ; 12.443 ; 12.443 ;    ;
+------------+-------------+----+--------+--------+----+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; HALT       ; PWM_U       ;    ; 11.845 ; 11.845 ;    ;
; HALT       ; PWM_Z       ;    ; 12.443 ; 12.443 ;    ;
+------------+-------------+----+--------+--------+----+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                          ; -3.799 ; -5381.662     ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; -1.460 ; -95.740       ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; -0.999 ; -11.552       ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; -0.843 ; -9.276        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; -0.814 ; -55.833       ;
; CSK                                                                                                          ; -0.297 ; -1.647        ;
; FINISH                                                                                                       ; -0.070 ; -0.134        ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                          ; -1.585 ; -21.374       ;
; FINISH                                                                                                       ; -1.383 ; -7.011        ;
; CSK                                                                                                          ; -0.332 ; -2.440        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; 0.046  ; 0.000         ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.215  ; 0.000         ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; 0.243  ; 0.000         ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; 1.030  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; FINISH ; 0.644 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; FINISH ; -0.264 ; -0.528        ;
+--------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                          ; -1.627 ; -11082.942    ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; -1.627 ; -656.208      ;
; CSK                                                                                                          ; -1.222 ; -17.222       ;
; FINISH                                                                                                       ; -1.222 ; -11.222       ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; -0.500 ; -32.000       ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; 0.500  ; 0.000         ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; 0.500  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.799 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.834      ;
; -3.773 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.808      ;
; -3.728 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.763      ;
; -3.684 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.719      ;
; -3.681 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[17] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.705      ;
; -3.679 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.714      ;
; -3.678 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[13] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.702      ;
; -3.671 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[8]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.695      ;
; -3.649 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[19] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.688      ;
; -3.634 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[27]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.619      ;
; -3.622 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[16] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.646      ;
; -3.597 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[11] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.621      ;
; -3.597 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[10] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.621      ;
; -3.591 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[23]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.576      ;
; -3.590 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[22] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.629      ;
; -3.588 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[24]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.573      ;
; -3.580 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[5]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.615      ;
; -3.570 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[26]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.555      ;
; -3.569 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[18]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.554      ;
; -3.567 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[18] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.591      ;
; -3.563 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[19]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.548      ;
; -3.554 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[21] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.578      ;
; -3.539 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[28]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.524      ;
; -3.535 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[20] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.574      ;
; -3.534 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[6]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.569      ;
; -3.534 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[10]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.519      ;
; -3.533 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[9]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.557      ;
; -3.528 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[12] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.552      ;
; -3.528 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[8]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.513      ;
; -3.526 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[25]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.511      ;
; -3.511 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[7]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.546      ;
; -3.496 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[30]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.481      ;
; -3.496 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[29]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.481      ;
; -3.493 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[17]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.478      ;
; -3.479 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[14] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.503      ;
; -3.470 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[11]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.455      ;
; -3.461 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[15] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.488      ;
; -3.453 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[16]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.438      ;
; -3.450 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[9]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.435      ;
; -3.447 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[7]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.474      ;
; -3.431 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[3]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.416      ;
; -3.414 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.006      ; 4.452      ;
; -3.400 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.006      ; 4.438      ;
; -3.395 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[1]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.380      ;
; -3.386 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[5]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.371      ;
; -3.366 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[15]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.351      ;
; -3.359 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[6]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.344      ;
; -3.344 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[2]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.329      ;
; -3.331 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[6]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.006      ; 4.369      ;
; -3.328 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]                                                                       ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.367      ;
; -3.327 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]                                                                       ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.366      ;
; -3.308 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[13]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.293      ;
; -3.304 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[7]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.289      ;
; -3.303 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[12]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.288      ;
; -3.302 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]                                                                       ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.341      ;
; -3.301 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]                                                                       ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.340      ;
; -3.285 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[5]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.006      ; 4.323      ;
; -3.282 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.309      ;
; -3.280 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[7]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.307      ;
; -3.263 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[0]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.248      ;
; -3.261 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[4]                                                             ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.246      ;
; -3.257 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]                                                                       ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.296      ;
; -3.256 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]                                                                       ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.295      ;
; -3.256 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.283      ;
; -3.254 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[7]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.281      ;
; -3.246 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[3]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.276      ;
; -3.246 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[8]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.001     ; 4.277      ;
; -3.227 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[0]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.257      ;
; -3.225 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[0]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.255      ;
; -3.220 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[14]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.205      ;
; -3.220 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[3]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.250      ;
; -3.220 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[8]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.001     ; 4.251      ;
; -3.213 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]                                                                       ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.252      ;
; -3.212 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]                                                                       ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.251      ;
; -3.211 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.238      ;
; -3.209 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[7]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.236      ;
; -3.208 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[1]                                                                       ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.247      ;
; -3.207 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[9]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.001     ; 4.238      ;
; -3.207 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[1]                                                                       ; CLK          ; CLK         ; 1.000        ; 0.007      ; 4.246      ;
; -3.201 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[0]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.231      ;
; -3.199 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[0]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.229      ;
; -3.196 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.006      ; 4.234      ;
; -3.191 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[10]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.221      ;
; -3.190 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[10]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.220      ;
; -3.190 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe260 ; CLK          ; CLK         ; 1.000        ; 0.008      ; 4.230      ;
; -3.190 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe282 ; CLK          ; CLK         ; 1.000        ; 0.008      ; 4.230      ;
; -3.186 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe272 ; CLK          ; CLK         ; 1.000        ; 0.008      ; 4.226      ;
; -3.183 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe286 ; CLK          ; CLK         ; 1.000        ; 0.008      ; 4.223      ;
; -3.181 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[9]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.001     ; 4.212      ;
; -3.180 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe244 ; CLK          ; CLK         ; 1.000        ; 0.008      ; 4.220      ;
; -3.180 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[20]                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.165      ;
; -3.179 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                         ; CLK          ; CLK         ; 1.000        ; 0.006      ; 4.217      ;
; -3.175 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[2]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.205      ;
; -3.175 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[3]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.205      ;
; -3.175 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[8]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.001     ; 4.206      ;
; -3.167 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.194      ;
; -3.165 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[7]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.192      ;
; -3.165 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|dataa_man_dffe1[10]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.195      ;
; -3.164 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[10]                                                                      ; CLK          ; CLK         ; 1.000        ; -0.002     ; 4.194      ;
; -3.162 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                       ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.189      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                            ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_memory_reg0  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1~porta_memory_reg0  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2~porta_memory_reg0  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3~porta_memory_reg0  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4~porta_memory_reg0  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5~porta_memory_reg0  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6~porta_memory_reg0  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7~porta_memory_reg0  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8~porta_memory_reg0  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a9~porta_memory_reg0  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10~porta_memory_reg0 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11~porta_memory_reg0 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12~porta_memory_reg0 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13~porta_memory_reg0 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14~porta_memory_reg0 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15~porta_memory_reg0 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.017     ; 2.442      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a9                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a9                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.020     ; 1.960      ;
; -0.803 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[24]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.883      ;
; -0.781 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[26]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.861      ;
; -0.680 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[29]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.760      ;
; -0.666 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[28]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.746      ;
; -0.619 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[30]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.699      ;
; -0.613 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[26]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.693      ;
; -0.586 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[17]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.092      ; 1.677      ;
; -0.578 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[15]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.092      ; 1.669      ;
; -0.571 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[7]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.599      ;
; -0.569 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[18]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.092      ; 1.660      ;
; -0.542 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[5]                                                                                                                 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[11]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.002      ; 1.576      ;
; -0.540 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[5]                                                                                                                 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[9]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.002      ; 1.574      ;
; -0.538 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[3]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.566      ;
; -0.535 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[21]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.093      ; 1.627      ;
; -0.525 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[27]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.605      ;
; -0.523 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[7]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.551      ;
; -0.522 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[12]                                                                                                                ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[19]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.550      ;
; -0.520 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[20]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.093      ; 1.612      ;
; -0.518 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[20]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.001      ; 1.551      ;
; -0.516 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[23]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.596      ;
; -0.512 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[29]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.592      ;
; -0.498 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[28]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.578      ;
; -0.496 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[25]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.066      ; 1.561      ;
; -0.495 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[23]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.575      ;
; -0.490 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[3]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.518      ;
; -0.485 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[12]                                                                                                                ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.513      ;
; -0.466 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[21]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.494      ;
; -0.466 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                                                 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[2]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.001      ; 1.499      ;
; -0.464 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[4]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.013     ; 1.483      ;
; -0.464 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[5]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.013     ; 1.483      ;
; -0.462 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[3]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.013     ; 1.481      ;
; -0.462 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[25]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.542      ;
; -0.461 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[7]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.013     ; 1.480      ;
; -0.461 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[25]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.081      ; 1.541      ;
; -0.459 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[3]                                                          ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|max_shift_exceeder_reg                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.008      ; 1.499      ;
; -0.457 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.485      ;
; -0.456 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[19]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.093      ; 1.548      ;
; -0.453 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[18]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.007     ; 1.478      ;
; -0.452 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[16]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.092      ; 1.543      ;
; -0.451 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[25]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.066      ; 1.516      ;
; -0.449 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|max_shift_exceeder_reg                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.008      ; 1.489      ;
; -0.446 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[22]                                                                                                                ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[26]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.007      ; 1.485      ;
; -0.445 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                                   ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[19]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.473      ;
; -0.440 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[9]                                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.468      ;
; -0.439 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[29]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.065      ; 1.503      ;
; -0.437 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[8]                                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.465      ;
; -0.436 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[12]                                                                                                                ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[17]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.004     ; 1.464      ;
; -0.436 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[1]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 1.457      ;
; -0.435 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[15]                                                                                                                ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[20]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.001      ; 1.468      ;
; -0.434 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                                               ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.011     ; 1.455      ;
; -0.432 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[14]                                                                                                                ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[18]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; -0.008     ; 1.456      ;
; -0.429 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[30]                                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 1.000        ; 0.061      ; 1.489      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                     ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.999 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst17|latches[5] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.737     ; 0.363      ;
; -0.991 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst17|latches[6] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.737     ; 0.355      ;
; -0.991 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst17|latches[7] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.662     ; 0.358      ;
; -0.978 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst17|latches[4] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.792     ; 0.325      ;
; -0.845 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst17|latches[0] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.659     ; 0.325      ;
; -0.842 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst17|latches[3] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.657     ; 0.325      ;
; -0.830 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst17|latches[1] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.656     ; 0.325      ;
; -0.829 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst17|latches[2] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.500        ; -0.658     ; 0.325      ;
; -0.648 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst16|latches[4] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.793     ; 0.487      ;
; -0.597 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst16|latches[7] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.770     ; 0.436      ;
; -0.509 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst16|latches[2] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.658     ; 0.483      ;
; -0.508 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst16|latches[1] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.656     ; 0.498      ;
; -0.507 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst16|latches[5] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.670     ; 0.360      ;
; -0.494 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst16|latches[0] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.656     ; 0.493      ;
; -0.492 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst16|latches[3] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.656     ; 0.482      ;
; -0.492 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst16|latches[6] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 1.000        ; -0.738     ; 0.355      ;
+--------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.843 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.865      ;
; -0.812 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.834      ;
; -0.808 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.830      ;
; -0.778 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.800      ;
; -0.777 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.799      ;
; -0.773 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.795      ;
; -0.756 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.778      ;
; -0.743 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.765      ;
; -0.742 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.764      ;
; -0.738 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.760      ;
; -0.721 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.743      ;
; -0.709 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.731      ;
; -0.708 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.730      ;
; -0.707 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.729      ;
; -0.703 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.725      ;
; -0.687 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.709      ;
; -0.686 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.708      ;
; -0.674 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.696      ;
; -0.673 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.695      ;
; -0.672 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.694      ;
; -0.668 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.690      ;
; -0.652 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.674      ;
; -0.652 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.674      ;
; -0.651 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.673      ;
; -0.639 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.661      ;
; -0.638 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.660      ;
; -0.637 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.659      ;
; -0.633 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.655      ;
; -0.617 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.639      ;
; -0.617 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.639      ;
; -0.616 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.638      ;
; -0.604 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.626      ;
; -0.603 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.625      ;
; -0.602 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.624      ;
; -0.600 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.622      ;
; -0.598 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.620      ;
; -0.582 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.604      ;
; -0.582 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.604      ;
; -0.581 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.603      ;
; -0.569 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.591      ;
; -0.568 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.590      ;
; -0.567 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.589      ;
; -0.565 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.587      ;
; -0.547 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.569      ;
; -0.547 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.569      ;
; -0.546 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.568      ;
; -0.534 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.556      ;
; -0.533 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.555      ;
; -0.530 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.552      ;
; -0.522 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.544      ;
; -0.512 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.534      ;
; -0.512 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.534      ;
; -0.511 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.533      ;
; -0.504 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.526      ;
; -0.499 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.521      ;
; -0.495 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.517      ;
; -0.487 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.509      ;
; -0.477 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.499      ;
; -0.477 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.499      ;
; -0.474 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.496      ;
; -0.473 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.495      ;
; -0.469 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.491      ;
; -0.464 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.486      ;
; -0.460 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.482      ;
; -0.452 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.474      ;
; -0.452 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.474      ;
; -0.442 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.464      ;
; -0.442 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.464      ;
; -0.439 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.461      ;
; -0.439 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.461      ;
; -0.438 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.460      ;
; -0.434 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.456      ;
; -0.425 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.447      ;
; -0.417 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.439      ;
; -0.417 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.439      ;
; -0.417 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.439      ;
; -0.407 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.429      ;
; -0.404 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.426      ;
; -0.404 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.426      ;
; -0.404 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.426      ;
; -0.403 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.425      ;
; -0.399 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.421      ;
; -0.390 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.412      ;
; -0.383 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.405      ;
; -0.382 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.404      ;
; -0.382 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.404      ;
; -0.382 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.404      ;
; -0.370 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.392      ;
; -0.369 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.391      ;
; -0.369 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.391      ;
; -0.369 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.391      ;
; -0.368 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.390      ;
; -0.364 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.386      ;
; -0.355 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.377      ;
; -0.348 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.370      ;
; -0.348 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.370      ;
; -0.347 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.369      ;
; -0.347 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.369      ;
; -0.347 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.369      ;
; -0.335 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 1.000        ; -0.010     ; 1.357      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                        ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.814 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21]                                 ; lpm_latch:inst6671|latches[21] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.284     ; 0.357      ;
; -0.722 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]                                  ; lpm_latch:inst6671|latches[27] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.293     ; 0.358      ;
; -0.717 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22]                                 ; lpm_latch:inst6671|latches[22] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.285     ; 0.358      ;
; -0.706 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19]                                 ; lpm_latch:inst6671|latches[19] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.287     ; 0.356      ;
; -0.699 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12]                                 ; lpm_latch:inst6671|latches[12] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.286     ; 0.351      ;
; -0.696 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]                                  ; lpm_latch:inst6671|latches[28] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.274     ; 0.355      ;
; -0.685 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[2]                                  ; lpm_latch:inst6671|latches[2]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.280     ; 0.350      ;
; -0.655 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18]                                 ; lpm_latch:inst6671|latches[18] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.654 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[0]                                  ; lpm_latch:inst6671|latches[23] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.396     ; 0.409      ;
; -0.628 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]                                  ; lpm_latch:inst6671|latches[25] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.299     ; 0.350      ;
; -0.614 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]                                  ; lpm_latch:inst6671|latches[4]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.277     ; 0.354      ;
; -0.611 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[0]                                  ; lpm_latch:inst6671|latches[0]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.352     ; 0.355      ;
; -0.607 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10]                                 ; lpm_latch:inst6671|latches[10] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.280     ; 0.353      ;
; -0.607 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14]                                 ; lpm_latch:inst6671|latches[14] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.279     ; 0.353      ;
; -0.605 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20]                                 ; lpm_latch:inst6671|latches[20] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.365     ; 0.349      ;
; -0.605 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[7]                                  ; lpm_latch:inst59|latches[30]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.420     ; 0.325      ;
; -0.604 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                  ; lpm_latch:inst6671|latches[1]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.274     ; 0.354      ;
; -0.600 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]                                  ; lpm_latch:inst6671|latches[7]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.275     ; 0.350      ;
; -0.600 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sign_out_dffe5                                    ; lpm_latch:inst6671|latches[31] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.354     ; 0.348      ;
; -0.599 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]                                  ; lpm_latch:inst6671|latches[3]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.276     ; 0.348      ;
; -0.598 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[5]                                  ; lpm_latch:inst6671|latches[5]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.345     ; 0.352      ;
; -0.598 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11]                                 ; lpm_latch:inst6671|latches[11] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.349     ; 0.348      ;
; -0.598 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13]                                 ; lpm_latch:inst6671|latches[13] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.358     ; 0.350      ;
; -0.598 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15]                                 ; lpm_latch:inst6671|latches[15] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.274     ; 0.354      ;
; -0.596 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]                                  ; lpm_latch:inst6671|latches[6]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.346     ; 0.352      ;
; -0.595 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[5]                                  ; lpm_latch:inst59|latches[5]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.418     ; 0.325      ;
; -0.592 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[7]  ; lpm_latch:inst6669|latches[30] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.415     ; 0.325      ;
; -0.587 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]                                  ; lpm_latch:inst6671|latches[9]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.403     ; 0.325      ;
; -0.586 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]                                  ; lpm_latch:inst6671|latches[24] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.325     ; 0.354      ;
; -0.586 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[0]                                  ; lpm_latch:inst59|latches[0]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.407     ; 0.325      ;
; -0.586 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                  ; lpm_latch:inst59|latches[1]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.407     ; 0.325      ;
; -0.584 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[2]                                  ; lpm_latch:inst59|latches[2]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.407     ; 0.325      ;
; -0.583 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22]                                 ; lpm_latch:inst59|latches[22]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.400     ; 0.325      ;
; -0.580 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sign_out_dffe5                                    ; lpm_latch:inst59|latches[31]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.405     ; 0.325      ;
; -0.579 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20]                                 ; lpm_latch:inst59|latches[20]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.400     ; 0.325      ;
; -0.579 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]                                  ; lpm_latch:inst6671|latches[26] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.325     ; 0.354      ;
; -0.579 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11]                                 ; lpm_latch:inst59|latches[11]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.394     ; 0.325      ;
; -0.578 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19]                                 ; lpm_latch:inst59|latches[19]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.400     ; 0.325      ;
; -0.576 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[7]                                  ; lpm_latch:inst6671|latches[30] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.325     ; 0.352      ;
; -0.576 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10]                                 ; lpm_latch:inst59|latches[10]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.398     ; 0.325      ;
; -0.575 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[6]  ; lpm_latch:inst6669|latches[29] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.575 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[8]                                  ; lpm_latch:inst59|latches[8]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.400     ; 0.325      ;
; -0.574 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; lpm_latch:inst6669|latches[26] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.573 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]                                  ; lpm_latch:inst59|latches[9]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.398     ; 0.325      ;
; -0.572 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]                                  ; lpm_latch:inst6671|latches[29] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.326     ; 0.351      ;
; -0.571 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[8]  ; lpm_latch:inst6669|latches[8]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.571 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[10] ; lpm_latch:inst6669|latches[10] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.380     ; 0.325      ;
; -0.570 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[8]                                  ; lpm_latch:inst6671|latches[8]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.403     ; 0.325      ;
; -0.570 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21]                                 ; lpm_latch:inst59|latches[21]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.400     ; 0.325      ;
; -0.570 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; lpm_latch:inst6669|latches[25] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.380     ; 0.325      ;
; -0.569 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; lpm_latch:inst6669|latches[27] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.379     ; 0.325      ;
; -0.569 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]                                  ; lpm_latch:inst59|latches[7]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.398     ; 0.325      ;
; -0.568 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13]                                 ; lpm_latch:inst59|latches[13]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.395     ; 0.325      ;
; -0.567 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]                                  ; lpm_latch:inst59|latches[4]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.566 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]                                  ; lpm_latch:inst59|latches[29]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.374     ; 0.325      ;
; -0.564 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16]                                 ; lpm_latch:inst6671|latches[16] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.564 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]                                  ; lpm_latch:inst59|latches[27]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.373     ; 0.325      ;
; -0.564 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]                                  ; lpm_latch:inst59|latches[3]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.375     ; 0.325      ;
; -0.563 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[1]  ; lpm_latch:inst6669|latches[1]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.563 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[11] ; lpm_latch:inst6669|latches[11] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.378     ; 0.325      ;
; -0.562 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[0]  ; lpm_latch:inst6669|latches[0]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.562 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[0]                                  ; lpm_latch:inst59|latches[23]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.375     ; 0.325      ;
; -0.561 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[19] ; lpm_latch:inst6669|latches[19] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.561 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17]                                 ; lpm_latch:inst59|latches[17]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.560 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]                                  ; lpm_latch:inst59|latches[26]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.376     ; 0.325      ;
; -0.559 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17]                                 ; lpm_latch:inst6671|latches[17] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.558 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; lpm_latch:inst6669|latches[24] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.380     ; 0.325      ;
; -0.558 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]                                  ; lpm_latch:inst59|latches[28]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.373     ; 0.325      ;
; -0.557 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[9]  ; lpm_latch:inst6669|latches[9]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.557 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[17] ; lpm_latch:inst6669|latches[17] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.378     ; 0.325      ;
; -0.557 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[5]  ; lpm_latch:inst6669|latches[28] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.379     ; 0.325      ;
; -0.556 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[20] ; lpm_latch:inst6669|latches[20] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.383     ; 0.325      ;
; -0.556 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12]                                 ; lpm_latch:inst59|latches[12]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.393     ; 0.325      ;
; -0.556 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; lpm_latch:inst6669|latches[23] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.555 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[21] ; lpm_latch:inst6669|latches[21] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.555 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[5]  ; lpm_latch:inst6669|latches[5]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.383     ; 0.325      ;
; -0.555 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[3]  ; lpm_latch:inst6669|latches[3]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.384     ; 0.325      ;
; -0.554 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[22] ; lpm_latch:inst6669|latches[22] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.554 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[14] ; lpm_latch:inst6669|latches[14] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.378     ; 0.325      ;
; -0.554 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[18] ; lpm_latch:inst6669|latches[18] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.378     ; 0.325      ;
; -0.554 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]                                  ; lpm_latch:inst59|latches[6]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.553 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[4]  ; lpm_latch:inst6669|latches[4]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.383     ; 0.325      ;
; -0.553 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[15] ; lpm_latch:inst6669|latches[15] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.378     ; 0.325      ;
; -0.553 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14]                                 ; lpm_latch:inst59|latches[14]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.551 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16]                                 ; lpm_latch:inst59|latches[16]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.383     ; 0.325      ;
; -0.550 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15]                                 ; lpm_latch:inst59|latches[15]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.550 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18]                                 ; lpm_latch:inst59|latches[18]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.549 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[6]  ; lpm_latch:inst6669|latches[6]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.547 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[2]  ; lpm_latch:inst6669|latches[2]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.547 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[7]  ; lpm_latch:inst6669|latches[7]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.380     ; 0.325      ;
; -0.547 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[12] ; lpm_latch:inst6669|latches[12] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.377     ; 0.325      ;
; -0.544 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]                                  ; lpm_latch:inst59|latches[25]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.376     ; 0.325      ;
; -0.543 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[16] ; lpm_latch:inst6669|latches[16] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.376     ; 0.325      ;
; -0.543 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]                                  ; lpm_latch:inst59|latches[24]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.373     ; 0.325      ;
; -0.539 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[13] ; lpm_latch:inst6669|latches[13] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.376     ; 0.325      ;
; -0.167 ; lpm_latch:inst16|latches[4]                                                                                                                      ; lpm_latch:inst12|latches[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.088      ; 0.176      ;
; -0.109 ; lpm_latch:inst16|latches[5]                                                                                                                      ; lpm_latch:inst12|latches[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.034     ; 0.177      ;
; -0.027 ; lpm_latch:inst16|latches[6]                                                                                                                      ; lpm_latch:inst12|latches[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.032      ; 0.174      ;
; -0.020 ; lpm_latch:inst16|latches[7]                                                                                                                      ; lpm_latch:inst12|latches[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.040      ; 0.166      ;
; 0.013  ; lpm_latch:inst16|latches[3]                                                                                                                      ; lpm_latch:inst12|latches[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; 0.081      ; 0.178      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CSK'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                     ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.297 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -0.628     ; 0.701      ;
; -0.291 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -0.628     ; 0.695      ;
; -0.214 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -0.628     ; 0.618      ;
; -0.213 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -0.628     ; 0.617      ;
; -0.213 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -0.628     ; 0.617      ;
; -0.211 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -0.628     ; 0.615      ;
; -0.207 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CLK                                                                                                          ; CSK         ; 1.000        ; -0.628     ; 0.611      ;
; -0.001 ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 0.743      ; 1.776      ;
; 0.049  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 0.743      ; 1.726      ;
; 0.055  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 0.743      ; 1.720      ;
; 0.104  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.227     ; 0.701      ;
; 0.110  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.227     ; 0.695      ;
; 0.130  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 0.743      ; 1.645      ;
; 0.132  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 0.743      ; 1.643      ;
; 0.134  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 0.743      ; 1.641      ;
; 0.139  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 0.743      ; 1.636      ;
; 0.143  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CLK                                                                                                          ; CSK         ; 1.000        ; 0.743      ; 1.632      ;
; 0.187  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.227     ; 0.618      ;
; 0.188  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.227     ; 0.617      ;
; 0.188  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.227     ; 0.617      ;
; 0.190  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.227     ; 0.615      ;
; 0.194  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; -0.227     ; 0.611      ;
; 0.331  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.701      ;
; 0.337  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.695      ;
; 0.339  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.693      ;
; 0.349  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.114      ; 0.797      ;
; 0.370  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.662      ;
; 0.414  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.618      ;
; 0.415  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.617      ;
; 0.415  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.617      ;
; 0.417  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.615      ;
; 0.421  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.611      ;
; 0.460  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.572      ;
; 0.460  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.572      ;
; 0.469  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.563      ;
; 0.476  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                                          ; CSK         ; 1.000        ; 0.000      ; 0.556      ;
; 0.621  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 2.401      ; 2.312      ;
; 0.627  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 2.401      ; 2.306      ;
; 0.697  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 2.401      ; 2.236      ;
; 0.703  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 2.401      ; 2.230      ;
; 0.705  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 2.401      ; 2.228      ;
; 0.706  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 0.997      ; 1.323      ;
; 0.706  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 2.401      ; 2.227      ;
; 0.709  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 2.401      ; 2.224      ;
; 0.712  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; 0.500        ; 2.401      ; 2.221      ;
; 0.836  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 0.998      ; 1.194      ;
; 0.966  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 0.997      ; 1.063      ;
; 0.972  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 0.998      ; 1.058      ;
; 1.009  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 0.998      ; 1.021      ;
; 1.042  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 0.998      ; 0.988      ;
; 1.048  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 0.997      ; 0.981      ;
; 1.051  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 0.997      ; 0.978      ;
; 1.051  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 1.000        ; 0.997      ; 0.978      ;
; 1.121  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 2.401      ; 2.312      ;
; 1.127  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 2.401      ; 2.306      ;
; 1.197  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 2.401      ; 2.236      ;
; 1.203  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 2.401      ; 2.230      ;
; 1.205  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 2.401      ; 2.228      ;
; 1.206  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 2.401      ; 2.227      ;
; 1.209  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 2.401      ; 2.224      ;
; 1.212  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; 1.000        ; 2.401      ; 2.221      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                 ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.070 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.401     ; 0.701      ;
; -0.064 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.401     ; 0.695      ;
; 0.013  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.401     ; 0.618      ;
; 0.014  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.401     ; 0.617      ;
; 0.014  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.401     ; 0.617      ;
; 0.016  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.401     ; 0.615      ;
; 0.020  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; -0.401     ; 0.611      ;
; 0.226  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 0.970      ; 1.776      ;
; 0.276  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 0.970      ; 1.726      ;
; 0.282  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 0.970      ; 1.720      ;
; 0.331  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 0.701      ;
; 0.337  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 0.695      ;
; 0.357  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 0.970      ; 1.645      ;
; 0.359  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 0.970      ; 1.643      ;
; 0.361  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 0.970      ; 1.641      ;
; 0.366  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 0.970      ; 1.636      ;
; 0.370  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                          ; FINISH      ; 1.000        ; 0.970      ; 1.632      ;
; 0.414  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 0.618      ;
; 0.415  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 0.617      ;
; 0.415  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 0.617      ;
; 0.417  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 0.615      ;
; 0.421  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 0.000      ; 0.611      ;
; 0.558  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.227      ; 0.701      ;
; 0.564  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.227      ; 0.695      ;
; 0.641  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.227      ; 0.618      ;
; 0.642  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.227      ; 0.617      ;
; 0.642  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.227      ; 0.617      ;
; 0.644  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.227      ; 0.615      ;
; 0.648  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CSK                                                                                                          ; FINISH      ; 1.000        ; 0.227      ; 0.611      ;
; 0.848  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 2.628      ; 2.312      ;
; 0.854  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 2.628      ; 2.306      ;
; 0.924  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 2.628      ; 2.236      ;
; 0.930  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 2.628      ; 2.230      ;
; 0.932  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 2.628      ; 2.228      ;
; 0.933  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 1.224      ; 1.323      ;
; 0.933  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 2.628      ; 2.227      ;
; 0.936  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 2.628      ; 2.224      ;
; 0.939  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; 0.500        ; 2.628      ; 2.221      ;
; 1.063  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 1.225      ; 1.194      ;
; 1.193  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 1.224      ; 1.063      ;
; 1.199  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 1.225      ; 1.058      ;
; 1.236  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 1.225      ; 1.021      ;
; 1.269  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 1.225      ; 0.988      ;
; 1.275  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 1.224      ; 0.981      ;
; 1.278  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 1.224      ; 0.978      ;
; 1.278  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 1.000        ; 1.224      ; 0.978      ;
; 1.348  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 2.628      ; 2.312      ;
; 1.354  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 2.628      ; 2.306      ;
; 1.424  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 2.628      ; 2.236      ;
; 1.430  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 2.628      ; 2.230      ;
; 1.432  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 2.628      ; 2.228      ;
; 1.433  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 2.628      ; 2.227      ;
; 1.436  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 2.628      ; 2.224      ;
; 1.439  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; 1.000        ; 2.628      ; 2.221      ;
; 1.612  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 0.500        ; 1.598      ; 0.659      ;
; 1.752  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 0.500        ; 1.598      ; 0.519      ;
; 1.763  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; FINISH      ; 0.500        ; 1.598      ; 0.508      ;
; 2.112  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 1.000        ; 1.598      ; 0.659      ;
; 2.252  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 1.000        ; 1.598      ; 0.519      ;
; 2.263  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; FINISH      ; 1.000        ; 1.598      ; 0.508      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.585 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                                                                                                                            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.659      ; 0.367      ;
; -1.436 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.665      ; 0.522      ;
; -1.430 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[0]                                                                                                                                            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.659      ; 0.522      ;
; -1.085 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                                                                                                                            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; -0.500       ; 1.659      ; 0.367      ;
; -0.960 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 3.029      ; 2.221      ;
; -0.957 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 3.029      ; 2.224      ;
; -0.954 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 3.029      ; 2.227      ;
; -0.953 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 3.029      ; 2.228      ;
; -0.951 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 3.029      ; 2.230      ;
; -0.945 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 3.029      ; 2.236      ;
; -0.936 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.665      ; 0.522      ;
; -0.930 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]                                       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[0]                                                                                                                                            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; -0.500       ; 1.659      ; 0.522      ;
; -0.875 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 3.029      ; 2.306      ;
; -0.869 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 3.029      ; 2.312      ;
; -0.799 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.625      ; 0.978      ;
; -0.799 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.625      ; 0.978      ;
; -0.796 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.625      ; 0.981      ;
; -0.790 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.626      ; 0.988      ;
; -0.757 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.626      ; 1.021      ;
; -0.741 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[8]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.665      ; 1.217      ;
; -0.741 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[9]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.665      ; 1.217      ;
; -0.741 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[10]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.665      ; 1.217      ;
; -0.741 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[11]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.665      ; 1.217      ;
; -0.741 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[12]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.665      ; 1.217      ;
; -0.741 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[13]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.665      ; 1.217      ;
; -0.741 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[14]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.665      ; 1.217      ;
; -0.720 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.626      ; 1.058      ;
; -0.714 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.625      ; 1.063      ;
; -0.584 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.626      ; 1.194      ;
; -0.534 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[0]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.667      ; 1.426      ;
; -0.534 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[1]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.667      ; 1.426      ;
; -0.534 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[2]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.667      ; 1.426      ;
; -0.534 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[3]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.667      ; 1.426      ;
; -0.534 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[4]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.667      ; 1.426      ;
; -0.534 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[5]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.667      ; 1.426      ;
; -0.534 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[6]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.667      ; 1.426      ;
; -0.534 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[7]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; 0.000        ; 1.667      ; 1.426      ;
; -0.460 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 3.029      ; 2.221      ;
; -0.457 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 3.029      ; 2.224      ;
; -0.454 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK         ; 0.000        ; 1.625      ; 1.323      ;
; -0.454 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 3.029      ; 2.227      ;
; -0.453 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 3.029      ; 2.228      ;
; -0.451 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 3.029      ; 2.230      ;
; -0.445 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 3.029      ; 2.236      ;
; -0.375 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 3.029      ; 2.306      ;
; -0.369 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; -0.500       ; 3.029      ; 2.312      ;
; -0.241 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[8]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.665      ; 1.217      ;
; -0.241 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[9]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.665      ; 1.217      ;
; -0.241 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[10]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.665      ; 1.217      ;
; -0.241 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[11]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.665      ; 1.217      ;
; -0.241 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[12]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.665      ; 1.217      ;
; -0.241 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[13]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.665      ; 1.217      ;
; -0.241 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[14]                                                                                                                                                     ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.665      ; 1.217      ;
; -0.169 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 0.628      ; 0.611      ;
; -0.165 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 0.628      ; 0.615      ;
; -0.163 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 0.628      ; 0.617      ;
; -0.163 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 0.628      ; 0.617      ;
; -0.162 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 0.628      ; 0.618      ;
; -0.085 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 0.628      ; 0.695      ;
; -0.079 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                        ; CSK                                                                                                          ; CLK         ; 0.000        ; 0.628      ; 0.701      ;
; -0.034 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[0]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.667      ; 1.426      ;
; -0.034 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[1]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.667      ; 1.426      ;
; -0.034 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[2]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.667      ; 1.426      ;
; -0.034 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[3]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.667      ; 1.426      ;
; -0.034 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[4]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.667      ; 1.426      ;
; -0.034 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[5]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.667      ; 1.426      ;
; -0.034 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[6]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.667      ; 1.426      ;
; -0.034 ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]                                                ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[7]                                                                                                                                                      ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK         ; -0.500       ; 1.667      ; 1.426      ;
; 0.032  ; lpm_latch:inst6671|latches[13]                                                                                                                     ; altfp_mult_ADJUSTING_DATA:inst54|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe305                                                                 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.358      ; 0.042      ;
; 0.038  ; lpm_latch:inst6671|latches[0]                                                                                                                      ; altfp_mult_ADJUSTING_DATA:inst54|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe160                                                                 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.352      ; 0.042      ;
; 0.058  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.401      ; 0.611      ;
; 0.062  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.401      ; 0.615      ;
; 0.064  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.401      ; 0.617      ;
; 0.064  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.401      ; 0.617      ;
; 0.065  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.401      ; 0.618      ;
; 0.076  ; lpm_latch:inst12|latches[6]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[8]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.314      ; 0.042      ;
; 0.077  ; lpm_latch:inst13|latches[7]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[9]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.313      ; 0.042      ;
; 0.078  ; lpm_latch:inst12|latches[5]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[7]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.312      ; 0.042      ;
; 0.078  ; lpm_latch:inst13|latches[6]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[8]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.312      ; 0.042      ;
; 0.089  ; lpm_latch:inst12|latches[3]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[5]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.301      ; 0.042      ;
; 0.090  ; lpm_latch:inst12|latches[1]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[3]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.300      ; 0.042      ;
; 0.090  ; lpm_latch:inst13|latches[1]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[3]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.300      ; 0.042      ;
; 0.093  ; lpm_latch:inst12|latches[2]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[4]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.297      ; 0.042      ;
; 0.093  ; lpm_latch:inst13|latches[3]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[5]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.297      ; 0.042      ;
; 0.094  ; lpm_latch:inst13|latches[0]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[2]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.296      ; 0.042      ;
; 0.095  ; lpm_latch:inst12|latches[0]                                                                                                                        ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[2]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.295      ; 0.042      ;
; 0.095  ; lpm_latch:inst13|latches[2]                                                                                                                        ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|mag_int_a_reg[4]                                                                                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.295      ; 0.042      ;
; 0.109  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                        ; CLK                                                                                                          ; CLK         ; 0.000        ; 1.371      ; 1.632      ;
; 0.113  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                        ; CLK                                                                                                          ; CLK         ; 0.000        ; 1.371      ; 1.636      ;
; 0.118  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                        ; CLK                                                                                                          ; CLK         ; 0.000        ; 1.371      ; 1.641      ;
; 0.120  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                        ; CLK                                                                                                          ; CLK         ; 0.000        ; 1.371      ; 1.643      ;
; 0.122  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                        ; CLK                                                                                                          ; CLK         ; 0.000        ; 1.371      ; 1.645      ;
; 0.142  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.401      ; 0.695      ;
; 0.148  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                        ; FINISH                                                                                                       ; CLK         ; 0.000        ; 0.401      ; 0.701      ;
; 0.157  ; lpm_latch:inst59|latches[31]                                                                                                                       ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_c3m:auto_generated|altsyncram_r681:altsyncram2|ram_block3a0~porta_datain_reg0 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.474      ; 0.269      ;
; 0.162  ; lpm_latch:inst59|latches[1]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe173                                                                 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.407      ; 0.221      ;
; 0.164  ; lpm_latch:inst59|latches[8]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe258                                                                 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.400      ; 0.216      ;
; 0.165  ; lpm_latch:inst59|latches[7]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe247                                                                 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.398      ; 0.215      ;
; 0.173  ; lpm_latch:inst59|latches[11]                                                                                                                       ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe289                                                                 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.394      ; 0.219      ;
; 0.181  ; lpm_latch:inst59|latches[1]                                                                                                                        ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe94                                                                  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK         ; -0.500       ; 0.407      ; 0.240      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                 ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.383 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; FINISH      ; 0.000        ; 1.598      ; 0.508      ;
; -1.372 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 0.000        ; 1.598      ; 0.519      ;
; -1.232 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; 0.000        ; 1.598      ; 0.659      ;
; -0.883 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; FINISH      ; -0.500       ; 1.598      ; 0.508      ;
; -0.872 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; -0.500       ; 1.598      ; 0.519      ;
; -0.732 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH      ; -0.500       ; 1.598      ; 0.659      ;
; -0.559 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 2.628      ; 2.221      ;
; -0.556 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 2.628      ; 2.224      ;
; -0.553 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 2.628      ; 2.227      ;
; -0.552 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 2.628      ; 2.228      ;
; -0.550 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 2.628      ; 2.230      ;
; -0.544 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 2.628      ; 2.236      ;
; -0.474 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 2.628      ; 2.306      ;
; -0.468 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 2.628      ; 2.312      ;
; -0.398 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 1.224      ; 0.978      ;
; -0.398 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 1.224      ; 0.978      ;
; -0.395 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 1.224      ; 0.981      ;
; -0.389 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 1.225      ; 0.988      ;
; -0.356 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 1.225      ; 1.021      ;
; -0.319 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 1.225      ; 1.058      ;
; -0.313 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 1.224      ; 1.063      ;
; -0.183 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 1.225      ; 1.194      ;
; -0.059 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 2.628      ; 2.221      ;
; -0.056 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 2.628      ; 2.224      ;
; -0.053 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH      ; 0.000        ; 1.224      ; 1.323      ;
; -0.053 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 2.628      ; 2.227      ;
; -0.052 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 2.628      ; 2.228      ;
; -0.050 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 2.628      ; 2.230      ;
; -0.044 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 2.628      ; 2.236      ;
; 0.026  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 2.628      ; 2.306      ;
; 0.032  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; -0.500       ; 2.628      ; 2.312      ;
; 0.232  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.227      ; 0.611      ;
; 0.236  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.227      ; 0.615      ;
; 0.238  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.227      ; 0.617      ;
; 0.238  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.227      ; 0.617      ;
; 0.239  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.227      ; 0.618      ;
; 0.316  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.227      ; 0.695      ;
; 0.322  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CSK                                                                                                          ; FINISH      ; 0.000        ; 0.227      ; 0.701      ;
; 0.459  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 0.611      ;
; 0.463  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 0.615      ;
; 0.465  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 0.617      ;
; 0.465  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 0.617      ;
; 0.466  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 0.618      ;
; 0.510  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 0.970      ; 1.632      ;
; 0.514  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 0.970      ; 1.636      ;
; 0.519  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 0.970      ; 1.641      ;
; 0.521  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 0.970      ; 1.643      ;
; 0.523  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 0.970      ; 1.645      ;
; 0.543  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 0.695      ;
; 0.549  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                       ; FINISH      ; 0.000        ; 0.000      ; 0.701      ;
; 0.598  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 0.970      ; 1.720      ;
; 0.604  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 0.970      ; 1.726      ;
; 0.654  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; 0.970      ; 1.776      ;
; 0.860  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.401     ; 0.611      ;
; 0.864  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.401     ; 0.615      ;
; 0.866  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.401     ; 0.617      ;
; 0.866  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.401     ; 0.617      ;
; 0.867  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.401     ; 0.618      ;
; 0.944  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.401     ; 0.695      ;
; 0.950  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                          ; FINISH      ; 0.000        ; -0.401     ; 0.701      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CSK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                     ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.332 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 2.401      ; 2.221      ;
; -0.329 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 2.401      ; 2.224      ;
; -0.326 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 2.401      ; 2.227      ;
; -0.325 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 2.401      ; 2.228      ;
; -0.323 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 2.401      ; 2.230      ;
; -0.317 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 2.401      ; 2.236      ;
; -0.247 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 2.401      ; 2.306      ;
; -0.241 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; 2.401      ; 2.312      ;
; -0.171 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 0.997      ; 0.978      ;
; -0.171 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 0.997      ; 0.978      ;
; -0.168 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 0.997      ; 0.981      ;
; -0.162 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 0.998      ; 0.988      ;
; -0.129 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 0.998      ; 1.021      ;
; -0.092 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 0.998      ; 1.058      ;
; -0.086 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 0.997      ; 1.063      ;
; 0.044  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 0.998      ; 1.194      ;
; 0.168  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 2.401      ; 2.221      ;
; 0.171  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 2.401      ; 2.224      ;
; 0.174  ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK         ; 0.000        ; 0.997      ; 1.323      ;
; 0.174  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 2.401      ; 2.227      ;
; 0.175  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 2.401      ; 2.228      ;
; 0.177  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 2.401      ; 2.230      ;
; 0.183  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 2.401      ; 2.236      ;
; 0.253  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 2.401      ; 2.306      ;
; 0.259  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; -0.500       ; 2.401      ; 2.312      ;
; 0.404  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.556      ;
; 0.411  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.563      ;
; 0.420  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.572      ;
; 0.420  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.572      ;
; 0.459  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.611      ;
; 0.463  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.615      ;
; 0.465  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.617      ;
; 0.465  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.617      ;
; 0.466  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.618      ;
; 0.510  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.662      ;
; 0.531  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.114      ; 0.797      ;
; 0.541  ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                        ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.693      ;
; 0.543  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.695      ;
; 0.549  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CSK                                                                                                          ; CSK         ; 0.000        ; 0.000      ; 0.701      ;
; 0.686  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.227     ; 0.611      ;
; 0.690  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.227     ; 0.615      ;
; 0.692  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.227     ; 0.617      ;
; 0.692  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.227     ; 0.617      ;
; 0.693  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.227     ; 0.618      ;
; 0.737  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 0.743      ; 1.632      ;
; 0.741  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 0.743      ; 1.636      ;
; 0.746  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 0.743      ; 1.641      ;
; 0.748  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 0.743      ; 1.643      ;
; 0.750  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 0.743      ; 1.645      ;
; 0.770  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.227     ; 0.695      ;
; 0.776  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; FINISH                                                                                                       ; CSK         ; 0.000        ; -0.227     ; 0.701      ;
; 0.825  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 0.743      ; 1.720      ;
; 0.831  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 0.743      ; 1.726      ;
; 0.881  ; altfp_compare_PWM_EN:inst45|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component|out_agb_w_dffe3                ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; CLK                                                                                                          ; CSK         ; 0.000        ; 0.743      ; 1.776      ;
; 1.087  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -0.628     ; 0.611      ;
; 1.091  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -0.628     ; 0.615      ;
; 1.093  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -0.628     ; 0.617      ;
; 1.093  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -0.628     ; 0.617      ;
; 1.094  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -0.628     ; 0.618      ;
; 1.171  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -0.628     ; 0.695      ;
; 1.177  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; CLK                                                                                                          ; CSK         ; 0.000        ; -0.628     ; 0.701      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                        ; Launch Clock                                                                                            ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.046 ; lpm_latch:inst17|latches[4]                                                                                                                      ; lpm_latch:inst13|latches[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.128      ; 0.174      ;
; 0.082 ; lpm_latch:inst17|latches[2]                                                                                                                      ; lpm_latch:inst13|latches[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.089      ; 0.171      ;
; 0.087 ; lpm_latch:inst17|latches[0]                                                                                                                      ; lpm_latch:inst13|latches[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.089      ; 0.176      ;
; 0.091 ; lpm_latch:inst17|latches[3]                                                                                                                      ; lpm_latch:inst13|latches[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.086      ; 0.177      ;
; 0.095 ; lpm_latch:inst17|latches[1]                                                                                                                      ; lpm_latch:inst13|latches[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.082      ; 0.177      ;
; 0.103 ; lpm_latch:inst17|latches[5]                                                                                                                      ; lpm_latch:inst13|latches[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.072      ; 0.175      ;
; 0.142 ; lpm_latch:inst17|latches[6]                                                                                                                      ; lpm_latch:inst13|latches[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; 0.033      ; 0.175      ;
; 0.217 ; lpm_latch:inst17|latches[7]                                                                                                                      ; lpm_latch:inst13|latches[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.000        ; -0.043     ; 0.174      ;
; 0.582 ; lpm_latch:inst16|latches[0]                                                                                                                      ; lpm_latch:inst12|latches[0]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.087      ; 0.169      ;
; 0.588 ; lpm_latch:inst16|latches[4]                                                                                                                      ; lpm_latch:inst12|latches[4]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.088      ; 0.176      ;
; 0.590 ; lpm_latch:inst16|latches[2]                                                                                                                      ; lpm_latch:inst12|latches[2]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.087      ; 0.177      ;
; 0.592 ; lpm_latch:inst16|latches[1]                                                                                                                      ; lpm_latch:inst12|latches[1]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.082      ; 0.174      ;
; 0.597 ; lpm_latch:inst16|latches[3]                                                                                                                      ; lpm_latch:inst12|latches[3]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.081      ; 0.178      ;
; 0.626 ; lpm_latch:inst16|latches[7]                                                                                                                      ; lpm_latch:inst12|latches[7]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.040      ; 0.166      ;
; 0.642 ; lpm_latch:inst16|latches[6]                                                                                                                      ; lpm_latch:inst12|latches[6]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; 0.032      ; 0.174      ;
; 0.711 ; lpm_latch:inst16|latches[5]                                                                                                                      ; lpm_latch:inst12|latches[5]    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.034     ; 0.177      ;
; 1.124 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]                                  ; lpm_latch:inst6671|latches[3]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.276     ; 0.348      ;
; 1.125 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]                                  ; lpm_latch:inst6671|latches[7]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.275     ; 0.350      ;
; 1.128 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]                                  ; lpm_latch:inst6671|latches[1]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.274     ; 0.354      ;
; 1.128 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15]                                 ; lpm_latch:inst6671|latches[15] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.274     ; 0.354      ;
; 1.129 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]                                  ; lpm_latch:inst6671|latches[28] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.274     ; 0.355      ;
; 1.130 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[2]                                  ; lpm_latch:inst6671|latches[2]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.280     ; 0.350      ;
; 1.131 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]                                  ; lpm_latch:inst6671|latches[4]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.277     ; 0.354      ;
; 1.132 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14]                                 ; lpm_latch:inst6671|latches[14] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.279     ; 0.353      ;
; 1.133 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10]                                 ; lpm_latch:inst6671|latches[10] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.280     ; 0.353      ;
; 1.137 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12]                                 ; lpm_latch:inst6671|latches[12] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.286     ; 0.351      ;
; 1.141 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21]                                 ; lpm_latch:inst6671|latches[21] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.284     ; 0.357      ;
; 1.143 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22]                                 ; lpm_latch:inst6671|latches[22] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.285     ; 0.358      ;
; 1.143 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19]                                 ; lpm_latch:inst6671|latches[19] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.287     ; 0.356      ;
; 1.149 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]                                  ; lpm_latch:inst6671|latches[25] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.299     ; 0.350      ;
; 1.151 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]                                  ; lpm_latch:inst6671|latches[27] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.293     ; 0.358      ;
; 1.177 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]                                  ; lpm_latch:inst6671|latches[29] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.326     ; 0.351      ;
; 1.177 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[7]                                  ; lpm_latch:inst6671|latches[30] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.325     ; 0.352      ;
; 1.179 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]                                  ; lpm_latch:inst6671|latches[24] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.325     ; 0.354      ;
; 1.179 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]                                  ; lpm_latch:inst6671|latches[26] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.325     ; 0.354      ;
; 1.197 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[5]                                  ; lpm_latch:inst6671|latches[5]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.345     ; 0.352      ;
; 1.197 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11]                                 ; lpm_latch:inst6671|latches[11] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.349     ; 0.348      ;
; 1.198 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]                                  ; lpm_latch:inst6671|latches[6]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.346     ; 0.352      ;
; 1.198 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]                                  ; lpm_latch:inst59|latches[24]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.373     ; 0.325      ;
; 1.198 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]                                  ; lpm_latch:inst59|latches[27]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.373     ; 0.325      ;
; 1.198 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]                                  ; lpm_latch:inst59|latches[28]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.373     ; 0.325      ;
; 1.199 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]                                  ; lpm_latch:inst59|latches[29]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.374     ; 0.325      ;
; 1.200 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]                                  ; lpm_latch:inst59|latches[3]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.375     ; 0.325      ;
; 1.200 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[0]                                  ; lpm_latch:inst59|latches[23]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.375     ; 0.325      ;
; 1.201 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[13] ; lpm_latch:inst6669|latches[13] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.376     ; 0.325      ;
; 1.201 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[16] ; lpm_latch:inst6669|latches[16] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.376     ; 0.325      ;
; 1.201 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]                                  ; lpm_latch:inst59|latches[25]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.376     ; 0.325      ;
; 1.201 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]                                  ; lpm_latch:inst59|latches[26]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.376     ; 0.325      ;
; 1.202 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[12] ; lpm_latch:inst6669|latches[12] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.377     ; 0.325      ;
; 1.202 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sign_out_dffe5                                    ; lpm_latch:inst6671|latches[31] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.354     ; 0.348      ;
; 1.203 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[11] ; lpm_latch:inst6669|latches[11] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.378     ; 0.325      ;
; 1.203 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[14] ; lpm_latch:inst6669|latches[14] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.378     ; 0.325      ;
; 1.203 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[15] ; lpm_latch:inst6669|latches[15] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.378     ; 0.325      ;
; 1.203 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[17] ; lpm_latch:inst6669|latches[17] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.378     ; 0.325      ;
; 1.203 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[18] ; lpm_latch:inst6669|latches[18] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.378     ; 0.325      ;
; 1.204 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]  ; lpm_latch:inst6669|latches[27] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.379     ; 0.325      ;
; 1.204 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[5]  ; lpm_latch:inst6669|latches[28] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.379     ; 0.325      ;
; 1.205 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[7]  ; lpm_latch:inst6669|latches[7]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.380     ; 0.325      ;
; 1.205 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[10] ; lpm_latch:inst6669|latches[10] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.380     ; 0.325      ;
; 1.205 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]  ; lpm_latch:inst6669|latches[24] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.380     ; 0.325      ;
; 1.205 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]  ; lpm_latch:inst6669|latches[25] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.380     ; 0.325      ;
; 1.206 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[22] ; lpm_latch:inst6669|latches[22] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.206 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16]                                 ; lpm_latch:inst6671|latches[16] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.206 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17]                                 ; lpm_latch:inst6671|latches[17] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.206 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[0]  ; lpm_latch:inst6669|latches[0]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.206 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[2]  ; lpm_latch:inst6669|latches[2]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.206 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[6]  ; lpm_latch:inst6669|latches[6]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.206 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[8]  ; lpm_latch:inst6669|latches[8]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.206 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]  ; lpm_latch:inst6669|latches[26] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.206 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]                                  ; lpm_latch:inst59|latches[6]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.206 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14]                                 ; lpm_latch:inst59|latches[14]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.206 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]  ; lpm_latch:inst6669|latches[23] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.207 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[21] ; lpm_latch:inst6669|latches[21] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[19] ; lpm_latch:inst6669|latches[19] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18]                                 ; lpm_latch:inst6671|latches[18] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[1]  ; lpm_latch:inst6669|latches[1]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[9]  ; lpm_latch:inst6669|latches[9]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]                                  ; lpm_latch:inst59|latches[4]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[6]  ; lpm_latch:inst6669|latches[29] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15]                                 ; lpm_latch:inst59|latches[15]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17]                                 ; lpm_latch:inst59|latches[17]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18]                                 ; lpm_latch:inst59|latches[18]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[0]                                  ; lpm_latch:inst6671|latches[0]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.352     ; 0.355      ;
; 1.208 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[20] ; lpm_latch:inst6669|latches[20] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.383     ; 0.325      ;
; 1.208 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[5]  ; lpm_latch:inst6669|latches[5]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.383     ; 0.325      ;
; 1.208 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[4]  ; lpm_latch:inst6669|latches[4]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.383     ; 0.325      ;
; 1.208 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13]                                 ; lpm_latch:inst6671|latches[13] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.358     ; 0.350      ;
; 1.208 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16]                                 ; lpm_latch:inst59|latches[16]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.383     ; 0.325      ;
; 1.209 ; altfp_mult_ADJUSTING_DATA:inst8888|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[3]  ; lpm_latch:inst6669|latches[3]  ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.384     ; 0.325      ;
; 1.214 ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20]                                 ; lpm_latch:inst6671|latches[20] ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.365     ; 0.349      ;
; 1.218 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12]                                 ; lpm_latch:inst59|latches[12]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.393     ; 0.325      ;
; 1.219 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11]                                 ; lpm_latch:inst59|latches[11]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.394     ; 0.325      ;
; 1.220 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13]                                 ; lpm_latch:inst59|latches[13]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.395     ; 0.325      ;
; 1.223 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]                                  ; lpm_latch:inst59|latches[7]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.398     ; 0.325      ;
; 1.223 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]                                  ; lpm_latch:inst59|latches[9]    ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.398     ; 0.325      ;
; 1.223 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10]                                 ; lpm_latch:inst59|latches[10]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.398     ; 0.325      ;
; 1.225 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22]                                 ; lpm_latch:inst59|latches[22]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.400     ; 0.325      ;
; 1.225 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21]                                 ; lpm_latch:inst59|latches[21]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.400     ; 0.325      ;
; 1.225 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20]                                 ; lpm_latch:inst59|latches[20]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.400     ; 0.325      ;
; 1.225 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19]                                 ; lpm_latch:inst59|latches[19]   ; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.400     ; 0.325      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                            ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or2_reg1                                                                                                        ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg2                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.387      ;
; 0.238 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg2                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[30]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[30]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg2                                                                                                        ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg3                                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg3                                                                                                        ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg4                                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or1_reg1                                                                                                        ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg2                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.244 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or1_reg1                                                                                                        ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg2                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[0]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.250 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|added_power2_reg[4]                                                                                                 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|max_shift_reg                                                                                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.271 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|dffe3a[1]                                                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.423      ;
; 0.275 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|dffe3a[0]                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.066      ; 0.479      ;
; 0.281 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.062      ; 0.481      ;
; 0.287 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|added_power2_reg[3]                                                                                                 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|max_shift_reg                                                                                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.439      ;
; 0.289 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.062      ; 0.489      ;
; 0.291 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[8]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.443      ;
; 0.306 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg2                                                                                                        ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg3                                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.459      ;
; 0.316 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[18]                                                                                                       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[18]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.001     ; 0.467      ;
; 0.318 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[7]                                        ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[15]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.007      ; 0.477      ;
; 0.320 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|added_power2_reg[4]                                                                                                 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|max_shift_reg                                                                                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[18]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[18]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.474      ;
; 0.322 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg2                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.327 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[18]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[26]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.480      ;
; 0.328 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[27]                                                                                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[4]                                                                                                                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.001     ; 0.479      ;
; 0.332 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[19]                                                                                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[19]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[16]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[24]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.488      ;
; 0.338 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[16]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[16]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.491      ;
; 0.340 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[10]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[18]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.493      ;
; 0.342 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[19]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[19]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.495      ;
; 0.343 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[0]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.495      ;
; 0.343 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[4]                                        ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[12]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.002      ; 0.497      ;
; 0.343 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[4]                                        ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.002      ; 0.497      ;
; 0.343 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[26]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.495      ;
; 0.346 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[25]                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[2]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.013     ; 0.485      ;
; 0.356 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[25]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[2]                                                                                                                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.508      ;
; 0.361 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[0]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[2]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[26]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[2]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[0]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg3                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|lowest_int_sel_reg                                                                                                                    ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[2]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[29]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.520      ;
; 0.374 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d                                          ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[5]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[31]                                                                                                       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.061      ; 0.575      ;
; 0.377 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[3]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|added_power2_reg[3]                                                                                                                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[31]                                                                                                       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.379 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d                                          ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[6]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[26]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[3]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d                                          ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[3]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[21]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or2_reg1                                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.534      ;
; 0.385 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d                                          ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.537      ;
; 0.390 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.542      ;
; 0.391 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.543      ;
; 0.391 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.544      ;
; 0.393 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[26]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.546      ;
; 0.396 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|sign_input_reg4                                                                                                     ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[8]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.548      ;
; 0.401 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[28]                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_rounded_reg[5]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.013     ; 0.540      ;
; 0.402 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[4]                                        ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.554      ;
; 0.403 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg2                                                                                                         ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg3                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.555      ;
; 0.405 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[2]                                                                                                        ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.557      ;
; 0.405 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg3                                                                                                        ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_and_reg4                                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.558      ;
; 0.408 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[17]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[17]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.560      ;
; 0.409 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.562      ;
; 0.410 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.562      ;
; 0.412 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.564      ;
; 0.413 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]         ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|dffe3a[0]                                                   ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[2]                                                                                                        ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[18]                                                                                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[18]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.566      ;
; 0.414 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.566      ;
; 0.415 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[17]                                                                                                       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[17]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.567      ;
; 0.415 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg2                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|man_or_reg3                                                                                                                           ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.002      ; 0.569      ;
; 0.416 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|power2_value_reg[0]                                                                                                 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[30]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.007     ; 0.561      ;
; 0.417 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.569      ;
; 0.417 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[15]                                                                                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[15]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.570      ;
; 0.418 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.570      ;
; 0.419 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exp_or_reg4                                                                                                         ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.571      ;
; 0.419 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[27]                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[27]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.572      ;
; 0.422 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[22]                                                                                                       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[22]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.574      ;
; 0.422 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[21]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[21]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.574      ;
; 0.422 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.574      ;
; 0.423 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|dataa_reg[11]                                                                                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|mantissa_input_reg[11]                                                                                                                ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.003      ; 0.578      ;
; 0.423 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[20]                                       ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[28]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.576      ;
; 0.424 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[25]                                       ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[25]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.001      ; 0.577      ;
; 0.424 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.576      ;
; 0.425 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13 ; altfp_convert_FP_TO_INT:inst62|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                                               ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; -0.054     ; 0.523      ;
; 0.425 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.577      ;
; 0.425 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.577      ;
; 0.426 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.578      ;
; 0.426 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.578      ;
; 0.426 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.578      ;
; 0.427 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[22]                                       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[22]                                                         ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.005      ; 0.584      ;
; 0.427 ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|exceed_upper_limit_reg4                                                                                             ; altfp_convert_FP_TO_INT:inst51|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4]                                                                                                                 ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 0.000        ; 0.000      ; 0.579      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.243 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.395      ;
; 0.355 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.524      ;
; 0.493 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.645      ;
; 0.497 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.651      ;
; 0.511 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.664      ;
; 0.528 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.680      ;
; 0.528 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.680      ;
; 0.532 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.684      ;
; 0.532 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.686      ;
; 0.546 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; -0.010     ; 0.698      ;
; 0.563 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.715      ;
; 0.563 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.715      ;
; 0.567 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.719      ;
; 0.567 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.719      ;
; 0.568 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.721      ;
; 0.569 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.721      ;
; 0.581 ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; 0.000        ; 0.000      ; 0.733      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                     ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.030 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst16|latches[5] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.670     ; 0.360      ;
; 1.093 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst16|latches[6] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.738     ; 0.355      ;
; 1.138 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst16|latches[3] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.656     ; 0.482      ;
; 1.141 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst16|latches[2] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.658     ; 0.483      ;
; 1.149 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst16|latches[0] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.656     ; 0.493      ;
; 1.154 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst16|latches[1] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.656     ; 0.498      ;
; 1.206 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst16|latches[7] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.770     ; 0.436      ;
; 1.280 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst16|latches[4] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; 0.000        ; -0.793     ; 0.487      ;
; 1.481 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_latch:inst17|latches[1] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.656     ; 0.325      ;
; 1.482 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_latch:inst17|latches[3] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.657     ; 0.325      ;
; 1.483 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_latch:inst17|latches[2] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.658     ; 0.325      ;
; 1.484 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_latch:inst17|latches[0] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.659     ; 0.325      ;
; 1.520 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_latch:inst17|latches[7] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.662     ; 0.358      ;
; 1.592 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_latch:inst17|latches[6] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.737     ; 0.355      ;
; 1.600 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_latch:inst17|latches[5] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.737     ; 0.363      ;
; 1.617 ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_latch:inst17|latches[4] ; CSK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; -0.500       ; -0.792     ; 0.325      ;
+-------+-----------------------------------------------------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FINISH'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.644 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 1.598      ; 1.627      ;
; 0.644 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 1.598      ; 1.627      ;
; 1.144 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 1.598      ; 1.627      ;
; 1.144 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 1.598      ; 1.627      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.264 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 1.598      ; 1.627      ;
; -0.264 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 1.598      ; 1.627      ;
; 0.236  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 1.598      ; 1.627      ;
; 0.236  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 1.598      ; 1.627      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_address_reg1                            ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_address_reg1                            ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg1                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg1                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg2                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg2                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg3                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg3                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg4                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg4                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg5                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_datain_reg5                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~portb_address_reg1                            ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a0~portb_address_reg1                            ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a1                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a1                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a1~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a1~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a2                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a2                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a2~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a2~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a3                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a3                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a3~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a3~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a4                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a4                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a4~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a4~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a5                                               ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a5                                               ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a5~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_g681:altsyncram2|ram_block3a5~porta_memory_reg0                             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_convert_INT_TO_FP:inst3|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_m0m:auto_generated|altsyncram_da81:altsyncram2|ram_block3a12                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; Rise       ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_s3m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CSK'                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CSK   ; Rise       ; CSK                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI_RECEIVE:inst55|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK|combout                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK|combout                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst48|combout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst48|combout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst48|datac                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst48|datac                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst48~clkctrl|inclk[0]                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst48~clkctrl|inclk[0]                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst48~clkctrl|outclk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst48~clkctrl|outclk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst55|LPM_SHIFTREG_component|dffs[7]|clk                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FINISH'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FINISH ; Rise       ; FINISH                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48|datad                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48|datad                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; lpm_counter_CONTADOR_GLOBAL_MS:inst5|lpm_counter:LPM_COUNTER_component|cntr_b4i:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|regout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|regout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[15]~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[15]~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[15]~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[15]~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[21]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[21]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[22]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[22]|clk                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[2]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[2]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[3]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[3]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[4]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[4]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[5]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[5]|datab                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[7]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst16|latches[7]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[0]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[1]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[2]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[2]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[3]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[3]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[4]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[4]|datad                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[5]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[6]|datac                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[7]|dataa                                                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst17|latches[7]|dataa                                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[0]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Rise       ; lpm_latch:inst16|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[0]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[1]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[2]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[3]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[4]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[5]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[6]                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[7]                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; Fall       ; lpm_latch:inst17|latches[7]                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[2]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[2]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[4]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[4]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[5]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[5]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[7]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst12|latches[7]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[2]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[2]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[4]|datab    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[4]|datab    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[5]|datab    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[5]|datab    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[7]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst13|latches[7]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[0]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[0]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[10]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[10]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[11]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[11]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[12]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[12]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[13]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[13]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[14]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[14]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[15]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[15]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[16]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[16]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[17]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[17]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[18]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[18]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[19]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[19]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[1]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[1]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[20]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[20]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[21]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[21]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[22]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[22]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[23]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[23]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[24]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[24]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[25]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[25]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[26]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[26]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[27]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[27]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[28]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[28]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[29]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[29]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[2]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[2]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[30]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[30]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[31]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[31]|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[3]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[3]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[4]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[4]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[5]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[5]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[6]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[6]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[7]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[7]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[8]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[8]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[9]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst59|latches[9]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst6669|latches[0]|datad  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst6669|latches[0]|datad  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst6669|latches[10]|datad ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst6669|latches[10]|datad ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+----------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; -0.749 ; -0.749 ; Rise       ; CLK             ;
; HALT      ; CLK        ; 2.881  ; 2.881  ; Rise       ; CLK             ;
; DATA_MOSI ; CSK        ; 2.324  ; 2.324  ; Rise       ; CSK             ;
; FINISH    ; CSK        ; -0.121 ; -0.121 ; Rise       ; CSK             ;
; FINISH    ; FINISH     ; -0.348 ; -0.348 ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; 0.960  ; 0.960  ; Rise       ; CLK             ;
; HALT      ; CLK        ; -2.753 ; -2.753 ; Rise       ; CLK             ;
; DATA_MOSI ; CSK        ; -2.204 ; -2.204 ; Rise       ; CSK             ;
; FINISH    ; CSK        ; 0.332  ; 0.332  ; Rise       ; CSK             ;
; FINISH    ; FINISH     ; 0.559  ; 0.559  ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; DATA_MISO ; CLK                                                                                                          ; 5.147 ; 5.147 ; Rise       ; CLK                                                                                                          ;
; PWM_U     ; CLK                                                                                                          ; 5.424 ; 5.424 ; Rise       ; CLK                                                                                                          ;
; PWM_X     ; CLK                                                                                                          ; 5.263 ; 5.263 ; Rise       ; CLK                                                                                                          ;
; PWM_Z     ; CLK                                                                                                          ; 5.260 ; 5.260 ; Rise       ; CLK                                                                                                          ;
; DATA_MISO ; CSK                                                                                                          ; 4.519 ; 4.519 ; Rise       ; CSK                                                                                                          ;
; DATA_MISO ; FINISH                                                                                                       ; 4.746 ; 4.746 ; Rise       ; FINISH                                                                                                       ;
; PWM_U     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 5.256 ; 5.256 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_X     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 5.125 ; 5.125 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_Z     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 5.220 ; 5.220 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; DATA_MISO ; CLK                                                                                                          ; 5.147 ; 5.147 ; Rise       ; CLK                                                                                                          ;
; PWM_U     ; CLK                                                                                                          ; 4.915 ; 4.915 ; Rise       ; CLK                                                                                                          ;
; PWM_X     ; CLK                                                                                                          ; 4.828 ; 4.828 ; Rise       ; CLK                                                                                                          ;
; PWM_Z     ; CLK                                                                                                          ; 4.616 ; 4.616 ; Rise       ; CLK                                                                                                          ;
; DATA_MISO ; CSK                                                                                                          ; 4.519 ; 4.519 ; Rise       ; CSK                                                                                                          ;
; DATA_MISO ; FINISH                                                                                                       ; 4.746 ; 4.746 ; Rise       ; FINISH                                                                                                       ;
; PWM_U     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 4.835 ; 4.835 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_X     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 4.523 ; 4.523 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_Z     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 4.429 ; 4.429 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; HALT       ; PWM_U       ;    ; 6.453 ; 6.453 ;    ;
; HALT       ; PWM_Z       ;    ; 6.738 ; 6.738 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; HALT       ; PWM_U       ;    ; 6.453 ; 6.453 ;    ;
; HALT       ; PWM_Z       ;    ; 6.738 ; 6.738 ;    ;
+------------+-------------+----+-------+-------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                                                                         ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                              ; -10.006    ; -2.541  ; 0.644    ; -0.863  ; -1.627              ;
;  CLK                                                                                                          ; -10.006    ; -2.541  ; N/A      ; N/A     ; -1.627              ;
;  CSK                                                                                                          ; -1.553     ; -0.332  ; N/A      ; N/A     ; -1.222              ;
;  FINISH                                                                                                       ; -1.088     ; -2.463  ; 0.644    ; -0.863  ; -1.222              ;
;  lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; -2.910     ; 0.215   ; N/A      ; N/A     ; -1.627              ;
;  lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; -2.683     ; 1.030   ; N/A      ; N/A     ; 0.500               ;
;  lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; -2.065     ; 0.046   ; N/A      ; N/A     ; 0.500               ;
;  lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; -2.799     ; 0.243   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                                               ; -17123.078 ; -33.951 ; 0.0      ; -1.726  ; -11799.594          ;
;  CLK                                                                                                          ; -16282.169 ; -23.855 ; N/A      ; N/A     ; -11082.942          ;
;  CSK                                                                                                          ; -12.371    ; -2.440  ; N/A      ; N/A     ; -17.222             ;
;  FINISH                                                                                                       ; -7.209     ; -9.344  ; 0.000    ; -1.726  ; -11.222             ;
;  lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; -580.163   ; 0.000   ; N/A      ; N/A     ; -656.208            ;
;  lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; -38.457    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; -152.845   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; -49.864    ; 0.000   ; N/A      ; N/A     ; -32.000             ;
+---------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; -0.749 ; -0.749 ; Rise       ; CLK             ;
; HALT      ; CLK        ; 5.232  ; 5.232  ; Rise       ; CLK             ;
; DATA_MOSI ; CSK        ; 3.868  ; 3.868  ; Rise       ; CSK             ;
; FINISH    ; CSK        ; 0.399  ; 0.399  ; Rise       ; CSK             ;
; FINISH    ; FINISH     ; -0.066 ; -0.066 ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; 1.270  ; 1.270  ; Rise       ; CLK             ;
; HALT      ; CLK        ; -2.753 ; -2.753 ; Rise       ; CLK             ;
; DATA_MOSI ; CSK        ; -2.204 ; -2.204 ; Rise       ; CSK             ;
; FINISH    ; CSK        ; 0.332  ; 0.332  ; Rise       ; CSK             ;
; FINISH    ; FINISH     ; 0.559  ; 0.559  ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; DATA_MISO ; CLK                                                                                                          ; 9.552  ; 9.552  ; Rise       ; CLK                                                                                                          ;
; PWM_U     ; CLK                                                                                                          ; 10.466 ; 10.466 ; Rise       ; CLK                                                                                                          ;
; PWM_X     ; CLK                                                                                                          ; 10.074 ; 10.074 ; Rise       ; CLK                                                                                                          ;
; PWM_Z     ; CLK                                                                                                          ; 10.147 ; 10.147 ; Rise       ; CLK                                                                                                          ;
; DATA_MISO ; CSK                                                                                                          ; 8.341  ; 8.341  ; Rise       ; CSK                                                                                                          ;
; DATA_MISO ; FINISH                                                                                                       ; 8.806  ; 8.806  ; Rise       ; FINISH                                                                                                       ;
; PWM_U     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 10.313 ; 10.313 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_X     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 9.948  ; 9.948  ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_Z     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 10.252 ; 10.252 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; DATA_MISO ; CLK                                                                                                          ; 5.147 ; 5.147 ; Rise       ; CLK                                                                                                          ;
; PWM_U     ; CLK                                                                                                          ; 4.915 ; 4.915 ; Rise       ; CLK                                                                                                          ;
; PWM_X     ; CLK                                                                                                          ; 4.828 ; 4.828 ; Rise       ; CLK                                                                                                          ;
; PWM_Z     ; CLK                                                                                                          ; 4.616 ; 4.616 ; Rise       ; CLK                                                                                                          ;
; DATA_MISO ; CSK                                                                                                          ; 4.519 ; 4.519 ; Rise       ; CSK                                                                                                          ;
; DATA_MISO ; FINISH                                                                                                       ; 4.746 ; 4.746 ; Rise       ; FINISH                                                                                                       ;
; PWM_U     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 4.835 ; 4.835 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_X     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 4.523 ; 4.523 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
; PWM_Z     ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 4.429 ; 4.429 ; Rise       ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; HALT       ; PWM_U       ;    ; 11.845 ; 11.845 ;    ;
; HALT       ; PWM_Z       ;    ; 12.443 ; 12.443 ;    ;
+------------+-------------+----+--------+--------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; HALT       ; PWM_U       ;    ; 6.453 ; 6.453 ;    ;
; HALT       ; PWM_Z       ;    ; 6.738 ; 6.738 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                          ; CLK                                                                                                          ; 407363   ; 61660    ; 33       ; 101      ;
; CSK                                                                                                          ; CLK                                                                                                          ; 7        ; 0        ; 0        ; 0        ;
; FINISH                                                                                                       ; CLK                                                                                                          ; 15       ; 8        ; 0        ; 0        ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK                                                                                                          ; 11       ; 2        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK                                                                                                          ; 0        ; 381      ; 0        ; 0        ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK                                                                                                          ; 65       ; 33       ; 0        ; 0        ;
; CLK                                                                                                          ; CSK                                                                                                          ; 15       ; 0        ; 0        ; 0        ;
; CSK                                                                                                          ; CSK                                                                                                          ; 14       ; 0        ; 0        ; 0        ;
; FINISH                                                                                                       ; CSK                                                                                                          ; 15       ; 8        ; 0        ; 0        ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK                                                                                                          ; 9        ; 0        ; 0        ; 0        ;
; CLK                                                                                                          ; FINISH                                                                                                       ; 15       ; 0        ; 0        ; 0        ;
; CSK                                                                                                          ; FINISH                                                                                                       ; 7        ; 0        ; 0        ; 0        ;
; FINISH                                                                                                       ; FINISH                                                                                                       ; 15       ; 8        ; 0        ; 0        ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH                                                                                                       ; 9        ; 0        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH                                                                                                       ; 2        ; 2        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; FINISH                                                                                                       ; 1        ; 1        ; 0        ; 0        ;
; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 95       ; 0        ; 0        ; 0        ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 3380     ; 0        ; 0        ; 0        ;
; CSK                                                                                                          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; 8        ; 0        ; 8        ; 0        ;
; CLK                                                                                                          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; 0        ; 0        ; 95       ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; 0        ; 0        ; 8        ; 8        ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; 528      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                          ; CLK                                                                                                          ; 407363   ; 61660    ; 33       ; 101      ;
; CSK                                                                                                          ; CLK                                                                                                          ; 7        ; 0        ; 0        ; 0        ;
; FINISH                                                                                                       ; CLK                                                                                                          ; 15       ; 8        ; 0        ; 0        ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CLK                                                                                                          ; 11       ; 2        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; CLK                                                                                                          ; 0        ; 381      ; 0        ; 0        ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; CLK                                                                                                          ; 65       ; 33       ; 0        ; 0        ;
; CLK                                                                                                          ; CSK                                                                                                          ; 15       ; 0        ; 0        ; 0        ;
; CSK                                                                                                          ; CSK                                                                                                          ; 14       ; 0        ; 0        ; 0        ;
; FINISH                                                                                                       ; CSK                                                                                                          ; 15       ; 8        ; 0        ; 0        ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; CSK                                                                                                          ; 9        ; 0        ; 0        ; 0        ;
; CLK                                                                                                          ; FINISH                                                                                                       ; 15       ; 0        ; 0        ; 0        ;
; CSK                                                                                                          ; FINISH                                                                                                       ; 7        ; 0        ; 0        ; 0        ;
; FINISH                                                                                                       ; FINISH                                                                                                       ; 15       ; 8        ; 0        ; 0        ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; FINISH                                                                                                       ; 9        ; 0        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; FINISH                                                                                                       ; 2        ; 2        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; FINISH                                                                                                       ; 1        ; 1        ; 0        ; 0        ;
; CLK                                                                                                          ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 95       ; 0        ; 0        ; 0        ;
; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] ; 3380     ; 0        ; 0        ; 0        ;
; CSK                                                                                                          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; 8        ; 0        ; 8        ; 0        ;
; CLK                                                                                                          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; 0        ; 0        ; 95       ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]      ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]      ; 0        ; 0        ; 8        ; 8        ;
; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]          ; 528      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                                              ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH   ; 2        ; 2        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                                              ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH   ; 2        ; 2        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Nov 19 17:03:28 2018
Info: Command: quartus_sta Secador -c Secador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 261 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Secador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2]
    Info (332105): create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]
    Info (332105): create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name FINISH FINISH
    Info (332105): create_clock -period 1.000 -name CSK CSK
    Info (332105): create_clock -period 1.000 -name lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst48  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.006    -16282.169 CLK 
    Info (332119):    -2.910      -580.163 lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] 
    Info (332119):    -2.799       -49.864 lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] 
    Info (332119):    -2.683       -38.457 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
    Info (332119):    -2.065      -152.845 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
    Info (332119):    -1.553       -12.371 CSK 
    Info (332119):    -1.088        -7.209 FINISH 
Info (332146): Worst-case hold slack is -2.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.541       -23.855 CLK 
    Info (332119):    -2.463        -9.344 FINISH 
    Info (332119):    -0.166        -0.752 CSK 
    Info (332119):     0.157         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
    Info (332119):     0.391         0.000 lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] 
    Info (332119):     0.531         0.000 lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] 
    Info (332119):     2.074         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
Info (332146): Worst-case recovery slack is 1.133
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.133         0.000 FINISH 
Info (332146): Worst-case removal slack is -0.863
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.863        -1.726 FINISH 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627    -11082.942 CLK 
    Info (332119):    -1.627      -656.208 lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] 
    Info (332119):    -1.222       -17.222 CSK 
    Info (332119):    -1.222       -11.222 FINISH 
    Info (332119):    -0.500       -32.000 lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] 
    Info (332119):     0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
    Info (332119):     0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst48  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.799     -5381.662 CLK 
    Info (332119):    -1.460       -95.740 lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] 
    Info (332119):    -0.999       -11.552 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
    Info (332119):    -0.843        -9.276 lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] 
    Info (332119):    -0.814       -55.833 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
    Info (332119):    -0.297        -1.647 CSK 
    Info (332119):    -0.070        -0.134 FINISH 
Info (332146): Worst-case hold slack is -1.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.585       -21.374 CLK 
    Info (332119):    -1.383        -7.011 FINISH 
    Info (332119):    -0.332        -2.440 CSK 
    Info (332119):     0.046         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
    Info (332119):     0.215         0.000 lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] 
    Info (332119):     0.243         0.000 lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] 
    Info (332119):     1.030         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
Info (332146): Worst-case recovery slack is 0.644
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.644         0.000 FINISH 
Info (332146): Worst-case removal slack is -0.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.264        -0.528 FINISH 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627    -11082.942 CLK 
    Info (332119):    -1.627      -656.208 lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] 
    Info (332119):    -1.222       -17.222 CSK 
    Info (332119):    -1.222       -11.222 FINISH 
    Info (332119):    -0.500       -32.000 lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] 
    Info (332119):     0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] 
    Info (332119):     0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 518 megabytes
    Info: Processing ended: Mon Nov 19 17:03:34 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


