<profile>

<section name = "Vitis HLS Report for 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2'" level="0">
<item name = "Date">Mon Apr 17 11:21:07 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">sort_seperate_bucket</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.594 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 30.000 ns, 30.000 ns, 3, 3, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_140_2">1, 1, 2, 1, 1, 1, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 78, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 45, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bucket2_U">radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2_bucket2_RAM_AUTbkb, 1, 0, 0, 0, 400, 32, 1, 12800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln142_fu_133_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln143_fu_147_p2">+, 0, 0, 40, 33, 1</column>
<column name="icmp_ln140_fu_124_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_m2_phi_fu_100_p4">9, 2, 1, 2</column>
<column name="k_fu_44">9, 2, 33, 66</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln140_reg_179">1, 0, 1, 0</column>
<column name="k_fu_44">33, 0, 33, 0</column>
<column name="m2_reg_96">1, 0, 1, 0</column>
<column name="trunc_ln142_reg_188">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2, return value</column>
<column name="sext_ln140">in, 32, ap_none, sext_ln140, scalar</column>
<column name="add_ln140">in, 32, ap_none, add_ln140, scalar</column>
<column name="phi_mul">in, 9, ap_none, phi_mul, scalar</column>
<column name="sorted_data_address0">out, 6, ap_memory, sorted_data, array</column>
<column name="sorted_data_ce0">out, 1, ap_memory, sorted_data, array</column>
<column name="sorted_data_we0">out, 1, ap_memory, sorted_data, array</column>
<column name="sorted_data_d0">out, 32, ap_memory, sorted_data, array</column>
</table>
</item>
</section>
</profile>
