set a(0-1038) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-17 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1546 {}}} SUCCS {{258 0 0 0-1035 {}} {256 0 0 0-1546 {}}} CYCLES {}}
set a(0-1039) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(3,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-18 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1543 {}}} SUCCS {{130 0 0 0-1035 {}} {256 0 0 0-1543 {}}} CYCLES {}}
set a(0-1040) {AREA_SCORE {} NAME STAGE_LOOP:c:asn(STAGE_LOOP:c(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1035 {}}} SUCCS {{259 0 0 0-1035 {}}} CYCLES {}}
set a(0-1041) {AREA_SCORE {} NAME operator>=<20,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-20 LOC {0 1.0 1 0.60125 1 0.60125 1 0.60125 1 0.60125} PREDS {{774 0 0 0-1517 {}}} SUCCS {{259 0 0 0-1042 {}} {130 0 0 0-1044 {}} {256 0 0 0-1517 {}}} CYCLES {}}
set a(0-1042) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 2 NAME operator>=<20,false>:acc TYPE ACCU DELAY {1.04 ns} PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-21 LOC {1 0.0 1 0.60125 1 0.60125 1 0.8599997500000001 1 0.8599997500000001} PREDS {{259 0 0 0-1041 {}}} SUCCS {{259 0 0 0-1043 {}} {130 0 0 0-1044 {}} {258 0 0 0-1045 {}}} CYCLES {}}
set a(0-1043) {AREA_SCORE {} NAME operator>=<20,false>:slc(operator>=<20,false>:acc.psp)(4) TYPE READSLICE PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-22 LOC {1 0.25875 1 0.86 1 0.86 1 1.0} PREDS {{259 0 0 0-1042 {}}} SUCCS {{259 0 0 0-1044 {}}} CYCLES {}}
set a(0-1044) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-23 LOC {1 0.25875 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1043 {}} {130 0 0 0-1042 {}} {130 0 0 0-1041 {}}} SUCCS {{128 0 0 0-1047 {}} {64 0 0 0-1036 {}}} CYCLES {}}
set a(0-1045) {AREA_SCORE {} NAME operator>=<20,false>:slc(operator>=<20,false>:acc.psp)(3-0) TYPE READSLICE PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-24 LOC {1 0.25875 1 0.86 1 0.86 1 0.86} PREDS {{258 0 0 0-1042 {}}} SUCCS {{259 0 0 0-1046 {}} {130 0 0 0-1036 {}}} CYCLES {}}
set a(0-1046) {AREA_SCORE 7.87 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_shift_l(1,1,4,9) QUANTITY 1 NAME operator<<<33,true>:lshift TYPE SHIFTLEFT DELAY {0.56 ns} PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-25 LOC {1 0.25875 1 0.86 1 0.86 1 0.99999975 1 0.99999975} PREDS {{259 0 0 0-1045 {}}} SUCCS {{258 0 0 0-1036 {}}} CYCLES {}}
set a(0-1047) {AREA_SCORE {} NAME INNER_LOOP:r:asn(INNER_LOOP:r(9:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-26 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0 0-1044 {}} {772 0 0 0-1036 {}}} SUCCS {{259 0 0 0-1036 {}}} CYCLES {}}
set a(0-1048) {AREA_SCORE {} NAME INNER_LOOP:asn(exit:INNER_LOOP) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-27 LOC {0 1.0 1 1.0 1 1.0 1 1.0 2 1.0} PREDS {{132 0 0 0-1366 {}} {260 0 0 0-1365 {}} {260 0 0 0-1362 {}} {260 0 0 0-1361 {}}} SUCCS {{256 0 0 0-1361 {}}} CYCLES {}}
set a(0-1049) {AREA_SCORE {} NAME modulo_sub#3:qelse:asn(modulo_sub#3:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-28 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1344 {}}} CYCLES {}}
set a(0-1050) {AREA_SCORE {} NAME modulo_sub#3:qelse:asn(modulo_sub#3:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-29 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1347 {}}} CYCLES {}}
set a(0-1051) {AREA_SCORE {} NAME modulo_add#3:qelse:asn(modulo_add#3:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-30 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1325 {}}} CYCLES {}}
set a(0-1052) {AREA_SCORE {} NAME mult#3:res:asn(mult#3:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-31 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-1316 {}}} CYCLES {}}
set a(0-1053) {AREA_SCORE {} NAME butterFly#3:tw_h:asn(tmp#23.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-32 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1054) {AREA_SCORE {} NAME butterFly#3:tw:asn(tmp#19.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-33 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 5 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-1301 {}}} CYCLES {}}
set a(0-1055) {AREA_SCORE {} NAME modulo_sub#2:qelse:asn(modulo_sub#2:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-34 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1264 {}}} CYCLES {}}
set a(0-1056) {AREA_SCORE {} NAME modulo_sub#2:qelse:asn(modulo_sub#2:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-35 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1267 {}}} CYCLES {}}
set a(0-1057) {AREA_SCORE {} NAME modulo_add#2:qelse:asn(modulo_add#2:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-36 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1245 {}}} CYCLES {}}
set a(0-1058) {AREA_SCORE {} NAME mult#2:res:asn(mult#2:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-37 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-1236 {}}} CYCLES {}}
set a(0-1059) {AREA_SCORE {} NAME butterFly#2:tw_h:asn(butterFly#2:tw_h:read_mem(twiddle_h:rsc(0)(2).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-38 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-1223 {}} {258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1060) {AREA_SCORE {} NAME butterFly#2:tw:asn(butterFly#2:tw:read_mem(twiddle:rsc(0)(2).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-39 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 5 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-1220 {}} {258 0 0 0-1301 {}}} CYCLES {}}
set a(0-1061) {AREA_SCORE {} NAME modulo_sub#1:qelse:asn(modulo_sub#1:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-40 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1194 {}}} CYCLES {}}
set a(0-1062) {AREA_SCORE {} NAME modulo_sub#1:qelse:asn(modulo_sub#1:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-41 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1197 {}}} CYCLES {}}
set a(0-1063) {AREA_SCORE {} NAME modulo_add#1:qelse:asn(modulo_add#1:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-42 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1175 {}}} CYCLES {}}
set a(0-1064) {AREA_SCORE {} NAME mult#1:res:asn(mult#1:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-43 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-1166 {}}} CYCLES {}}
set a(0-1065) {AREA_SCORE {} NAME butterFly#1:tw_h:asn(butterFly#1:tw_h:read_mem(twiddle_h:rsc(0)(1).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-44 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-1153 {}} {258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1066) {AREA_SCORE {} NAME butterFly#1:tw:asn(butterFly#1:tw:read_mem(twiddle:rsc(0)(1).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-45 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 5 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-1150 {}} {258 0 0 0-1301 {}}} CYCLES {}}
set a(0-1067) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-46 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1124 {}}} CYCLES {}}
set a(0-1068) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-47 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1127 {}}} CYCLES {}}
set a(0-1069) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-48 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1105 {}}} CYCLES {}}
set a(0-1070) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-49 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-1096 {}}} CYCLES {}}
set a(0-1071) {AREA_SCORE {} NAME INNER_LOOP:r:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-50 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1072 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1072) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-51 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1071 {}}} SUCCS {{259 0 0 0-1073 {}}} CYCLES {}}
set a(0-1073) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(23,7,32,128,128,32,1) QUANTITY 1 NAME butterFly:f1:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-52 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1072 {}} {80 0 0 0-1282 {}} {80 0 0 0-1279 {}} {80 0 0 0-1212 {}} {80 0 0 0-1209 {}} {80 0 0 0-1142 {}} {80 0 0 0-1139 {}} {80 0 0 0-1076 {}}} SUCCS {{80 0 0 0-1076 {}} {258 0 0 0-1097 {}} {258 0 0 0-1116 {}} {80 0 0 0-1139 {}} {80 0 0 0-1142 {}} {80 0 0 0-1209 {}} {80 0 0 0-1212 {}} {80 0 0 0-1279 {}} {80 0 0 0-1282 {}}} CYCLES {}}
set a(0-1074) {AREA_SCORE {} NAME INNER_LOOP:r:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-53 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1075 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1075) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#1 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-54 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1074 {}}} SUCCS {{259 0 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(24,7,32,128,128,32,1) QUANTITY 1 NAME butterFly:f2:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-55 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1075 {}} {80 0 0 0-1073 {}}} SUCCS {{80 0 0 0-1073 {}} {258 0 0 0-1083 {}} {258 0 0 0-1084 {}}} CYCLES {}}
set a(0-1077) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(8-2) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-56 LOC {0 1.0 1 0.86 1 0.86 1 0.86} PREDS {} SUCCS {{258 0 0 0-1080 {}}} CYCLES {}}
set a(0-1078) {AREA_SCORE {} NAME INNER_LOOP:r:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-57 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.86} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1079 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1079) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#2 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-58 LOC {0 1.0 1 0.0 1 0.0 1 0.86} PREDS {{259 0 0 0-1078 {}}} SUCCS {{259 0 0 0-1080 {}}} CYCLES {}}
set a(0-1080) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_and(7,2) QUANTITY 1 NAME butterFly:tw:and TYPE AND DELAY {0.56 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-59 LOC {1 0.0 1 0.86 1 0.86 1 0.99999975 1 0.99999975} PREDS {{259 0 0 0-1079 {}} {258 0 0 0-1077 {}}} SUCCS {{259 0 0 0-1081 {}} {258 0 0 0-1082 {}} {258 0 0 0-1145 {}} {258 0 0 0-1148 {}} {258 0 0 0-1215 {}} {258 0 0 0-1218 {}} {258 0 0 0-1299 {}} {258 0 0 0-1300 {}}} CYCLES {}}
set a(0-1081) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(31,0,256,32,32,8,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly:tw:read_mem(twiddle:rsc(0)(0).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-60 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{259 0 0 0-1080 {}} {80 0 0 0-1300 {}} {80 0 0 0-1299 {}} {80 0 0 0-1218 {}} {80 0 0 0-1215 {}} {80 0 0 0-1148 {}} {80 0 0 0-1145 {}} {80 0 0 0-1082 {}}} SUCCS {{80 0 0 0-1082 {}} {258 0 0 0-1083 {}} {80 0 0 0-1145 {}} {80 0 0 0-1148 {}} {258 0 0 0-1150 {}} {80 0 0 0-1215 {}} {80 0 0 0-1218 {}} {258 0 0 0-1220 {}} {80 0 0 0-1299 {}} {80 0 0 0-1300 {}} {258 0 0 0-1301 {}}} CYCLES {}}
set a(0-1082) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(35,0,256,32,32,8,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly:tw_h:read_mem(twiddle_h:rsc(0)(0).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-61 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{80 0 0 0-1081 {}} {258 0 0 0-1080 {}}} SUCCS {{80 0 0 0-1081 {}} {258 0 0 0-1084 {}} {258 0 0 0-1153 {}} {258 0 0 0-1223 {}} {258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1083) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-62 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{258 0 0 0-1081 {}} {258 0 0 0-1076 {}}} SUCCS {{258 0 0 0-1088 {}}} CYCLES {}}
set a(0-1084) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-63 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{258 0 0 0-1082 {}} {258 0 0 0-1076 {}}} SUCCS {{259 0 0 0-1085 {}}} CYCLES {}}
set a(0-1085) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-64 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-1084 {}}} SUCCS {{259 0 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-65 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-1085 {}}} SUCCS {{259 0 0 0-1087 {}}} CYCLES {}}
set a(0-1087) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-66 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-1086 {}}} SUCCS {{259 0 0 0-1088 {}}} CYCLES {}}
set a(0-1088) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-67 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-1087 {}} {258 0 0 0-1083 {}}} SUCCS {{259 0 0 0-1089 {}} {258 0 0 0-1095 {}} {258 0 0 0-1096 {}}} CYCLES {}}
set a(0-1089) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-68 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-1088 {}}} SUCCS {{258 0 0 0-1091 {}}} CYCLES {}}
set a(0-1090) {AREA_SCORE {} NAME butterFly:f2:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-69 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-1091 {}}} CYCLES {}}
set a(0-1091) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-70 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-1090 {}} {258 0 0 0-1089 {}}} SUCCS {{259 0 0 0-1092 {}}} CYCLES {}}
set a(0-1092) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-71 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-1091 {}}} SUCCS {{259 0 0 0-1093 {}} {258 0 0 0-1096 {}}} CYCLES {}}
set a(0-1093) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-72 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-1092 {}}} SUCCS {{146 0 0 0-1094 {}} {146 0 0 0-1095 {}}} CYCLES {}}
set a(0-1094) {AREA_SCORE {} NAME butterFly:f2:not#1 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-73 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-1093 {}}} SUCCS {{259 0 0 0-1095 {}}} CYCLES {}}
set a(0-1095) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-74 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-1094 {}} {146 0 0 0-1093 {}} {258 0 0 0-1088 {}}} SUCCS {{259 0 0 0-1096 {}}} CYCLES {}}
set a(0-1096) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-75 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-1095 {}} {258 0 0 0-1092 {}} {258 0 0 0-1088 {}} {258 0 0 0-1070 {}}} SUCCS {{259 0 0 0-1097 {}} {258 0 0 0-1115 {}}} CYCLES {}}
set a(0-1097) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-76 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-1096 {}} {258 0 0 0-1073 {}}} SUCCS {{258 0 0 0-1099 {}} {258 0 0 0-1104 {}} {258 0 0 0-1105 {}}} CYCLES {}}
set a(0-1098) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-77 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-1100 {}}} CYCLES {}}
set a(0-1099) {AREA_SCORE {} NAME butterFly:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-78 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-1097 {}}} SUCCS {{259 0 0 0-1100 {}}} CYCLES {}}
set a(0-1100) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-79 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-1099 {}} {258 0 0 0-1098 {}}} SUCCS {{259 0 0 0-1101 {}}} CYCLES {}}
set a(0-1101) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-80 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1100 {}}} SUCCS {{259 0 0 0-1102 {}} {258 0 0 0-1105 {}}} CYCLES {}}
set a(0-1102) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-81 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1101 {}}} SUCCS {{146 0 0 0-1103 {}} {146 0 0 0-1104 {}}} CYCLES {}}
set a(0-1103) {AREA_SCORE {} NAME butterFly:not#1 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-82 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-1102 {}}} SUCCS {{259 0 0 0-1104 {}}} CYCLES {}}
set a(0-1104) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-83 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-1103 {}} {146 0 0 0-1102 {}} {258 0 0 0-1097 {}}} SUCCS {{259 0 0 0-1105 {}}} CYCLES {}}
set a(0-1105) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-84 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-1104 {}} {258 0 0 0-1101 {}} {258 0 0 0-1097 {}} {258 0 0 0-1069 {}}} SUCCS {{258 0 0 0-1111 {}} {258 0 0 0-1114 {}}} CYCLES {}}
set a(0-1106) {AREA_SCORE {} NAME INNER_LOOP:r:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-85 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1107 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1107) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#21 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-86 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1106 {}}} SUCCS {{259 0 0 0-1108 {}}} CYCLES {}}
set a(0-1108) {AREA_SCORE {} NAME butterFly:switch TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-87 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1107 {}}} SUCCS {{146 0 0 0-1109 {}} {146 0 0 0-1110 {}} {130 0 0 0-1111 {}} {146 0 0 0-1112 {}} {146 0 0 0-1113 {}} {130 0 0 0-1114 {}}} CYCLES {}}
set a(0-1109) {AREA_SCORE {} NAME INNER_LOOP:r:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-88 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1108 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1110 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1110) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#29 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-89 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1109 {}} {146 0 0 0-1108 {}}} SUCCS {{259 0 0 0-1111 {}}} CYCLES {}}
set a(0-1111) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,6,32,64,64,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-90 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1111 {}} {259 0 0 0-1110 {}} {130 0 0 0-1108 {}} {258 0 0 0-1105 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1111 {}}} CYCLES {}}
set a(0-1112) {AREA_SCORE {} NAME INNER_LOOP:r:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-91 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1108 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1113 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1113) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#33 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-92 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1112 {}} {146 0 0 0-1108 {}}} SUCCS {{259 0 0 0-1114 {}}} CYCLES {}}
set a(0-1114) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,6,32,64,64,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-93 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1114 {}} {259 0 0 0-1113 {}} {130 0 0 0-1108 {}} {258 0 0 0-1105 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1114 {}}} CYCLES {}}
set a(0-1115) {AREA_SCORE {} NAME butterFly:f2:not#2 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-94 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-1096 {}}} SUCCS {{259 0 0 0-1116 {}}} CYCLES {}}
set a(0-1116) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-95 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-1115 {}} {258 0 0 0-1073 {}}} SUCCS {{259 0 0 0-1117 {}} {258 0 0 0-1119 {}} {258 0 0 0-1122 {}} {258 0 0 0-1126 {}}} CYCLES {}}
set a(0-1117) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-96 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-1116 {}}} SUCCS {{259 0 0 0-1118 {}}} CYCLES {}}
set a(0-1118) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-97 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-1117 {}}} SUCCS {{146 0 0 0-1119 {}} {146 0 0 0-1120 {}} {146 0 0 0-1121 {}} {146 0 0 0-1122 {}} {146 0 0 0-1123 {}}} CYCLES {}}
set a(0-1119) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-98 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-1118 {}} {258 0 0 0-1116 {}}} SUCCS {{259 0 0 0-1120 {}}} CYCLES {}}
set a(0-1120) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-99 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1119 {}} {146 0 0 0-1118 {}}} SUCCS {{259 0 0 0-1121 {}}} CYCLES {}}
set a(0-1121) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-100 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-1120 {}} {146 0 0 0-1118 {}}} SUCCS {{258 0 0 0-1127 {}}} CYCLES {}}
set a(0-1122) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-101 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-1118 {}} {258 0 0 0-1116 {}}} SUCCS {{259 0 0 0-1123 {}}} CYCLES {}}
set a(0-1123) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-102 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-1122 {}} {146 0 0 0-1118 {}}} SUCCS {{259 0 0 0-1124 {}}} CYCLES {}}
set a(0-1124) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-103 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-1123 {}} {258 0 0 0-1067 {}}} SUCCS {{259 0 0 0-1125 {}}} CYCLES {}}
set a(0-1125) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-104 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-1124 {}}} SUCCS {{258 0 0 0-1127 {}}} CYCLES {}}
set a(0-1126) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-105 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-1116 {}}} SUCCS {{259 0 0 0-1127 {}}} CYCLES {}}
set a(0-1127) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-106 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-1126 {}} {258 0 0 0-1125 {}} {258 0 0 0-1121 {}} {258 0 0 0-1068 {}}} SUCCS {{258 0 0 0-1133 {}} {258 0 0 0-1136 {}}} CYCLES {}}
set a(0-1128) {AREA_SCORE {} NAME INNER_LOOP:r:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-107 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1129 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1129) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#22 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-108 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1128 {}}} SUCCS {{259 0 0 0-1130 {}}} CYCLES {}}
set a(0-1130) {AREA_SCORE {} NAME butterFly:switch#1 TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-109 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1129 {}}} SUCCS {{146 0 0 0-1131 {}} {146 0 0 0-1132 {}} {130 0 0 0-1133 {}} {146 0 0 0-1134 {}} {146 0 0 0-1135 {}} {130 0 0 0-1136 {}}} CYCLES {}}
set a(0-1131) {AREA_SCORE {} NAME INNER_LOOP:r:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-110 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1130 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1132 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1132) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#52 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-111 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1131 {}} {146 0 0 0-1130 {}}} SUCCS {{259 0 0 0-1133 {}}} CYCLES {}}
set a(0-1133) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(15,6,32,64,64,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(1)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-112 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1133 {}} {259 0 0 0-1132 {}} {130 0 0 0-1130 {}} {258 0 0 0-1127 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1133 {}}} CYCLES {}}
set a(0-1134) {AREA_SCORE {} NAME INNER_LOOP:r:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1130 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1135 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1135) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#56 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-114 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1134 {}} {146 0 0 0-1130 {}}} SUCCS {{259 0 0 0-1136 {}}} CYCLES {}}
set a(0-1136) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(19,6,32,64,64,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(1)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-115 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1136 {}} {259 0 0 0-1135 {}} {130 0 0 0-1130 {}} {258 0 0 0-1127 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1136 {}}} CYCLES {}}
set a(0-1137) {AREA_SCORE {} NAME INNER_LOOP:r:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-116 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1138 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1138) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#9 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-117 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1137 {}}} SUCCS {{259 0 0 0-1139 {}}} CYCLES {}}
set a(0-1139) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(25,7,32,128,128,32,1) QUANTITY 1 NAME butterFly#1:f1:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-118 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1138 {}} {80 0 0 0-1073 {}}} SUCCS {{80 0 0 0-1073 {}} {258 0 0 0-1167 {}} {258 0 0 0-1186 {}}} CYCLES {}}
set a(0-1140) {AREA_SCORE {} NAME INNER_LOOP:r:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-119 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1141 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1141) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#10 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-120 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1140 {}}} SUCCS {{259 0 0 0-1142 {}}} CYCLES {}}
set a(0-1142) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(26,7,32,128,128,32,1) QUANTITY 1 NAME butterFly#1:f2:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-121 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1141 {}} {80 0 0 0-1073 {}}} SUCCS {{80 0 0 0-1073 {}} {258 0 0 0-1151 {}} {258 0 0 0-1154 {}}} CYCLES {}}
set a(0-1143) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(0)#5 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-122 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-1144 {}}} CYCLES {}}
set a(0-1144) {AREA_SCORE {} NAME butterFly#1:tw:switch TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-123 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-1143 {}}} SUCCS {{146 0 0 0-1145 {}}} CYCLES {}}
set a(0-1145) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(32,0,256,32,32,8,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#1:tw:read_mem(twiddle:rsc(0)(1).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-124 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-1144 {}} {80 0 0 0-1081 {}} {258 0 0 0-1080 {}}} SUCCS {{80 0 0 0-1081 {}} {258 0 0 0-1150 {}} {258 0 0 0-1301 {}}} CYCLES {}}
set a(0-1146) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(0)#8 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-125 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-1147 {}}} CYCLES {}}
set a(0-1147) {AREA_SCORE {} NAME butterFly#1:tw_h:switch TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-126 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-1146 {}}} SUCCS {{146 0 0 0-1148 {}}} CYCLES {}}
set a(0-1148) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(36,0,256,32,32,8,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#1:tw_h:read_mem(twiddle_h:rsc(0)(1).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-127 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-1147 {}} {80 0 0 0-1081 {}} {258 0 0 0-1080 {}}} SUCCS {{80 0 0 0-1081 {}} {258 0 0 0-1153 {}} {258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1149) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(0)#6 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-128 LOC {0 1.0 2 0.8095 2 0.8095 5 0.8095} PREDS {} SUCCS {{259 0 0 0-1150 {}}} CYCLES {}}
set a(0-1150) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#1:tw:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-129 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 5 0.83199975} PREDS {{259 0 0 0-1149 {}} {258 0 0 0-1145 {}} {258 0 0 0-1081 {}} {258 0 0 0-1066 {}}} SUCCS {{259 0 0 0-1151 {}}} CYCLES {}}
set a(0-1151) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#1:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-130 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-1150 {}} {258 0 0 0-1142 {}}} SUCCS {{258 0 0 0-1158 {}}} CYCLES {}}
set a(0-1152) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(0)#9 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-131 LOC {0 1.0 2 0.8095 2 0.8095 2 0.8095} PREDS {} SUCCS {{259 0 0 0-1153 {}}} CYCLES {}}
set a(0-1153) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#1:tw_h:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-132 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 2 0.83199975} PREDS {{259 0 0 0-1152 {}} {258 0 0 0-1148 {}} {258 0 0 0-1082 {}} {258 0 0 0-1065 {}}} SUCCS {{259 0 0 0-1154 {}}} CYCLES {}}
set a(0-1154) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#1:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-133 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{259 0 0 0-1153 {}} {258 0 0 0-1142 {}}} SUCCS {{259 0 0 0-1155 {}}} CYCLES {}}
set a(0-1155) {AREA_SCORE {} NAME operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-134 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-1154 {}}} SUCCS {{259 0 0 0-1156 {}}} CYCLES {}}
set a(0-1156) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#1:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-135 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-1155 {}}} SUCCS {{259 0 0 0-1157 {}}} CYCLES {}}
set a(0-1157) {AREA_SCORE {} NAME mult#1:z_:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-136 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-1156 {}}} SUCCS {{259 0 0 0-1158 {}}} CYCLES {}}
set a(0-1158) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#1:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-137 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-1157 {}} {258 0 0 0-1151 {}}} SUCCS {{259 0 0 0-1159 {}} {258 0 0 0-1165 {}} {258 0 0 0-1166 {}}} CYCLES {}}
set a(0-1159) {AREA_SCORE {} NAME mult#1:if:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-138 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-1158 {}}} SUCCS {{258 0 0 0-1161 {}}} CYCLES {}}
set a(0-1160) {AREA_SCORE {} NAME butterFly#1:f2:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-139 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-1161 {}}} CYCLES {}}
set a(0-1161) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult#1:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-140 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-1160 {}} {258 0 0 0-1159 {}}} SUCCS {{259 0 0 0-1162 {}}} CYCLES {}}
set a(0-1162) {AREA_SCORE {} NAME mult#1:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-141 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-1161 {}}} SUCCS {{259 0 0 0-1163 {}} {258 0 0 0-1166 {}}} CYCLES {}}
set a(0-1163) {AREA_SCORE {} NAME mult#1:sel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-142 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-1162 {}}} SUCCS {{146 0 0 0-1164 {}} {146 0 0 0-1165 {}}} CYCLES {}}
set a(0-1164) {AREA_SCORE {} NAME butterFly#1:f2:not#1 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-143 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-1163 {}}} SUCCS {{259 0 0 0-1165 {}}} CYCLES {}}
set a(0-1165) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#1:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-144 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-1164 {}} {146 0 0 0-1163 {}} {258 0 0 0-1158 {}}} SUCCS {{259 0 0 0-1166 {}}} CYCLES {}}
set a(0-1166) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult#1:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-145 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-1165 {}} {258 0 0 0-1162 {}} {258 0 0 0-1158 {}} {258 0 0 0-1064 {}}} SUCCS {{259 0 0 0-1167 {}} {258 0 0 0-1185 {}}} CYCLES {}}
set a(0-1167) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#1:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-146 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-1166 {}} {258 0 0 0-1139 {}}} SUCCS {{258 0 0 0-1169 {}} {258 0 0 0-1174 {}} {258 0 0 0-1175 {}}} CYCLES {}}
set a(0-1168) {AREA_SCORE {} NAME modulo_add#1:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-147 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-1170 {}}} CYCLES {}}
set a(0-1169) {AREA_SCORE {} NAME butterFly#1:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-148 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-1167 {}}} SUCCS {{259 0 0 0-1170 {}}} CYCLES {}}
set a(0-1170) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add#1:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-149 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-1169 {}} {258 0 0 0-1168 {}}} SUCCS {{259 0 0 0-1171 {}}} CYCLES {}}
set a(0-1171) {AREA_SCORE {} NAME modulo_add#1:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-150 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1170 {}}} SUCCS {{259 0 0 0-1172 {}} {258 0 0 0-1175 {}}} CYCLES {}}
set a(0-1172) {AREA_SCORE {} NAME modulo_add#1:qsel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-151 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1171 {}}} SUCCS {{146 0 0 0-1173 {}} {146 0 0 0-1174 {}}} CYCLES {}}
set a(0-1173) {AREA_SCORE {} NAME butterFly#1:not#1 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-152 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-1172 {}}} SUCCS {{259 0 0 0-1174 {}}} CYCLES {}}
set a(0-1174) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add#1:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-153 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-1173 {}} {146 0 0 0-1172 {}} {258 0 0 0-1167 {}}} SUCCS {{259 0 0 0-1175 {}}} CYCLES {}}
set a(0-1175) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add#1:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-154 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-1174 {}} {258 0 0 0-1171 {}} {258 0 0 0-1167 {}} {258 0 0 0-1063 {}}} SUCCS {{258 0 0 0-1181 {}} {258 0 0 0-1184 {}}} CYCLES {}}
set a(0-1176) {AREA_SCORE {} NAME INNER_LOOP:r:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-155 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1177 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1177) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#23 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-156 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1176 {}}} SUCCS {{259 0 0 0-1178 {}}} CYCLES {}}
set a(0-1178) {AREA_SCORE {} NAME butterFly#1:switch TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-157 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1177 {}}} SUCCS {{146 0 0 0-1179 {}} {146 0 0 0-1180 {}} {130 0 0 0-1181 {}} {146 0 0 0-1182 {}} {146 0 0 0-1183 {}} {130 0 0 0-1184 {}}} CYCLES {}}
set a(0-1179) {AREA_SCORE {} NAME INNER_LOOP:r:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-158 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1178 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1180 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1180) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#60 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-159 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1179 {}} {146 0 0 0-1178 {}}} SUCCS {{259 0 0 0-1181 {}}} CYCLES {}}
set a(0-1181) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-160 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1181 {}} {259 0 0 0-1180 {}} {130 0 0 0-1178 {}} {258 0 0 0-1175 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1181 {}}} CYCLES {}}
set a(0-1182) {AREA_SCORE {} NAME INNER_LOOP:r:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-161 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1178 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1183 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1183) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#64 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-162 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1182 {}} {146 0 0 0-1178 {}}} SUCCS {{259 0 0 0-1184 {}}} CYCLES {}}
set a(0-1184) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-163 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1184 {}} {259 0 0 0-1183 {}} {130 0 0 0-1178 {}} {258 0 0 0-1175 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1184 {}}} CYCLES {}}
set a(0-1185) {AREA_SCORE {} NAME butterFly#1:f2:not#2 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-164 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-1166 {}}} SUCCS {{259 0 0 0-1186 {}}} CYCLES {}}
set a(0-1186) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#1:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-165 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-1185 {}} {258 0 0 0-1139 {}}} SUCCS {{259 0 0 0-1187 {}} {258 0 0 0-1189 {}} {258 0 0 0-1192 {}} {258 0 0 0-1196 {}}} CYCLES {}}
set a(0-1187) {AREA_SCORE {} NAME operator<<32,true>#1:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-166 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-1186 {}}} SUCCS {{259 0 0 0-1188 {}}} CYCLES {}}
set a(0-1188) {AREA_SCORE {} NAME modulo_sub#1:qsel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-167 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-1187 {}}} SUCCS {{146 0 0 0-1189 {}} {146 0 0 0-1190 {}} {146 0 0 0-1191 {}} {146 0 0 0-1192 {}} {146 0 0 0-1193 {}}} CYCLES {}}
set a(0-1189) {AREA_SCORE {} NAME modulo_sub#1:qif:slc(modulo_sub:base#1)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-168 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-1188 {}} {258 0 0 0-1186 {}}} SUCCS {{259 0 0 0-1190 {}}} CYCLES {}}
set a(0-1190) {AREA_SCORE {} NAME modulo_sub#1:qif:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-169 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1189 {}} {146 0 0 0-1188 {}}} SUCCS {{259 0 0 0-1191 {}}} CYCLES {}}
set a(0-1191) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub#1:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-170 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-1190 {}} {146 0 0 0-1188 {}}} SUCCS {{258 0 0 0-1197 {}}} CYCLES {}}
set a(0-1192) {AREA_SCORE {} NAME modulo_sub#1:qelse:slc(modulo_sub:base#1)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-171 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-1188 {}} {258 0 0 0-1186 {}}} SUCCS {{259 0 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {AREA_SCORE {} NAME modulo_sub#1:qelse:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-172 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-1192 {}} {146 0 0 0-1188 {}}} SUCCS {{259 0 0 0-1194 {}}} CYCLES {}}
set a(0-1194) {AREA_SCORE {} NAME modulo_sub#1:slc(modulo_sub#1:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-173 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-1193 {}} {258 0 0 0-1061 {}}} SUCCS {{259 0 0 0-1195 {}}} CYCLES {}}
set a(0-1195) {AREA_SCORE {} NAME modulo_sub#1:exu TYPE PADZEROES PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-174 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-1194 {}}} SUCCS {{258 0 0 0-1197 {}}} CYCLES {}}
set a(0-1196) {AREA_SCORE {} NAME operator<<32,true>#1:slc()(32)#1 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-175 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-1186 {}}} SUCCS {{259 0 0 0-1197 {}}} CYCLES {}}
set a(0-1197) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub#1:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-176 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-1196 {}} {258 0 0 0-1195 {}} {258 0 0 0-1191 {}} {258 0 0 0-1062 {}}} SUCCS {{258 0 0 0-1203 {}} {258 0 0 0-1206 {}}} CYCLES {}}
set a(0-1198) {AREA_SCORE {} NAME INNER_LOOP:r:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-177 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1199 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1199) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#24 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-178 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1198 {}}} SUCCS {{259 0 0 0-1200 {}}} CYCLES {}}
set a(0-1200) {AREA_SCORE {} NAME butterFly#1:switch#1 TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-179 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1199 {}}} SUCCS {{146 0 0 0-1201 {}} {146 0 0 0-1202 {}} {130 0 0 0-1203 {}} {146 0 0 0-1204 {}} {146 0 0 0-1205 {}} {130 0 0 0-1206 {}}} CYCLES {}}
set a(0-1201) {AREA_SCORE {} NAME INNER_LOOP:r:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1200 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1202 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1202) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#83 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-181 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1201 {}} {146 0 0 0-1200 {}}} SUCCS {{259 0 0 0-1203 {}}} CYCLES {}}
set a(0-1203) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(16,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(1)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-182 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1203 {}} {259 0 0 0-1202 {}} {130 0 0 0-1200 {}} {258 0 0 0-1197 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1203 {}}} CYCLES {}}
set a(0-1204) {AREA_SCORE {} NAME INNER_LOOP:r:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-183 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1200 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1205 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1205) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#87 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-184 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1204 {}} {146 0 0 0-1200 {}}} SUCCS {{259 0 0 0-1206 {}}} CYCLES {}}
set a(0-1206) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(20,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(1)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-185 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1206 {}} {259 0 0 0-1205 {}} {130 0 0 0-1200 {}} {258 0 0 0-1197 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1206 {}}} CYCLES {}}
set a(0-1207) {AREA_SCORE {} NAME INNER_LOOP:r:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-186 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1208 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1208) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#13 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-187 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1209 {}}} CYCLES {}}
set a(0-1209) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(27,7,32,128,128,32,1) QUANTITY 1 NAME butterFly#2:f1:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-188 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1208 {}} {80 0 0 0-1073 {}}} SUCCS {{80 0 0 0-1073 {}} {258 0 0 0-1237 {}} {258 0 0 0-1256 {}}} CYCLES {}}
set a(0-1210) {AREA_SCORE {} NAME INNER_LOOP:r:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-189 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1211 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1211) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#14 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-190 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1210 {}}} SUCCS {{259 0 0 0-1212 {}}} CYCLES {}}
set a(0-1212) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(28,7,32,128,128,32,1) QUANTITY 1 NAME butterFly#2:f2:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-191 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1211 {}} {80 0 0 0-1073 {}}} SUCCS {{80 0 0 0-1073 {}} {258 0 0 0-1221 {}} {258 0 0 0-1224 {}}} CYCLES {}}
set a(0-1213) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#9 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-192 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-1214 {}}} CYCLES {}}
set a(0-1214) {AREA_SCORE {} NAME butterFly#2:tw:switch TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-193 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-1213 {}}} SUCCS {{146 0 0 0-1215 {}}} CYCLES {}}
set a(0-1215) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(33,0,256,32,32,8,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#2:tw:read_mem(twiddle:rsc(0)(2).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-194 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-1214 {}} {80 0 0 0-1081 {}} {258 0 0 0-1080 {}}} SUCCS {{80 0 0 0-1081 {}} {258 0 0 0-1220 {}} {258 0 0 0-1301 {}}} CYCLES {}}
set a(0-1216) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#12 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-195 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-1217 {}}} CYCLES {}}
set a(0-1217) {AREA_SCORE {} NAME butterFly#2:tw_h:switch TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-196 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-1216 {}}} SUCCS {{146 0 0 0-1218 {}}} CYCLES {}}
set a(0-1218) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(37,0,256,32,32,8,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#2:tw_h:read_mem(twiddle_h:rsc(0)(2).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-197 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-1217 {}} {80 0 0 0-1081 {}} {258 0 0 0-1080 {}}} SUCCS {{80 0 0 0-1081 {}} {258 0 0 0-1223 {}} {258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1219) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#10 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-198 LOC {0 1.0 2 0.8095 2 0.8095 5 0.8095} PREDS {} SUCCS {{259 0 0 0-1220 {}}} CYCLES {}}
set a(0-1220) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#2:tw:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-199 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 5 0.83199975} PREDS {{259 0 0 0-1219 {}} {258 0 0 0-1215 {}} {258 0 0 0-1081 {}} {258 0 0 0-1060 {}}} SUCCS {{259 0 0 0-1221 {}}} CYCLES {}}
set a(0-1221) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#2:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-200 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-1220 {}} {258 0 0 0-1212 {}}} SUCCS {{258 0 0 0-1228 {}}} CYCLES {}}
set a(0-1222) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#13 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-201 LOC {0 1.0 2 0.8095 2 0.8095 2 0.8095} PREDS {} SUCCS {{259 0 0 0-1223 {}}} CYCLES {}}
set a(0-1223) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#2:tw_h:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-202 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 2 0.83199975} PREDS {{259 0 0 0-1222 {}} {258 0 0 0-1218 {}} {258 0 0 0-1082 {}} {258 0 0 0-1059 {}}} SUCCS {{259 0 0 0-1224 {}}} CYCLES {}}
set a(0-1224) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#2:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-203 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{259 0 0 0-1223 {}} {258 0 0 0-1212 {}}} SUCCS {{259 0 0 0-1225 {}}} CYCLES {}}
set a(0-1225) {AREA_SCORE {} NAME operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-204 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-1224 {}}} SUCCS {{259 0 0 0-1226 {}}} CYCLES {}}
set a(0-1226) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#2:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-205 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-1225 {}}} SUCCS {{259 0 0 0-1227 {}}} CYCLES {}}
set a(0-1227) {AREA_SCORE {} NAME mult#2:z_:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-206 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-1226 {}}} SUCCS {{259 0 0 0-1228 {}}} CYCLES {}}
set a(0-1228) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#2:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-207 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-1227 {}} {258 0 0 0-1221 {}}} SUCCS {{259 0 0 0-1229 {}} {258 0 0 0-1235 {}} {258 0 0 0-1236 {}}} CYCLES {}}
set a(0-1229) {AREA_SCORE {} NAME mult#2:if:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-208 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-1228 {}}} SUCCS {{258 0 0 0-1231 {}}} CYCLES {}}
set a(0-1230) {AREA_SCORE {} NAME butterFly#2:f2:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-209 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-1231 {}}} CYCLES {}}
set a(0-1231) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult#2:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-210 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-1230 {}} {258 0 0 0-1229 {}}} SUCCS {{259 0 0 0-1232 {}}} CYCLES {}}
set a(0-1232) {AREA_SCORE {} NAME mult#2:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-211 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-1231 {}}} SUCCS {{259 0 0 0-1233 {}} {258 0 0 0-1236 {}}} CYCLES {}}
set a(0-1233) {AREA_SCORE {} NAME mult#2:sel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-212 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-1232 {}}} SUCCS {{146 0 0 0-1234 {}} {146 0 0 0-1235 {}}} CYCLES {}}
set a(0-1234) {AREA_SCORE {} NAME butterFly#2:f2:not#1 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-213 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-1233 {}}} SUCCS {{259 0 0 0-1235 {}}} CYCLES {}}
set a(0-1235) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#2:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-214 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-1234 {}} {146 0 0 0-1233 {}} {258 0 0 0-1228 {}}} SUCCS {{259 0 0 0-1236 {}}} CYCLES {}}
set a(0-1236) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult#2:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-215 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-1235 {}} {258 0 0 0-1232 {}} {258 0 0 0-1228 {}} {258 0 0 0-1058 {}}} SUCCS {{259 0 0 0-1237 {}} {258 0 0 0-1255 {}}} CYCLES {}}
set a(0-1237) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#2:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-216 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-1236 {}} {258 0 0 0-1209 {}}} SUCCS {{258 0 0 0-1239 {}} {258 0 0 0-1244 {}} {258 0 0 0-1245 {}}} CYCLES {}}
set a(0-1238) {AREA_SCORE {} NAME modulo_add#2:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-217 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-1240 {}}} CYCLES {}}
set a(0-1239) {AREA_SCORE {} NAME butterFly#2:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-218 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-1237 {}}} SUCCS {{259 0 0 0-1240 {}}} CYCLES {}}
set a(0-1240) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add#2:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-219 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-1239 {}} {258 0 0 0-1238 {}}} SUCCS {{259 0 0 0-1241 {}}} CYCLES {}}
set a(0-1241) {AREA_SCORE {} NAME modulo_add#2:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-220 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1240 {}}} SUCCS {{259 0 0 0-1242 {}} {258 0 0 0-1245 {}}} CYCLES {}}
set a(0-1242) {AREA_SCORE {} NAME modulo_add#2:qsel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-221 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1241 {}}} SUCCS {{146 0 0 0-1243 {}} {146 0 0 0-1244 {}}} CYCLES {}}
set a(0-1243) {AREA_SCORE {} NAME butterFly#2:not#1 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-222 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-1242 {}}} SUCCS {{259 0 0 0-1244 {}}} CYCLES {}}
set a(0-1244) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add#2:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-223 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-1243 {}} {146 0 0 0-1242 {}} {258 0 0 0-1237 {}}} SUCCS {{259 0 0 0-1245 {}}} CYCLES {}}
set a(0-1245) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add#2:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-224 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-1244 {}} {258 0 0 0-1241 {}} {258 0 0 0-1237 {}} {258 0 0 0-1057 {}}} SUCCS {{258 0 0 0-1251 {}} {258 0 0 0-1254 {}}} CYCLES {}}
set a(0-1246) {AREA_SCORE {} NAME INNER_LOOP:r:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-225 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1247 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1247) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#25 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-226 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1246 {}}} SUCCS {{259 0 0 0-1248 {}}} CYCLES {}}
set a(0-1248) {AREA_SCORE {} NAME butterFly#2:switch TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-227 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1247 {}}} SUCCS {{146 0 0 0-1249 {}} {146 0 0 0-1250 {}} {130 0 0 0-1251 {}} {146 0 0 0-1252 {}} {146 0 0 0-1253 {}} {130 0 0 0-1254 {}}} CYCLES {}}
set a(0-1249) {AREA_SCORE {} NAME INNER_LOOP:r:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-228 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1248 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1250 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1250) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#91 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-229 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1249 {}} {146 0 0 0-1248 {}}} SUCCS {{259 0 0 0-1251 {}}} CYCLES {}}
set a(0-1251) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-230 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1251 {}} {259 0 0 0-1250 {}} {130 0 0 0-1248 {}} {258 0 0 0-1245 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1251 {}}} CYCLES {}}
set a(0-1252) {AREA_SCORE {} NAME INNER_LOOP:r:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-231 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1248 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1253 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1253) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#95 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-232 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1252 {}} {146 0 0 0-1248 {}}} SUCCS {{259 0 0 0-1254 {}}} CYCLES {}}
set a(0-1254) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-233 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1254 {}} {259 0 0 0-1253 {}} {130 0 0 0-1248 {}} {258 0 0 0-1245 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1254 {}}} CYCLES {}}
set a(0-1255) {AREA_SCORE {} NAME butterFly#2:f2:not#2 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-234 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-1236 {}}} SUCCS {{259 0 0 0-1256 {}}} CYCLES {}}
set a(0-1256) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#2:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-235 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-1255 {}} {258 0 0 0-1209 {}}} SUCCS {{259 0 0 0-1257 {}} {258 0 0 0-1259 {}} {258 0 0 0-1262 {}} {258 0 0 0-1266 {}}} CYCLES {}}
set a(0-1257) {AREA_SCORE {} NAME operator<<32,true>#2:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-236 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-1256 {}}} SUCCS {{259 0 0 0-1258 {}}} CYCLES {}}
set a(0-1258) {AREA_SCORE {} NAME modulo_sub#2:qsel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-237 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-1257 {}}} SUCCS {{146 0 0 0-1259 {}} {146 0 0 0-1260 {}} {146 0 0 0-1261 {}} {146 0 0 0-1262 {}} {146 0 0 0-1263 {}}} CYCLES {}}
set a(0-1259) {AREA_SCORE {} NAME modulo_sub#2:qif:slc(modulo_sub:base#2)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-238 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-1258 {}} {258 0 0 0-1256 {}}} SUCCS {{259 0 0 0-1260 {}}} CYCLES {}}
set a(0-1260) {AREA_SCORE {} NAME modulo_sub#2:qif:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-239 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1259 {}} {146 0 0 0-1258 {}}} SUCCS {{259 0 0 0-1261 {}}} CYCLES {}}
set a(0-1261) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub#2:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-240 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-1260 {}} {146 0 0 0-1258 {}}} SUCCS {{258 0 0 0-1267 {}}} CYCLES {}}
set a(0-1262) {AREA_SCORE {} NAME modulo_sub#2:qelse:slc(modulo_sub:base#2)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-241 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-1258 {}} {258 0 0 0-1256 {}}} SUCCS {{259 0 0 0-1263 {}}} CYCLES {}}
set a(0-1263) {AREA_SCORE {} NAME modulo_sub#2:qelse:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-242 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-1262 {}} {146 0 0 0-1258 {}}} SUCCS {{259 0 0 0-1264 {}}} CYCLES {}}
set a(0-1264) {AREA_SCORE {} NAME modulo_sub#2:slc(modulo_sub#2:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-243 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-1263 {}} {258 0 0 0-1055 {}}} SUCCS {{259 0 0 0-1265 {}}} CYCLES {}}
set a(0-1265) {AREA_SCORE {} NAME modulo_sub#2:exu TYPE PADZEROES PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-244 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-1264 {}}} SUCCS {{258 0 0 0-1267 {}}} CYCLES {}}
set a(0-1266) {AREA_SCORE {} NAME operator<<32,true>#2:slc()(32)#1 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-245 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-1256 {}}} SUCCS {{259 0 0 0-1267 {}}} CYCLES {}}
set a(0-1267) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub#2:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-246 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-1266 {}} {258 0 0 0-1265 {}} {258 0 0 0-1261 {}} {258 0 0 0-1056 {}}} SUCCS {{258 0 0 0-1273 {}} {258 0 0 0-1276 {}}} CYCLES {}}
set a(0-1268) {AREA_SCORE {} NAME INNER_LOOP:r:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-247 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1269 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1269) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#26 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-248 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1268 {}}} SUCCS {{259 0 0 0-1270 {}}} CYCLES {}}
set a(0-1270) {AREA_SCORE {} NAME butterFly#2:switch#1 TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-249 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1269 {}}} SUCCS {{146 0 0 0-1271 {}} {146 0 0 0-1272 {}} {130 0 0 0-1273 {}} {146 0 0 0-1274 {}} {146 0 0 0-1275 {}} {130 0 0 0-1276 {}}} CYCLES {}}
set a(0-1271) {AREA_SCORE {} NAME INNER_LOOP:r:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-250 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1270 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1272 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1272) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#114 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-251 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1271 {}} {146 0 0 0-1270 {}}} SUCCS {{259 0 0 0-1273 {}}} CYCLES {}}
set a(0-1273) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(17,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(1)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-252 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1273 {}} {259 0 0 0-1272 {}} {130 0 0 0-1270 {}} {258 0 0 0-1267 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1273 {}}} CYCLES {}}
set a(0-1274) {AREA_SCORE {} NAME INNER_LOOP:r:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-253 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1270 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1275 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1275) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#118 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-254 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1274 {}} {146 0 0 0-1270 {}}} SUCCS {{259 0 0 0-1276 {}}} CYCLES {}}
set a(0-1276) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(21,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(1)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-255 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1276 {}} {259 0 0 0-1275 {}} {130 0 0 0-1270 {}} {258 0 0 0-1267 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1276 {}}} CYCLES {}}
set a(0-1277) {AREA_SCORE {} NAME INNER_LOOP:r:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-256 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1278 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1278) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#17 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-257 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1277 {}}} SUCCS {{259 0 0 0-1279 {}}} CYCLES {}}
set a(0-1279) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(29,7,32,128,128,32,1) QUANTITY 1 NAME butterFly#3:f1:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-258 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1278 {}} {80 0 0 0-1073 {}}} SUCCS {{80 0 0 0-1073 {}} {258 0 0 0-1317 {}} {258 0 0 0-1336 {}}} CYCLES {}}
set a(0-1280) {AREA_SCORE {} NAME INNER_LOOP:r:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1281 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1281) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#18 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-260 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1280 {}}} SUCCS {{259 0 0 0-1282 {}}} CYCLES {}}
set a(0-1282) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(30,7,32,128,128,32,1) QUANTITY 1 NAME butterFly#3:f2:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-261 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1281 {}} {80 0 0 0-1073 {}}} SUCCS {{80 0 0 0-1073 {}} {258 0 0 0-1302 {}} {258 0 0 0-1304 {}}} CYCLES {}}
set a(0-1283) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#14 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-262 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-1285 {}}} CYCLES {}}
set a(0-1284) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#15 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-263 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-1285 {}}} CYCLES {}}
set a(0-1285) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:nor TYPE NOR PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-264 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-1284 {}} {258 0 0 0-1283 {}}} SUCCS {{258 0 0 0-1301 {}} {258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1286) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#16 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-265 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-1289 {}}} CYCLES {}}
set a(0-1287) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#17 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-266 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-1288 {}}} CYCLES {}}
set a(0-1288) {AREA_SCORE {} NAME butterFly#3:tw:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-267 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-1287 {}}} SUCCS {{259 0 0 0-1289 {}}} CYCLES {}}
set a(0-1289) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:and TYPE AND PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-268 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-1288 {}} {258 0 0 0-1286 {}}} SUCCS {{258 0 0 0-1301 {}} {258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1290) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#18 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-269 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-1293 {}}} CYCLES {}}
set a(0-1291) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#19 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-270 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-1292 {}}} CYCLES {}}
set a(0-1292) {AREA_SCORE {} NAME butterFly#3:tw:not#1 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-271 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-1291 {}}} SUCCS {{259 0 0 0-1293 {}}} CYCLES {}}
set a(0-1293) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:and#1 TYPE AND PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-272 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-1292 {}} {258 0 0 0-1290 {}}} SUCCS {{258 0 0 0-1301 {}} {258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1294) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#20 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-273 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-1296 {}}} CYCLES {}}
set a(0-1295) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#21 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-274 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-1296 {}}} CYCLES {}}
set a(0-1296) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:and#2 TYPE AND PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-275 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-1295 {}} {258 0 0 0-1294 {}}} SUCCS {{258 0 0 0-1301 {}} {258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1297) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(8:0))(1)#4 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-276 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-1298 {}}} CYCLES {}}
set a(0-1298) {AREA_SCORE {} NAME butterFly#3:tw:switch TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-277 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-1297 {}}} SUCCS {{146 0 0 0-1299 {}} {146 0 0 0-1300 {}}} CYCLES {}}
set a(0-1299) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(34,0,256,32,32,8,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#3:tw:read_mem(twiddle:rsc(0)(3).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-278 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-1298 {}} {80 0 0 0-1081 {}} {258 0 0 0-1080 {}}} SUCCS {{80 0 0 0-1081 {}} {258 0 0 0-1301 {}}} CYCLES {}}
set a(0-1300) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(38,0,256,32,32,8,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#3:tw_h:read_mem(twiddle_h:rsc(0)(3).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-279 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-1298 {}} {80 0 0 0-1081 {}} {258 0 0 0-1080 {}}} SUCCS {{80 0 0 0-1081 {}} {258 0 0 0-1303 {}}} CYCLES {}}
set a(0-1301) {AREA_SCORE 58.57 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux1hot(32,4) QUANTITY 2 NAME butterFly#3:tw:mux1h TYPE MUX1HOT DELAY {1.52 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-280 LOC {2 0.4275 2 0.45199999999999996 2 0.45199999999999996 2 0.83199975 5 0.83199975} PREDS {{258 0 0 0-1299 {}} {258 0 0 0-1296 {}} {258 0 0 0-1293 {}} {258 0 0 0-1289 {}} {258 0 0 0-1285 {}} {258 0 0 0-1215 {}} {258 0 0 0-1145 {}} {258 0 0 0-1081 {}} {258 0 0 0-1066 {}} {258 0 0 0-1060 {}} {258 0 0 0-1054 {}}} SUCCS {{259 0 0 0-1302 {}}} CYCLES {}}
set a(0-1302) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#3:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-281 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-1301 {}} {258 0 0 0-1282 {}}} SUCCS {{258 0 0 0-1308 {}}} CYCLES {}}
set a(0-1303) {AREA_SCORE 58.57 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux1hot(32,4) QUANTITY 2 NAME butterFly#3:tw:mux1h#1 TYPE MUX1HOT DELAY {1.52 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-282 LOC {2 0.4275 2 0.45199999999999996 2 0.45199999999999996 2 0.83199975 2 0.83199975} PREDS {{258 0 0 0-1300 {}} {258 0 0 0-1296 {}} {258 0 0 0-1293 {}} {258 0 0 0-1289 {}} {258 0 0 0-1285 {}} {258 0 0 0-1218 {}} {258 0 0 0-1148 {}} {258 0 0 0-1082 {}} {258 0 0 0-1065 {}} {258 0 0 0-1059 {}} {258 0 0 0-1053 {}}} SUCCS {{259 0 0 0-1304 {}}} CYCLES {}}
set a(0-1304) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#3:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-283 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{259 0 0 0-1303 {}} {258 0 0 0-1282 {}}} SUCCS {{259 0 0 0-1305 {}}} CYCLES {}}
set a(0-1305) {AREA_SCORE {} NAME operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-284 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-1304 {}}} SUCCS {{259 0 0 0-1306 {}}} CYCLES {}}
set a(0-1306) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#3:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-285 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-1305 {}}} SUCCS {{259 0 0 0-1307 {}}} CYCLES {}}
set a(0-1307) {AREA_SCORE {} NAME mult#3:z_:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-286 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-1306 {}}} SUCCS {{259 0 0 0-1308 {}}} CYCLES {}}
set a(0-1308) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#3:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-287 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-1307 {}} {258 0 0 0-1302 {}}} SUCCS {{259 0 0 0-1309 {}} {258 0 0 0-1315 {}} {258 0 0 0-1316 {}}} CYCLES {}}
set a(0-1309) {AREA_SCORE {} NAME mult#3:if:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-288 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-1308 {}}} SUCCS {{258 0 0 0-1311 {}}} CYCLES {}}
set a(0-1310) {AREA_SCORE {} NAME butterFly#3:f2:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-289 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-1311 {}}} CYCLES {}}
set a(0-1311) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult#3:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-290 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-1310 {}} {258 0 0 0-1309 {}}} SUCCS {{259 0 0 0-1312 {}}} CYCLES {}}
set a(0-1312) {AREA_SCORE {} NAME mult#3:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-291 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-1311 {}}} SUCCS {{259 0 0 0-1313 {}} {258 0 0 0-1316 {}}} CYCLES {}}
set a(0-1313) {AREA_SCORE {} NAME mult#3:sel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-292 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-1312 {}}} SUCCS {{146 0 0 0-1314 {}} {146 0 0 0-1315 {}}} CYCLES {}}
set a(0-1314) {AREA_SCORE {} NAME butterFly#3:f2:not#1 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-293 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-1313 {}}} SUCCS {{259 0 0 0-1315 {}}} CYCLES {}}
set a(0-1315) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#3:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-294 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-1314 {}} {146 0 0 0-1313 {}} {258 0 0 0-1308 {}}} SUCCS {{259 0 0 0-1316 {}}} CYCLES {}}
set a(0-1316) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult#3:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-295 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-1315 {}} {258 0 0 0-1312 {}} {258 0 0 0-1308 {}} {258 0 0 0-1052 {}}} SUCCS {{259 0 0 0-1317 {}} {258 0 0 0-1335 {}}} CYCLES {}}
set a(0-1317) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#3:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-296 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-1316 {}} {258 0 0 0-1279 {}}} SUCCS {{258 0 0 0-1319 {}} {258 0 0 0-1324 {}} {258 0 0 0-1325 {}}} CYCLES {}}
set a(0-1318) {AREA_SCORE {} NAME modulo_add#3:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-297 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-1320 {}}} CYCLES {}}
set a(0-1319) {AREA_SCORE {} NAME butterFly#3:not TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-298 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-1317 {}}} SUCCS {{259 0 0 0-1320 {}}} CYCLES {}}
set a(0-1320) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add#3:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-299 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-1319 {}} {258 0 0 0-1318 {}}} SUCCS {{259 0 0 0-1321 {}}} CYCLES {}}
set a(0-1321) {AREA_SCORE {} NAME modulo_add#3:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-300 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1320 {}}} SUCCS {{259 0 0 0-1322 {}} {258 0 0 0-1325 {}}} CYCLES {}}
set a(0-1322) {AREA_SCORE {} NAME modulo_add#3:qsel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-301 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1321 {}}} SUCCS {{146 0 0 0-1323 {}} {146 0 0 0-1324 {}}} CYCLES {}}
set a(0-1323) {AREA_SCORE {} NAME butterFly#3:not#1 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-302 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-1322 {}}} SUCCS {{259 0 0 0-1324 {}}} CYCLES {}}
set a(0-1324) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add#3:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-303 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-1323 {}} {146 0 0 0-1322 {}} {258 0 0 0-1317 {}}} SUCCS {{259 0 0 0-1325 {}}} CYCLES {}}
set a(0-1325) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add#3:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-304 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-1324 {}} {258 0 0 0-1321 {}} {258 0 0 0-1317 {}} {258 0 0 0-1051 {}}} SUCCS {{258 0 0 0-1331 {}} {258 0 0 0-1334 {}}} CYCLES {}}
set a(0-1326) {AREA_SCORE {} NAME INNER_LOOP:r:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-305 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1327 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1327) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#27 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-306 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1326 {}}} SUCCS {{259 0 0 0-1328 {}}} CYCLES {}}
set a(0-1328) {AREA_SCORE {} NAME butterFly#3:switch TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-307 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1327 {}}} SUCCS {{146 0 0 0-1329 {}} {146 0 0 0-1330 {}} {130 0 0 0-1331 {}} {146 0 0 0-1332 {}} {146 0 0 0-1333 {}} {130 0 0 0-1334 {}}} CYCLES {}}
set a(0-1329) {AREA_SCORE {} NAME INNER_LOOP:r:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-308 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1328 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1330 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1330) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#122 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-309 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1329 {}} {146 0 0 0-1328 {}}} SUCCS {{259 0 0 0-1331 {}}} CYCLES {}}
set a(0-1331) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-310 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1331 {}} {259 0 0 0-1330 {}} {130 0 0 0-1328 {}} {258 0 0 0-1325 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1331 {}}} CYCLES {}}
set a(0-1332) {AREA_SCORE {} NAME INNER_LOOP:r:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-311 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1328 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1333 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1333) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#126 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-312 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1332 {}} {146 0 0 0-1328 {}}} SUCCS {{259 0 0 0-1334 {}}} CYCLES {}}
set a(0-1334) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-313 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1334 {}} {259 0 0 0-1333 {}} {130 0 0 0-1328 {}} {258 0 0 0-1325 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1334 {}}} CYCLES {}}
set a(0-1335) {AREA_SCORE {} NAME butterFly#3:f2:not#2 TYPE NOT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-314 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-1316 {}}} SUCCS {{259 0 0 0-1336 {}}} CYCLES {}}
set a(0-1336) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#3:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-315 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-1335 {}} {258 0 0 0-1279 {}}} SUCCS {{259 0 0 0-1337 {}} {258 0 0 0-1339 {}} {258 0 0 0-1342 {}} {258 0 0 0-1346 {}}} CYCLES {}}
set a(0-1337) {AREA_SCORE {} NAME operator<<32,true>#3:slc()(32) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-316 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-1336 {}}} SUCCS {{259 0 0 0-1338 {}}} CYCLES {}}
set a(0-1338) {AREA_SCORE {} NAME modulo_sub#3:qsel TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-317 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-1337 {}}} SUCCS {{146 0 0 0-1339 {}} {146 0 0 0-1340 {}} {146 0 0 0-1341 {}} {146 0 0 0-1342 {}} {146 0 0 0-1343 {}}} CYCLES {}}
set a(0-1339) {AREA_SCORE {} NAME modulo_sub#3:qif:slc(modulo_sub:base#3)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-318 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-1338 {}} {258 0 0 0-1336 {}}} SUCCS {{259 0 0 0-1340 {}}} CYCLES {}}
set a(0-1340) {AREA_SCORE {} NAME modulo_sub#3:qif:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-319 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1339 {}} {146 0 0 0-1338 {}}} SUCCS {{259 0 0 0-1341 {}}} CYCLES {}}
set a(0-1341) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub#3:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-320 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-1340 {}} {146 0 0 0-1338 {}}} SUCCS {{258 0 0 0-1347 {}}} CYCLES {}}
set a(0-1342) {AREA_SCORE {} NAME modulo_sub#3:qelse:slc(modulo_sub:base#3)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-321 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-1338 {}} {258 0 0 0-1336 {}}} SUCCS {{259 0 0 0-1343 {}}} CYCLES {}}
set a(0-1343) {AREA_SCORE {} NAME modulo_sub#3:qelse:conc TYPE CONCATENATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-322 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-1342 {}} {146 0 0 0-1338 {}}} SUCCS {{259 0 0 0-1344 {}}} CYCLES {}}
set a(0-1344) {AREA_SCORE {} NAME modulo_sub#3:slc(modulo_sub#3:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-323 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-1343 {}} {258 0 0 0-1049 {}}} SUCCS {{259 0 0 0-1345 {}}} CYCLES {}}
set a(0-1345) {AREA_SCORE {} NAME modulo_sub#3:exu TYPE PADZEROES PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-324 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-1344 {}}} SUCCS {{258 0 0 0-1347 {}}} CYCLES {}}
set a(0-1346) {AREA_SCORE {} NAME operator<<32,true>#3:slc()(32)#1 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-325 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-1336 {}}} SUCCS {{259 0 0 0-1347 {}}} CYCLES {}}
set a(0-1347) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub#3:mux TYPE MUX DELAY {0.09 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-326 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-1346 {}} {258 0 0 0-1345 {}} {258 0 0 0-1341 {}} {258 0 0 0-1050 {}}} SUCCS {{258 0 0 0-1353 {}} {258 0 0 0-1356 {}}} CYCLES {}}
set a(0-1348) {AREA_SCORE {} NAME INNER_LOOP:r:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-327 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1349 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1349) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#28 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-328 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1348 {}}} SUCCS {{259 0 0 0-1350 {}}} CYCLES {}}
set a(0-1350) {AREA_SCORE {} NAME butterFly#3:switch#1 TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-329 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1349 {}}} SUCCS {{146 0 0 0-1351 {}} {146 0 0 0-1352 {}} {130 0 0 0-1353 {}} {146 0 0 0-1354 {}} {146 0 0 0-1355 {}} {130 0 0 0-1356 {}}} CYCLES {}}
set a(0-1351) {AREA_SCORE {} NAME INNER_LOOP:r:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-330 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1350 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1352 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1352) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#145 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-331 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1351 {}} {146 0 0 0-1350 {}}} SUCCS {{259 0 0 0-1353 {}}} CYCLES {}}
set a(0-1353) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(18,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(1)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-332 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1353 {}} {259 0 0 0-1352 {}} {130 0 0 0-1350 {}} {258 0 0 0-1347 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1353 {}}} CYCLES {}}
set a(0-1354) {AREA_SCORE {} NAME INNER_LOOP:r:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-333 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1350 {}} {262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1355 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1355) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#8 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-334 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1354 {}} {146 0 0 0-1350 {}}} SUCCS {{259 0 0 0-1356 {}}} CYCLES {}}
set a(0-1356) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(22,6,32,64,64,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(1)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-335 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1356 {}} {259 0 0 0-1355 {}} {130 0 0 0-1350 {}} {258 0 0 0-1347 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1356 {}}} CYCLES {}}
set a(0-1357) {AREA_SCORE {} NAME INNER_LOOP:r:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-336 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.59} PREDS {{262 0 0 0-1364 {}}} SUCCS {{259 0 0 0-1358 {}} {256 0 0 0-1364 {}}} CYCLES {}}
set a(0-1358) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(6-0)#4 TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-337 LOC {0 1.0 1 0.0 1 0.0 2 0.59} PREDS {{259 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1359 {}}} CYCLES {}}
set a(0-1359) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME operator+=<20,false>:acc TYPE ACCU DELAY {1.08 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-338 LOC {1 0.0 1 0.73 1 0.73 1 0.99999975 2 0.8599997500000001} PREDS {{259 0 0 0-1358 {}}} SUCCS {{259 0 0 0-1360 {}} {258 0 0 0-1364 {}}} CYCLES {}}
set a(0-1360) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(9:2))(7) TYPE READSLICE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-339 LOC {1 0.26999999999999996 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-1359 {}}} SUCCS {{259 0 0 0-1361 {}}} CYCLES {}}
set a(0-1361) {AREA_SCORE {} NAME INNER_LOOP:r:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-340 LOC {1 0.26999999999999996 1 1.0 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-1360 {}} {256 0 0 0-1048 {}} {132 0 0 0-1366 {}}} SUCCS {{260 0 0 0-1048 {}} {259 0 0 0-1362 {}} {258 0 0 0-1365 {}}} CYCLES {}}
set a(0-1362) {AREA_SCORE {} NAME INNER_LOOP:r:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-341 LOC {1 0.26999999999999996 1 1.0 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-1361 {}}} SUCCS {{260 0 0 0-1048 {}} {259 0 0 0-1363 {}}} CYCLES {}}
set a(0-1363) {AREA_SCORE {} NAME INNER_LOOP:r:select TYPE SELECT PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-342 LOC {1 0.26999999999999996 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-1362 {}}} SUCCS {{131 0 0 0-1364 {}}} CYCLES {}}
set a(0-1364) {AREA_SCORE {} NAME asn(INNER_LOOP:r(9:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 LOC {1 0.26999999999999996 1 1.0 1 1.0 1 1.0 2 0.86} PREDS {{260 0 0 0-1364 {}} {131 0 0 0-1363 {}} {258 0 0 0-1359 {}} {256 0 0 0-1357 {}} {256 0 0 0-1354 {}} {256 0 0 0-1351 {}} {256 0 0 0-1348 {}} {256 0 0 0-1332 {}} {256 0 0 0-1329 {}} {256 0 0 0-1326 {}} {256 0 0 0-1280 {}} {256 0 0 0-1277 {}} {256 0 0 0-1274 {}} {256 0 0 0-1271 {}} {256 0 0 0-1268 {}} {256 0 0 0-1252 {}} {256 0 0 0-1249 {}} {256 0 0 0-1246 {}} {256 0 0 0-1210 {}} {256 0 0 0-1207 {}} {256 0 0 0-1204 {}} {256 0 0 0-1201 {}} {256 0 0 0-1198 {}} {256 0 0 0-1182 {}} {256 0 0 0-1179 {}} {256 0 0 0-1176 {}} {256 0 0 0-1140 {}} {256 0 0 0-1137 {}} {256 0 0 0-1134 {}} {256 0 0 0-1131 {}} {256 0 0 0-1128 {}} {256 0 0 0-1112 {}} {256 0 0 0-1109 {}} {256 0 0 0-1106 {}} {256 0 0 0-1078 {}} {256 0 0 0-1074 {}} {256 0 0 0-1071 {}} {132 0 0 0-1366 {}}} SUCCS {{262 0 0 0-1071 {}} {262 0 0 0-1074 {}} {262 0 0 0-1078 {}} {262 0 0 0-1106 {}} {262 0 0 0-1109 {}} {262 0 0 0-1112 {}} {262 0 0 0-1128 {}} {262 0 0 0-1131 {}} {262 0 0 0-1134 {}} {262 0 0 0-1137 {}} {262 0 0 0-1140 {}} {262 0 0 0-1176 {}} {262 0 0 0-1179 {}} {262 0 0 0-1182 {}} {262 0 0 0-1198 {}} {262 0 0 0-1201 {}} {262 0 0 0-1204 {}} {262 0 0 0-1207 {}} {262 0 0 0-1210 {}} {262 0 0 0-1246 {}} {262 0 0 0-1249 {}} {262 0 0 0-1252 {}} {262 0 0 0-1268 {}} {262 0 0 0-1271 {}} {262 0 0 0-1274 {}} {262 0 0 0-1277 {}} {262 0 0 0-1280 {}} {262 0 0 0-1326 {}} {262 0 0 0-1329 {}} {262 0 0 0-1332 {}} {262 0 0 0-1348 {}} {262 0 0 0-1351 {}} {262 0 0 0-1354 {}} {262 0 0 0-1357 {}} {260 0 0 0-1364 {}}} CYCLES {}}
set a(0-1365) {AREA_SCORE {} NAME INNER_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-343 LOC {1 0.26999999999999996 1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{258 0 0 0-1361 {}}} SUCCS {{260 0 0 0-1048 {}} {259 0 0 0-1366 {}}} CYCLES {}}
set a(0-1366) {AREA_SCORE {} NAME INNER_LOOP:break(INNER_LOOP) TYPE TERMINATE PAR 0-1036 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-344 LOC {1 0.26999999999999996 1 1.0 1 1.0 3 1.0} PREDS {{259 0 0 0-1365 {}}} SUCCS {{132 0 0 0-1048 {}} {132 0 0 0-1111 {}} {132 0 0 0-1114 {}} {132 0 0 0-1133 {}} {132 0 0 0-1136 {}} {132 0 0 0-1181 {}} {132 0 0 0-1184 {}} {132 0 0 0-1203 {}} {132 0 0 0-1206 {}} {132 0 0 0-1251 {}} {132 0 0 0-1254 {}} {132 0 0 0-1273 {}} {132 0 0 0-1276 {}} {132 0 0 0-1331 {}} {132 0 0 0-1334 {}} {132 0 0 0-1353 {}} {132 0 0 0-1356 {}} {132 0 0 0-1361 {}} {132 0 0 0-1364 {}}} CYCLES {}}
set a(0-1036) {CHI {0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223 0-1224 0-1225 0-1226 0-1227 0-1228 0-1229 0-1230 0-1231 0-1232 0-1233 0-1234 0-1235 0-1236 0-1237 0-1238 0-1239 0-1240 0-1241 0-1242 0-1243 0-1244 0-1245 0-1246 0-1247 0-1248 0-1249 0-1250 0-1251 0-1252 0-1253 0-1254 0-1255 0-1256 0-1257 0-1258 0-1259 0-1260 0-1261 0-1262 0-1263 0-1264 0-1265 0-1266 0-1267 0-1268 0-1269 0-1270 0-1271 0-1272 0-1273 0-1274 0-1275 0-1276 0-1277 0-1278 0-1279 0-1280 0-1281 0-1282 0-1283 0-1284 0-1285 0-1286 0-1287 0-1288 0-1289 0-1290 0-1291 0-1292 0-1293 0-1294 0-1295 0-1296 0-1297 0-1298 0-1299 0-1300 0-1301 0-1302 0-1303 0-1304 0-1305 0-1306 0-1307 0-1308 0-1309 0-1310 0-1311 0-1312 0-1313 0-1314 0-1315 0-1316 0-1317 0-1318 0-1319 0-1320 0-1321 0-1322 0-1323 0-1324 0-1325 0-1326 0-1327 0-1328 0-1329 0-1330 0-1331 0-1332 0-1333 0-1334 0-1335 0-1336 0-1337 0-1338 0-1339 0-1340 0-1341 0-1342 0-1343 0-1344 0-1345 0-1346 0-1347 0-1348 0-1349 0-1350 0-1351 0-1352 0-1353 0-1354 0-1355 0-1356 0-1357 0-1358 0-1359 0-1360 0-1361 0-1362 0-1363 0-1364 0-1365 0-1366} ITERATIONS 128 RESET_LATENCY 0 CSTEPS 12 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 12.0 CYCLES_IN 139 TOTAL_CYCLES_IN 1529 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1529 NAME INNER_LOOP TYPE LOOP DELAY {7650.00 ns} PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-345 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1047 {}} {258 0 0 0-1046 {}} {130 0 0 0-1045 {}} {64 0 0 0-1044 {}}} SUCCS {{772 0 0 0-1047 {}} {131 0 0 0-1367 {}} {258 0 0 0-1037 {}}} CYCLES {}}
set a(0-1367) {AREA_SCORE {} NAME cpyVec:for:i:asn(cpyVec:for:i(10:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-346 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1036 {}} {772 0 0 0-1037 {}}} SUCCS {{259 0 0 0-1037 {}}} CYCLES {}}
set a(0-1368) {AREA_SCORE {} NAME cpyVec:for:asn(exit:cpyVec:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-347 LOC {0 1.0 1 1.0 1 1.0 1 1.0 2 1.0} PREDS {{132 0 0 0-1514 {}} {260 0 0 0-1513 {}} {260 0 0 0-1510 {}} {260 0 0 0-1509 {}}} SUCCS {{256 0 0 0-1509 {}}} CYCLES {}}
set a(0-1369) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-348 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1501 {}}} CYCLES {}}
set a(0-1370) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-349 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1501 {}}} CYCLES {}}
set a(0-1371) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-350 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1486 {}}} CYCLES {}}
set a(0-1372) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-351 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1486 {}}} CYCLES {}}
set a(0-1373) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-352 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1471 {}}} CYCLES {}}
set a(0-1374) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-353 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1471 {}}} CYCLES {}}
set a(0-1375) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-354 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1456 {}}} CYCLES {}}
set a(0-1376) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-355 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1456 {}}} CYCLES {}}
set a(0-1377) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-356 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1441 {}}} CYCLES {}}
set a(0-1378) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-357 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1441 {}}} CYCLES {}}
set a(0-1379) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-358 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1426 {}}} CYCLES {}}
set a(0-1380) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-359 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1426 {}}} CYCLES {}}
set a(0-1381) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-360 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1411 {}}} CYCLES {}}
set a(0-1382) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-361 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1411 {}}} CYCLES {}}
set a(0-1383) {AREA_SCORE {} NAME cpyVec:for:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-362 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1396 {}}} CYCLES {}}
set a(0-1384) {AREA_SCORE {} NAME cpyVec:for:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-363 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1396 {}}} CYCLES {}}
set a(0-1385) {AREA_SCORE {} NAME cpyVec:for:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-364 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1386 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1386) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#161 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-365 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1385 {}}} SUCCS {{259 0 0 0-1387 {}}} CYCLES {}}
set a(0-1387) {AREA_SCORE {} NAME cpyVec:for:switch TYPE SELECT PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-366 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1386 {}}} SUCCS {{146 0 0 0-1388 {}} {146 0 0 0-1389 {}} {146 0 0 0-1390 {}} {146 0 0 0-1391 {}} {146 0 0 0-1392 {}} {146 0 0 0-1393 {}}} CYCLES {}}
set a(0-1388) {AREA_SCORE {} NAME cpyVec:for:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-367 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1387 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1389 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1389) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#34 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-368 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1388 {}} {146 0 0 0-1387 {}}} SUCCS {{259 0 0 0-1390 {}}} CYCLES {}}
set a(0-1390) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-369 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1389 {}} {146 0 0 0-1387 {}}} SUCCS {{258 0 0 0-1396 {}}} CYCLES {}}
set a(0-1391) {AREA_SCORE {} NAME cpyVec:for:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-370 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1387 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1392 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1392) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#42 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-371 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1391 {}} {146 0 0 0-1387 {}}} SUCCS {{259 0 0 0-1393 {}}} CYCLES {}}
set a(0-1393) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(15,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(0).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-372 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1392 {}} {146 0 0 0-1387 {}}} SUCCS {{258 0 0 0-1396 {}}} CYCLES {}}
set a(0-1394) {AREA_SCORE {} NAME cpyVec:for:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-373 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1395 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1395) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0) TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-374 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-1394 {}}} SUCCS {{259 0 0 0-1396 {}}} CYCLES {}}
set a(0-1396) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux TYPE MUX DELAY {0.09 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-375 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-1395 {}} {258 0 0 0-1393 {}} {258 0 0 0-1390 {}} {258 0 0 0-1384 {}} {258 0 0 0-1383 {}}} SUCCS {{258 0 0 0-1399 {}}} CYCLES {}}
set a(0-1397) {AREA_SCORE {} NAME cpyVec:for:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-376 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1398 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1398) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#1 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-377 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-1397 {}}} SUCCS {{259 0 0 0-1399 {}}} CYCLES {}}
set a(0-1399) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(23,7,32,128,128,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-378 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-1399 {}} {259 0 0 0-1398 {}} {258 0 0 0-1396 {}} {132 0 0 0-1514 {}} {80 0 0 0-1504 {}} {80 0 0 0-1489 {}} {80 0 0 0-1474 {}} {80 0 0 0-1459 {}} {80 0 0 0-1444 {}} {80 0 0 0-1429 {}} {80 0 0 0-1414 {}}} SUCCS {{262 0 0 0-1399 {}} {80 0 0 0-1414 {}} {80 0 0 0-1429 {}} {80 0 0 0-1444 {}} {80 0 0 0-1459 {}} {80 0 0 0-1474 {}} {80 0 0 0-1489 {}} {80 0 0 0-1504 {}}} CYCLES {}}
set a(0-1400) {AREA_SCORE {} NAME cpyVec:for:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-379 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1401 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1401) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#162 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-380 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1400 {}}} SUCCS {{259 0 0 0-1402 {}}} CYCLES {}}
set a(0-1402) {AREA_SCORE {} NAME cpyVec:for:switch#1 TYPE SELECT PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-381 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1401 {}}} SUCCS {{146 0 0 0-1403 {}} {146 0 0 0-1404 {}} {146 0 0 0-1405 {}} {146 0 0 0-1406 {}} {146 0 0 0-1407 {}} {146 0 0 0-1408 {}}} CYCLES {}}
set a(0-1403) {AREA_SCORE {} NAME cpyVec:for:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-382 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1402 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1404 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1404) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#51 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-383 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1403 {}} {146 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1405 {}}} CYCLES {}}
set a(0-1405) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-384 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1404 {}} {146 0 0 0-1402 {}}} SUCCS {{258 0 0 0-1411 {}}} CYCLES {}}
set a(0-1406) {AREA_SCORE {} NAME cpyVec:for:i:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-385 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1402 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1407 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1407) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#59 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-386 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1406 {}} {146 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1408 {}}} CYCLES {}}
set a(0-1408) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(16,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(1).@)#1 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-387 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1407 {}} {146 0 0 0-1402 {}}} SUCCS {{258 0 0 0-1411 {}}} CYCLES {}}
set a(0-1409) {AREA_SCORE {} NAME cpyVec:for:i:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-388 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1410 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1410) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#10 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-389 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-1409 {}}} SUCCS {{259 0 0 0-1411 {}}} CYCLES {}}
set a(0-1411) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#1 TYPE MUX DELAY {0.09 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-390 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-1410 {}} {258 0 0 0-1408 {}} {258 0 0 0-1405 {}} {258 0 0 0-1382 {}} {258 0 0 0-1381 {}}} SUCCS {{258 0 0 0-1414 {}}} CYCLES {}}
set a(0-1412) {AREA_SCORE {} NAME cpyVec:for:i:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-391 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1413 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1413) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#3 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-392 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-1412 {}}} SUCCS {{259 0 0 0-1414 {}}} CYCLES {}}
set a(0-1414) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(24,7,32,128,128,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-393 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-1414 {}} {259 0 0 0-1413 {}} {258 0 0 0-1411 {}} {80 0 0 0-1399 {}} {132 0 0 0-1514 {}}} SUCCS {{80 0 0 0-1399 {}} {262 0 0 0-1414 {}}} CYCLES {}}
set a(0-1415) {AREA_SCORE {} NAME cpyVec:for:i:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-394 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1416 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1416) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#163 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-395 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1415 {}}} SUCCS {{259 0 0 0-1417 {}}} CYCLES {}}
set a(0-1417) {AREA_SCORE {} NAME cpyVec:for:switch#2 TYPE SELECT PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-396 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1416 {}}} SUCCS {{146 0 0 0-1418 {}} {146 0 0 0-1419 {}} {146 0 0 0-1420 {}} {146 0 0 0-1421 {}} {146 0 0 0-1422 {}} {146 0 0 0-1423 {}}} CYCLES {}}
set a(0-1418) {AREA_SCORE {} NAME cpyVec:for:i:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-397 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1417 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1419 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1419) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#68 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-398 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1418 {}} {146 0 0 0-1417 {}}} SUCCS {{259 0 0 0-1420 {}}} CYCLES {}}
set a(0-1420) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-399 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1419 {}} {146 0 0 0-1417 {}}} SUCCS {{258 0 0 0-1426 {}}} CYCLES {}}
set a(0-1421) {AREA_SCORE {} NAME cpyVec:for:i:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-400 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1417 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1422 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1422) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#76 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-401 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1421 {}} {146 0 0 0-1417 {}}} SUCCS {{259 0 0 0-1423 {}}} CYCLES {}}
set a(0-1423) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(17,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(2).@)#2 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-402 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1422 {}} {146 0 0 0-1417 {}}} SUCCS {{258 0 0 0-1426 {}}} CYCLES {}}
set a(0-1424) {AREA_SCORE {} NAME cpyVec:for:i:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-403 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1425 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1425) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#11 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-404 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-1424 {}}} SUCCS {{259 0 0 0-1426 {}}} CYCLES {}}
set a(0-1426) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#2 TYPE MUX DELAY {0.09 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-405 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-1425 {}} {258 0 0 0-1423 {}} {258 0 0 0-1420 {}} {258 0 0 0-1380 {}} {258 0 0 0-1379 {}}} SUCCS {{258 0 0 0-1429 {}}} CYCLES {}}
set a(0-1427) {AREA_SCORE {} NAME cpyVec:for:i:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-406 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1428 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1428) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#4 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-407 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1429 {}}} CYCLES {}}
set a(0-1429) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(25,7,32,128,128,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-408 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-1429 {}} {259 0 0 0-1428 {}} {258 0 0 0-1426 {}} {80 0 0 0-1399 {}} {132 0 0 0-1514 {}}} SUCCS {{80 0 0 0-1399 {}} {262 0 0 0-1429 {}}} CYCLES {}}
set a(0-1430) {AREA_SCORE {} NAME cpyVec:for:i:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-409 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1431 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1431) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#164 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-410 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1430 {}}} SUCCS {{259 0 0 0-1432 {}}} CYCLES {}}
set a(0-1432) {AREA_SCORE {} NAME cpyVec:for:switch#3 TYPE SELECT PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-411 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1431 {}}} SUCCS {{146 0 0 0-1433 {}} {146 0 0 0-1434 {}} {146 0 0 0-1435 {}} {146 0 0 0-1436 {}} {146 0 0 0-1437 {}} {146 0 0 0-1438 {}}} CYCLES {}}
set a(0-1433) {AREA_SCORE {} NAME cpyVec:for:i:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-412 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1432 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1434 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1434) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#85 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-413 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1433 {}} {146 0 0 0-1432 {}}} SUCCS {{259 0 0 0-1435 {}}} CYCLES {}}
set a(0-1435) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-414 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1434 {}} {146 0 0 0-1432 {}}} SUCCS {{258 0 0 0-1441 {}}} CYCLES {}}
set a(0-1436) {AREA_SCORE {} NAME cpyVec:for:i:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-415 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1432 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1437 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1437) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#93 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-416 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1436 {}} {146 0 0 0-1432 {}}} SUCCS {{259 0 0 0-1438 {}}} CYCLES {}}
set a(0-1438) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(18,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(3).@)#3 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-417 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1437 {}} {146 0 0 0-1432 {}}} SUCCS {{258 0 0 0-1441 {}}} CYCLES {}}
set a(0-1439) {AREA_SCORE {} NAME cpyVec:for:i:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-418 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1440 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1440) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#12 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-419 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-1439 {}}} SUCCS {{259 0 0 0-1441 {}}} CYCLES {}}
set a(0-1441) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#3 TYPE MUX DELAY {0.09 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-420 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-1440 {}} {258 0 0 0-1438 {}} {258 0 0 0-1435 {}} {258 0 0 0-1378 {}} {258 0 0 0-1377 {}}} SUCCS {{258 0 0 0-1444 {}}} CYCLES {}}
set a(0-1442) {AREA_SCORE {} NAME cpyVec:for:i:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-421 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1443 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1443) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#5 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-422 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-1442 {}}} SUCCS {{259 0 0 0-1444 {}}} CYCLES {}}
set a(0-1444) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(26,7,32,128,128,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-423 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-1444 {}} {259 0 0 0-1443 {}} {258 0 0 0-1441 {}} {80 0 0 0-1399 {}} {132 0 0 0-1514 {}}} SUCCS {{80 0 0 0-1399 {}} {262 0 0 0-1444 {}}} CYCLES {}}
set a(0-1445) {AREA_SCORE {} NAME cpyVec:for:i:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-424 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1446 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1446) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#165 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-425 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1445 {}}} SUCCS {{259 0 0 0-1447 {}}} CYCLES {}}
set a(0-1447) {AREA_SCORE {} NAME cpyVec:for:switch#4 TYPE SELECT PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-426 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1446 {}}} SUCCS {{146 0 0 0-1448 {}} {146 0 0 0-1449 {}} {146 0 0 0-1450 {}} {146 0 0 0-1451 {}} {146 0 0 0-1452 {}} {146 0 0 0-1453 {}}} CYCLES {}}
set a(0-1448) {AREA_SCORE {} NAME cpyVec:for:i:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-427 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1447 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1449 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1449) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#102 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-428 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1448 {}} {146 0 0 0-1447 {}}} SUCCS {{259 0 0 0-1450 {}}} CYCLES {}}
set a(0-1450) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-429 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1449 {}} {146 0 0 0-1447 {}}} SUCCS {{258 0 0 0-1456 {}}} CYCLES {}}
set a(0-1451) {AREA_SCORE {} NAME cpyVec:for:i:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-430 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1447 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1452 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1452) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#110 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-431 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1451 {}} {146 0 0 0-1447 {}}} SUCCS {{259 0 0 0-1453 {}}} CYCLES {}}
set a(0-1453) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(19,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(4).@)#4 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-432 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1452 {}} {146 0 0 0-1447 {}}} SUCCS {{258 0 0 0-1456 {}}} CYCLES {}}
set a(0-1454) {AREA_SCORE {} NAME cpyVec:for:i:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1455 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1455) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#13 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-434 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-1454 {}}} SUCCS {{259 0 0 0-1456 {}}} CYCLES {}}
set a(0-1456) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#4 TYPE MUX DELAY {0.09 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-435 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-1455 {}} {258 0 0 0-1453 {}} {258 0 0 0-1450 {}} {258 0 0 0-1376 {}} {258 0 0 0-1375 {}}} SUCCS {{258 0 0 0-1459 {}}} CYCLES {}}
set a(0-1457) {AREA_SCORE {} NAME cpyVec:for:i:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-436 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1458 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1458) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#6 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-437 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-1457 {}}} SUCCS {{259 0 0 0-1459 {}}} CYCLES {}}
set a(0-1459) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(27,7,32,128,128,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(4).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-438 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-1459 {}} {259 0 0 0-1458 {}} {258 0 0 0-1456 {}} {80 0 0 0-1399 {}} {132 0 0 0-1514 {}}} SUCCS {{80 0 0 0-1399 {}} {262 0 0 0-1459 {}}} CYCLES {}}
set a(0-1460) {AREA_SCORE {} NAME cpyVec:for:i:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-439 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1461 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1461) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#166 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-440 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1460 {}}} SUCCS {{259 0 0 0-1462 {}}} CYCLES {}}
set a(0-1462) {AREA_SCORE {} NAME cpyVec:for:switch#5 TYPE SELECT PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-441 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1461 {}}} SUCCS {{146 0 0 0-1463 {}} {146 0 0 0-1464 {}} {146 0 0 0-1465 {}} {146 0 0 0-1466 {}} {146 0 0 0-1467 {}} {146 0 0 0-1468 {}}} CYCLES {}}
set a(0-1463) {AREA_SCORE {} NAME cpyVec:for:i:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-442 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1462 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1464 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1464) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#119 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-443 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1463 {}} {146 0 0 0-1462 {}}} SUCCS {{259 0 0 0-1465 {}}} CYCLES {}}
set a(0-1465) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-444 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1464 {}} {146 0 0 0-1462 {}}} SUCCS {{258 0 0 0-1471 {}}} CYCLES {}}
set a(0-1466) {AREA_SCORE {} NAME cpyVec:for:i:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-445 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1462 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1467 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1467) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#127 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-446 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1466 {}} {146 0 0 0-1462 {}}} SUCCS {{259 0 0 0-1468 {}}} CYCLES {}}
set a(0-1468) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(20,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(5).@)#5 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-447 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1467 {}} {146 0 0 0-1462 {}}} SUCCS {{258 0 0 0-1471 {}}} CYCLES {}}
set a(0-1469) {AREA_SCORE {} NAME cpyVec:for:i:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-448 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1470 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1470) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#14 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-449 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-1469 {}}} SUCCS {{259 0 0 0-1471 {}}} CYCLES {}}
set a(0-1471) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#5 TYPE MUX DELAY {0.09 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-450 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-1470 {}} {258 0 0 0-1468 {}} {258 0 0 0-1465 {}} {258 0 0 0-1374 {}} {258 0 0 0-1373 {}}} SUCCS {{258 0 0 0-1474 {}}} CYCLES {}}
set a(0-1472) {AREA_SCORE {} NAME cpyVec:for:i:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1473 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1473) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#7 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-452 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-1472 {}}} SUCCS {{259 0 0 0-1474 {}}} CYCLES {}}
set a(0-1474) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(28,7,32,128,128,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(5).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-453 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-1474 {}} {259 0 0 0-1473 {}} {258 0 0 0-1471 {}} {80 0 0 0-1399 {}} {132 0 0 0-1514 {}}} SUCCS {{80 0 0 0-1399 {}} {262 0 0 0-1474 {}}} CYCLES {}}
set a(0-1475) {AREA_SCORE {} NAME cpyVec:for:i:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-454 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1476 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1476) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#167 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-455 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1475 {}}} SUCCS {{259 0 0 0-1477 {}}} CYCLES {}}
set a(0-1477) {AREA_SCORE {} NAME cpyVec:for:switch#6 TYPE SELECT PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-456 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1476 {}}} SUCCS {{146 0 0 0-1478 {}} {146 0 0 0-1479 {}} {146 0 0 0-1480 {}} {146 0 0 0-1481 {}} {146 0 0 0-1482 {}} {146 0 0 0-1483 {}}} CYCLES {}}
set a(0-1478) {AREA_SCORE {} NAME cpyVec:for:i:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-457 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1477 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1479 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1479) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#136 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-458 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1478 {}} {146 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1480 {}}} CYCLES {}}
set a(0-1480) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-459 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1479 {}} {146 0 0 0-1477 {}}} SUCCS {{258 0 0 0-1486 {}}} CYCLES {}}
set a(0-1481) {AREA_SCORE {} NAME cpyVec:for:i:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-460 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1477 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1482 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1482) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#144 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-461 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1481 {}} {146 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1483 {}}} CYCLES {}}
set a(0-1483) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(21,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(6).@)#6 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-462 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1482 {}} {146 0 0 0-1477 {}}} SUCCS {{258 0 0 0-1486 {}}} CYCLES {}}
set a(0-1484) {AREA_SCORE {} NAME cpyVec:for:i:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-463 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1485 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1485) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#15 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-464 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-1484 {}}} SUCCS {{259 0 0 0-1486 {}}} CYCLES {}}
set a(0-1486) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#6 TYPE MUX DELAY {0.09 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-465 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-1485 {}} {258 0 0 0-1483 {}} {258 0 0 0-1480 {}} {258 0 0 0-1372 {}} {258 0 0 0-1371 {}}} SUCCS {{258 0 0 0-1489 {}}} CYCLES {}}
set a(0-1487) {AREA_SCORE {} NAME cpyVec:for:i:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-466 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1488 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1488) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#8 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-467 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-1487 {}}} SUCCS {{259 0 0 0-1489 {}}} CYCLES {}}
set a(0-1489) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(29,7,32,128,128,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(6).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-468 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-1489 {}} {259 0 0 0-1488 {}} {258 0 0 0-1486 {}} {80 0 0 0-1399 {}} {132 0 0 0-1514 {}}} SUCCS {{80 0 0 0-1399 {}} {262 0 0 0-1489 {}}} CYCLES {}}
set a(0-1490) {AREA_SCORE {} NAME cpyVec:for:i:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-469 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1491 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1491) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#168 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-470 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1490 {}}} SUCCS {{259 0 0 0-1492 {}}} CYCLES {}}
set a(0-1492) {AREA_SCORE {} NAME cpyVec:for:switch#7 TYPE SELECT PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-471 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-1491 {}}} SUCCS {{146 0 0 0-1493 {}} {146 0 0 0-1494 {}} {146 0 0 0-1495 {}} {146 0 0 0-1496 {}} {146 0 0 0-1497 {}} {146 0 0 0-1498 {}}} CYCLES {}}
set a(0-1493) {AREA_SCORE {} NAME cpyVec:for:i:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-472 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1492 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1494 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1494) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#153 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-473 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1493 {}} {146 0 0 0-1492 {}}} SUCCS {{259 0 0 0-1495 {}}} CYCLES {}}
set a(0-1495) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-474 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1494 {}} {146 0 0 0-1492 {}}} SUCCS {{258 0 0 0-1501 {}}} CYCLES {}}
set a(0-1496) {AREA_SCORE {} NAME cpyVec:for:i:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-475 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-1492 {}} {262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1497 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1497) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#31 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-476 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1496 {}} {146 0 0 0-1492 {}}} SUCCS {{259 0 0 0-1498 {}}} CYCLES {}}
set a(0-1498) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(22,6,32,64,64,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(7).@)#7 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-477 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1497 {}} {146 0 0 0-1492 {}}} SUCCS {{258 0 0 0-1501 {}}} CYCLES {}}
set a(0-1499) {AREA_SCORE {} NAME cpyVec:for:i:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-478 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1500 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1500) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#16 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-479 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-1499 {}}} SUCCS {{259 0 0 0-1501 {}}} CYCLES {}}
set a(0-1501) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#7 TYPE MUX DELAY {0.09 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-480 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-1500 {}} {258 0 0 0-1498 {}} {258 0 0 0-1495 {}} {258 0 0 0-1370 {}} {258 0 0 0-1369 {}}} SUCCS {{258 0 0 0-1504 {}}} CYCLES {}}
set a(0-1502) {AREA_SCORE {} NAME cpyVec:for:i:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-481 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1503 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1503) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#9 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-482 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-1502 {}}} SUCCS {{259 0 0 0-1504 {}}} CYCLES {}}
set a(0-1504) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(30,7,32,128,128,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(7).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-483 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-1504 {}} {259 0 0 0-1503 {}} {258 0 0 0-1501 {}} {80 0 0 0-1399 {}} {132 0 0 0-1514 {}}} SUCCS {{80 0 0 0-1399 {}} {262 0 0 0-1504 {}}} CYCLES {}}
set a(0-1505) {AREA_SCORE {} NAME cpyVec:for:i:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-484 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.605} PREDS {{262 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1506 {}} {256 0 0 0-1512 {}}} CYCLES {}}
set a(0-1506) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(6-0)#2 TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-485 LOC {0 1.0 1 0.0 1 0.0 2 0.605} PREDS {{259 0 0 0-1505 {}}} SUCCS {{259 0 0 0-1507 {}}} CYCLES {}}
set a(0-1507) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME operator+=<20,false>#1:acc TYPE ACCU DELAY {1.08 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-486 LOC {1 0.0 1 0.73 1 0.73 1 0.99999975 2 0.87499975} PREDS {{259 0 0 0-1506 {}}} SUCCS {{259 0 0 0-1508 {}} {258 0 0 0-1512 {}}} CYCLES {}}
set a(0-1508) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(10:3))(7) TYPE READSLICE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-487 LOC {1 0.26999999999999996 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-1507 {}}} SUCCS {{259 0 0 0-1509 {}}} CYCLES {}}
set a(0-1509) {AREA_SCORE {} NAME cpyVec:for:i:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-488 LOC {1 0.26999999999999996 1 1.0 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-1508 {}} {256 0 0 0-1368 {}} {132 0 0 0-1514 {}}} SUCCS {{260 0 0 0-1368 {}} {259 0 0 0-1510 {}} {258 0 0 0-1513 {}}} CYCLES {}}
set a(0-1510) {AREA_SCORE {} NAME cpyVec:for:i:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-489 LOC {1 0.26999999999999996 1 1.0 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-1509 {}}} SUCCS {{260 0 0 0-1368 {}} {259 0 0 0-1511 {}}} CYCLES {}}
set a(0-1511) {AREA_SCORE {} NAME cpyVec:for:i:select TYPE SELECT PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-490 LOC {1 0.26999999999999996 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-1510 {}}} SUCCS {{131 0 0 0-1512 {}}} CYCLES {}}
set a(0-1512) {AREA_SCORE {} NAME asn(cpyVec:for:i(10:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 LOC {1 0.26999999999999996 1 1.0 1 1.0 1 1.0 2 0.875} PREDS {{260 0 0 0-1512 {}} {131 0 0 0-1511 {}} {258 0 0 0-1507 {}} {256 0 0 0-1505 {}} {256 0 0 0-1502 {}} {256 0 0 0-1499 {}} {256 0 0 0-1496 {}} {256 0 0 0-1493 {}} {256 0 0 0-1490 {}} {256 0 0 0-1487 {}} {256 0 0 0-1484 {}} {256 0 0 0-1481 {}} {256 0 0 0-1478 {}} {256 0 0 0-1475 {}} {256 0 0 0-1472 {}} {256 0 0 0-1469 {}} {256 0 0 0-1466 {}} {256 0 0 0-1463 {}} {256 0 0 0-1460 {}} {256 0 0 0-1457 {}} {256 0 0 0-1454 {}} {256 0 0 0-1451 {}} {256 0 0 0-1448 {}} {256 0 0 0-1445 {}} {256 0 0 0-1442 {}} {256 0 0 0-1439 {}} {256 0 0 0-1436 {}} {256 0 0 0-1433 {}} {256 0 0 0-1430 {}} {256 0 0 0-1427 {}} {256 0 0 0-1424 {}} {256 0 0 0-1421 {}} {256 0 0 0-1418 {}} {256 0 0 0-1415 {}} {256 0 0 0-1412 {}} {256 0 0 0-1409 {}} {256 0 0 0-1406 {}} {256 0 0 0-1403 {}} {256 0 0 0-1400 {}} {256 0 0 0-1397 {}} {256 0 0 0-1394 {}} {256 0 0 0-1391 {}} {256 0 0 0-1388 {}} {256 0 0 0-1385 {}} {132 0 0 0-1514 {}}} SUCCS {{262 0 0 0-1385 {}} {262 0 0 0-1388 {}} {262 0 0 0-1391 {}} {262 0 0 0-1394 {}} {262 0 0 0-1397 {}} {262 0 0 0-1400 {}} {262 0 0 0-1403 {}} {262 0 0 0-1406 {}} {262 0 0 0-1409 {}} {262 0 0 0-1412 {}} {262 0 0 0-1415 {}} {262 0 0 0-1418 {}} {262 0 0 0-1421 {}} {262 0 0 0-1424 {}} {262 0 0 0-1427 {}} {262 0 0 0-1430 {}} {262 0 0 0-1433 {}} {262 0 0 0-1436 {}} {262 0 0 0-1439 {}} {262 0 0 0-1442 {}} {262 0 0 0-1445 {}} {262 0 0 0-1448 {}} {262 0 0 0-1451 {}} {262 0 0 0-1454 {}} {262 0 0 0-1457 {}} {262 0 0 0-1460 {}} {262 0 0 0-1463 {}} {262 0 0 0-1466 {}} {262 0 0 0-1469 {}} {262 0 0 0-1472 {}} {262 0 0 0-1475 {}} {262 0 0 0-1478 {}} {262 0 0 0-1481 {}} {262 0 0 0-1484 {}} {262 0 0 0-1487 {}} {262 0 0 0-1490 {}} {262 0 0 0-1493 {}} {262 0 0 0-1496 {}} {262 0 0 0-1499 {}} {262 0 0 0-1502 {}} {262 0 0 0-1505 {}} {260 0 0 0-1512 {}}} CYCLES {}}
set a(0-1513) {AREA_SCORE {} NAME cpyVec:for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-491 LOC {1 0.26999999999999996 1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{258 0 0 0-1509 {}}} SUCCS {{260 0 0 0-1368 {}} {259 0 0 0-1514 {}}} CYCLES {}}
set a(0-1514) {AREA_SCORE {} NAME cpyVec:for:break(cpyVec:for) TYPE TERMINATE PAR 0-1037 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-492 LOC {1 0.26999999999999996 1 1.0 1 1.0 3 1.0} PREDS {{259 0 0 0-1513 {}}} SUCCS {{132 0 0 0-1368 {}} {132 0 0 0-1399 {}} {132 0 0 0-1414 {}} {132 0 0 0-1429 {}} {132 0 0 0-1444 {}} {132 0 0 0-1459 {}} {132 0 0 0-1474 {}} {132 0 0 0-1489 {}} {132 0 0 0-1504 {}} {132 0 0 0-1509 {}} {132 0 0 0-1512 {}}} CYCLES {}}
set a(0-1037) {CHI {0-1368 0-1369 0-1370 0-1371 0-1372 0-1373 0-1374 0-1375 0-1376 0-1377 0-1378 0-1379 0-1380 0-1381 0-1382 0-1383 0-1384 0-1385 0-1386 0-1387 0-1388 0-1389 0-1390 0-1391 0-1392 0-1393 0-1394 0-1395 0-1396 0-1397 0-1398 0-1399 0-1400 0-1401 0-1402 0-1403 0-1404 0-1405 0-1406 0-1407 0-1408 0-1409 0-1410 0-1411 0-1412 0-1413 0-1414 0-1415 0-1416 0-1417 0-1418 0-1419 0-1420 0-1421 0-1422 0-1423 0-1424 0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432 0-1433 0-1434 0-1435 0-1436 0-1437 0-1438 0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514} ITERATIONS 128 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 130 TOTAL_CYCLES_IN 1430 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1430 NAME cpyVec:for TYPE LOOP DELAY {7155.00 ns} PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-493 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1367 {}} {258 0 0 0-1036 {}}} SUCCS {{772 0 0 0-1367 {}} {131 0 0 0-1515 {}} {130 0 0 0-1516 {}} {130 0 0 0-1517 {}}} CYCLES {}}
set a(0-1515) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-494 LOC {1 1.0 2 0.74125 2 0.74125 2 0.74125 2 0.74125} PREDS {{131 0 0 0-1037 {}} {774 0 0 0-1517 {}}} SUCCS {{259 0 0 0-1516 {}} {256 0 0 0-1517 {}}} CYCLES {}}
set a(0-1516) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 2 NAME STAGE_LOOP:acc TYPE ACCU DELAY {1.04 ns} PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-495 LOC {2 0.0 2 0.74125 2 0.74125 2 0.99999975 2 0.99999975} PREDS {{259 0 0 0-1515 {}} {130 0 0 0-1037 {}}} SUCCS {{259 0 0 0-1517 {}}} CYCLES {}}
set a(0-1517) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1035 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-496 LOC {2 0.25875 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{772 0 0 0-1517 {}} {259 0 0 0-1516 {}} {256 0 0 0-1515 {}} {130 0 0 0-1037 {}} {256 0 0 0-1041 {}}} SUCCS {{774 0 0 0-1041 {}} {774 0 0 0-1515 {}} {772 0 0 0-1517 {}}} CYCLES {}}
set a(0-1035) {CHI {0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1036 0-1367 0-1037 0-1515 0-1516 0-1517} ITERATIONS 11 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 2981 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 22 TOTAL_CYCLES_IN 22 TOTAL_CYCLES_UNDER 2959 TOTAL_CYCLES 2981 NAME STAGE_LOOP TYPE LOOP DELAY {14910.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-497 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1035 {}} {259 0 0 0-1040 {}} {130 0 0 0-1039 {}} {258 0 0 0-1038 {}}} SUCCS {{772 0 0 0-1040 {}} {774 0 0 0-1035 {}} {131 0 0 0-1518 {}} {130 0 0 0-1519 {}} {130 0 0 0-1520 {}} {130 0 0 0-1521 {}} {130 0 0 0-1522 {}} {130 0 0 0-1523 {}} {130 0 0 0-1524 {}} {130 0 0 0-1525 {}} {130 0 0 0-1526 {}} {130 0 0 0-1527 {}} {130 0 0 0-1528 {}} {130 0 0 0-1529 {}} {130 0 0 0-1530 {}} {130 0 0 0-1531 {}} {130 0 0 0-1532 {}} {130 0 0 0-1533 {}} {130 0 0 0-1534 {}} {130 0 0 0-1535 {}} {130 0 0 0-1536 {}} {130 0 0 0-1537 {}} {130 0 0 0-1538 {}} {130 0 0 0-1539 {}} {130 0 0 0-1540 {}} {130 0 0 0-1541 {}} {130 0 0 0-1542 {}} {130 0 0 0-1543 {}} {130 0 0 0-1544 {}} {130 0 0 0-1545 {}} {130 0 0 0-1546 {}} {130 0 0 0-1547 {}} {130 0 0 0-1548 {}} {130 0 0 0-1549 {}} {130 0 0 0-1550 {}} {130 0 0 0-1551 {}} {130 0 0 0-1552 {}} {130 0 0 0-1553 {}} {130 0 0 0-1554 {}} {130 0 0 0-1555 {}} {130 0 0 0-1556 {}} {130 0 0 0-1557 {}} {130 0 0 0-1558 {}} {130 0 0 0-1559 {}} {130 0 0 0-1560 {}} {130 0 0 0-1561 {}} {130 0 0 0-1562 {}} {130 0 0 0-1563 {}} {130 0 0 0-1564 {}} {130 0 0 0-1565 {}} {130 0 0 0-1566 {}} {130 0 0 0-1567 {}} {130 0 0 0-1568 {}} {130 0 0 0-1569 {}} {130 0 0 0-1570 {}} {130 0 0 0-1571 {}}} CYCLES {}}
set a(0-1518) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-498 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1035 {}} {128 0 0 0-1519 {}}} SUCCS {{259 0 0 0-1519 {}}} CYCLES {}}
set a(0-1519) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-499 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1519 {}} {259 0 0 0-1518 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1518 {}} {772 0 0 0-1519 {}} {259 0 0 0-1520 {}}} CYCLES {}}
set a(0-1520) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-500 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1519 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1521) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-501 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1522 {}}} SUCCS {{259 0 0 0-1522 {}}} CYCLES {}}
set a(0-1522) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-502 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1522 {}} {259 0 0 0-1521 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1521 {}} {772 0 0 0-1522 {}} {259 0 0 0-1523 {}}} CYCLES {}}
set a(0-1523) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-503 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1522 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1524) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-504 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1525 {}}} SUCCS {{259 0 0 0-1525 {}}} CYCLES {}}
set a(0-1525) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-505 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1525 {}} {259 0 0 0-1524 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1524 {}} {772 0 0 0-1525 {}} {259 0 0 0-1526 {}}} CYCLES {}}
set a(0-1526) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-506 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1525 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1527) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-507 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1528 {}}} SUCCS {{259 0 0 0-1528 {}}} CYCLES {}}
set a(0-1528) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-508 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1528 {}} {259 0 0 0-1527 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1527 {}} {772 0 0 0-1528 {}} {259 0 0 0-1529 {}}} CYCLES {}}
set a(0-1529) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-509 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1528 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1530) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-510 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1531 {}}} SUCCS {{259 0 0 0-1531 {}}} CYCLES {}}
set a(0-1531) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-511 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1531 {}} {259 0 0 0-1530 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1530 {}} {772 0 0 0-1531 {}} {259 0 0 0-1532 {}}} CYCLES {}}
set a(0-1532) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-512 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1531 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1533) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-513 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1534 {}}} SUCCS {{259 0 0 0-1534 {}}} CYCLES {}}
set a(0-1534) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-514 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1534 {}} {259 0 0 0-1533 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1533 {}} {772 0 0 0-1534 {}} {259 0 0 0-1535 {}}} CYCLES {}}
set a(0-1535) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-515 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1534 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1536) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-516 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1537 {}}} SUCCS {{259 0 0 0-1537 {}}} CYCLES {}}
set a(0-1537) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-517 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1537 {}} {259 0 0 0-1536 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1536 {}} {772 0 0 0-1537 {}} {259 0 0 0-1538 {}}} CYCLES {}}
set a(0-1538) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-518 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1537 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1539) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-519 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1540 {}}} SUCCS {{259 0 0 0-1540 {}}} CYCLES {}}
set a(0-1540) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-520 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1540 {}} {259 0 0 0-1539 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1539 {}} {772 0 0 0-1540 {}} {259 0 0 0-1541 {}}} CYCLES {}}
set a(0-1541) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-521 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1540 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1542) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-522 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1543 {}}} SUCCS {{259 0 0 0-1543 {}}} CYCLES {}}
set a(0-1543) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-523 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1543 {}} {259 0 0 0-1542 {}} {130 0 0 0-1035 {}} {256 0 0 0-1039 {}}} SUCCS {{774 0 0 0-1039 {}} {128 0 0 0-1542 {}} {772 0 0 0-1543 {}} {259 0 0 0-1544 {}}} CYCLES {}}
set a(0-1544) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-524 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1543 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1545) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-525 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1546 {}}} SUCCS {{259 0 0 0-1546 {}}} CYCLES {}}
set a(0-1546) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-526 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1546 {}} {259 0 0 0-1545 {}} {130 0 0 0-1035 {}} {256 0 0 0-1038 {}}} SUCCS {{774 0 0 0-1038 {}} {128 0 0 0-1545 {}} {772 0 0 0-1546 {}} {259 0 0 0-1547 {}}} CYCLES {}}
set a(0-1547) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-527 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1546 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1548) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-528 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1549 {}}} SUCCS {{259 0 0 0-1549 {}}} CYCLES {}}
set a(0-1549) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-529 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1549 {}} {259 0 0 0-1548 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1548 {}} {772 0 0 0-1549 {}} {259 0 0 0-1550 {}}} CYCLES {}}
set a(0-1550) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-530 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1549 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1551) {AREA_SCORE {} NAME CHN#11 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-531 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1552 {}}} SUCCS {{259 0 0 0-1552 {}}} CYCLES {}}
set a(0-1552) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-532 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1552 {}} {259 0 0 0-1551 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1551 {}} {772 0 0 0-1552 {}} {259 0 0 0-1553 {}}} CYCLES {}}
set a(0-1553) {AREA_SCORE {} NAME DataInp#11 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-533 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1552 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1554) {AREA_SCORE {} NAME CHN#12 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-534 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1555 {}}} SUCCS {{259 0 0 0-1555 {}}} CYCLES {}}
set a(0-1555) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-535 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1555 {}} {259 0 0 0-1554 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1554 {}} {772 0 0 0-1555 {}} {259 0 0 0-1556 {}}} CYCLES {}}
set a(0-1556) {AREA_SCORE {} NAME DataInp#12 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-536 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1555 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1557) {AREA_SCORE {} NAME CHN#13 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-537 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1558 {}}} SUCCS {{259 0 0 0-1558 {}}} CYCLES {}}
set a(0-1558) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-538 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1558 {}} {259 0 0 0-1557 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1557 {}} {772 0 0 0-1558 {}} {259 0 0 0-1559 {}}} CYCLES {}}
set a(0-1559) {AREA_SCORE {} NAME DataInp#13 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-539 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1558 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1560) {AREA_SCORE {} NAME CHN#14 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-540 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1561 {}}} SUCCS {{259 0 0 0-1561 {}}} CYCLES {}}
set a(0-1561) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-541 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1561 {}} {259 0 0 0-1560 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1560 {}} {772 0 0 0-1561 {}} {259 0 0 0-1562 {}}} CYCLES {}}
set a(0-1562) {AREA_SCORE {} NAME DataInp#14 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-542 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1561 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1563) {AREA_SCORE {} NAME CHN#15 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-543 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1564 {}}} SUCCS {{259 0 0 0-1564 {}}} CYCLES {}}
set a(0-1564) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-544 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1564 {}} {259 0 0 0-1563 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1563 {}} {772 0 0 0-1564 {}} {259 0 0 0-1565 {}}} CYCLES {}}
set a(0-1565) {AREA_SCORE {} NAME DataInp#15 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-545 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1564 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1566) {AREA_SCORE {} NAME CHN#16 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-546 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1567 {}}} CYCLES {}}
set a(0-1567) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-547 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1567 {}} {259 0 0 0-1566 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1566 {}} {772 0 0 0-1567 {}} {259 0 0 0-1568 {}}} CYCLES {}}
set a(0-1568) {AREA_SCORE {} NAME DataInp#16 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-548 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1567 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1569) {AREA_SCORE {} NAME CHN#17 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-549 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1035 {}} {128 0 0 0-1570 {}}} SUCCS {{259 0 0 0-1570 {}}} CYCLES {}}
set a(0-1570) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-550 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1570 {}} {259 0 0 0-1569 {}} {130 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1569 {}} {772 0 0 0-1570 {}} {259 0 0 0-1571 {}}} CYCLES {}}
set a(0-1571) {AREA_SCORE {} NAME DataInp#17 TYPE {C-CORE PORT} PAR 0-1034 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-551 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1570 {}} {130 0 0 0-1035 {}}} SUCCS {} CYCLES {}}
set a(0-1034) {CHI {0-1038 0-1039 0-1040 0-1035 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571} ITERATIONS Infinite LATENCY 2979 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 2983 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 2981 TOTAL_CYCLES 2983 NAME main TYPE LOOP DELAY {14920.00 ns} PAR 0-1033 XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-552 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-1034 {}}} SUCCS {{774 0 0 0-1034 {}}} CYCLES {}}
set a(0-1033) {CHI 0-1034 ITERATIONS Infinite LATENCY 2979 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 2983 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 2983 TOTAL_CYCLES 2983 NAME core:rlp TYPE LOOP DELAY {14920.00 ns} PAR {} XREFS 3214ad0d-5ff3-4510-8861-a5fef214f67e-553 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1033-TOTALCYCLES) {2983}
set a(0-1033-QMOD) {ccs_in(2,32) 0-1038 ccs_in(3,32) 0-1039 mgc_add(4,0,1,1,5) {0-1042 0-1516} mgc_shift_l(1,1,4,9) 0-1046 BLOCK_DPRAM_RBW_DUAL_rwport(23,7,32,128,128,32,1) {0-1073 0-1399} BLOCK_DPRAM_RBW_DUAL_rwport(24,7,32,128,128,32,1) {0-1076 0-1414} mgc_and(7,2) 0-1080 ccs_axi4_slave_mem(31,0,256,32,32,8,0,0,12,32,1,1,1,0,0) 0-1081 ccs_axi4_slave_mem(35,0,256,32,32,8,0,0,12,32,1,1,1,0,0) 0-1082 mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) {0-1083 0-1086 0-1151 0-1156 0-1221 0-1226 0-1302 0-1306} mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) {0-1084 0-1154 0-1224 0-1304} mgc_add(32,0,32,0,32) {0-1088 0-1095 0-1097 0-1104 0-1116 0-1121 0-1158 0-1165 0-1167 0-1174 0-1186 0-1191 0-1228 0-1235 0-1237 0-1244 0-1256 0-1261 0-1308 0-1315 0-1317 0-1324 0-1336 0-1341} mgc_add(33,0,32,0,33) {0-1091 0-1100 0-1161 0-1170 0-1231 0-1240 0-1311 0-1320} mgc_mux(32,1,2) {0-1096 0-1105 0-1127 0-1150 0-1153 0-1166 0-1175 0-1197 0-1220 0-1223 0-1236 0-1245 0-1267 0-1316 0-1325 0-1347 0-1396 0-1411 0-1426 0-1441 0-1456 0-1471 0-1486 0-1501} BLOCK_1R1W_RBW_rwport_en(7,6,32,64,64,32,1) {0-1111 0-1390} BLOCK_1R1W_RBW_rwport_en(11,6,32,64,64,32,1) {0-1114 0-1450} BLOCK_1R1W_RBW_rwport_en(15,6,32,64,64,32,1) {0-1133 0-1393} BLOCK_1R1W_RBW_rwport_en(19,6,32,64,64,32,1) {0-1136 0-1453} BLOCK_DPRAM_RBW_DUAL_rwport(25,7,32,128,128,32,1) {0-1139 0-1429} BLOCK_DPRAM_RBW_DUAL_rwport(26,7,32,128,128,32,1) {0-1142 0-1444} ccs_axi4_slave_mem(32,0,256,32,32,8,0,0,12,32,1,1,1,0,0) 0-1145 ccs_axi4_slave_mem(36,0,256,32,32,8,0,0,12,32,1,1,1,0,0) 0-1148 BLOCK_1R1W_RBW_rwport_en(8,6,32,64,64,32,1) {0-1181 0-1405} BLOCK_1R1W_RBW_rwport_en(12,6,32,64,64,32,1) {0-1184 0-1465} BLOCK_1R1W_RBW_rwport_en(16,6,32,64,64,32,1) {0-1203 0-1408} BLOCK_1R1W_RBW_rwport_en(20,6,32,64,64,32,1) {0-1206 0-1468} BLOCK_DPRAM_RBW_DUAL_rwport(27,7,32,128,128,32,1) {0-1209 0-1459} BLOCK_DPRAM_RBW_DUAL_rwport(28,7,32,128,128,32,1) {0-1212 0-1474} ccs_axi4_slave_mem(33,0,256,32,32,8,0,0,12,32,1,1,1,0,0) 0-1215 ccs_axi4_slave_mem(37,0,256,32,32,8,0,0,12,32,1,1,1,0,0) 0-1218 BLOCK_1R1W_RBW_rwport_en(9,6,32,64,64,32,1) {0-1251 0-1420} BLOCK_1R1W_RBW_rwport_en(13,6,32,64,64,32,1) {0-1254 0-1480} BLOCK_1R1W_RBW_rwport_en(17,6,32,64,64,32,1) {0-1273 0-1423} BLOCK_1R1W_RBW_rwport_en(21,6,32,64,64,32,1) {0-1276 0-1483} BLOCK_DPRAM_RBW_DUAL_rwport(29,7,32,128,128,32,1) {0-1279 0-1489} BLOCK_DPRAM_RBW_DUAL_rwport(30,7,32,128,128,32,1) {0-1282 0-1504} ccs_axi4_slave_mem(34,0,256,32,32,8,0,0,12,32,1,1,1,0,0) 0-1299 ccs_axi4_slave_mem(38,0,256,32,32,8,0,0,12,32,1,1,1,0,0) 0-1300 mgc_mux1hot(32,4) {0-1301 0-1303} BLOCK_1R1W_RBW_rwport_en(10,6,32,64,64,32,1) {0-1331 0-1435} BLOCK_1R1W_RBW_rwport_en(14,6,32,64,64,32,1) {0-1334 0-1495} BLOCK_1R1W_RBW_rwport_en(18,6,32,64,64,32,1) {0-1353 0-1438} BLOCK_1R1W_RBW_rwport_en(22,6,32,64,64,32,1) {0-1356 0-1498} mgc_add(7,0,2,1,8) {0-1359 0-1507} mgc_io_sync(0) {0-1519 0-1522 0-1525 0-1528 0-1531 0-1534 0-1537 0-1540 0-1543 0-1546 0-1549 0-1552 0-1555 0-1558 0-1561 0-1564 0-1567 0-1570}}
set a(0-1033-PROC_NAME) {core}
set a(0-1033-HIER_NAME) {/peaseNTT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-1033}

