<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_4_t1.html" class="namet">axi4_slave_top</A>.write_data<BR>

<B>Type name: </B>axi4_slave_data_channel<BR>

<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range95to99"><A HREF="">95.12%</A></TD>
<TD class="range85to89"><A HREF="">89.95%&nbsp;(367/408)</A></TD>
<TD class="range90to94"><A HREF="#_Blockcov">90.74%&nbsp;(49/54)</A></TD>
<TD class="range90to94"><A HREF="#_Expressioncov">90.38%&nbsp;(47/52)</A></TD>
<TD class="range85to89"><A HREF="#_Togglecov">89.60%&nbsp;(267/298)</A></TD>
<TD class="range100"><A HREF="#_Fsmcov">100.00%&nbsp;(2/2)</A></TD>
<TD class="range100"><A HREF="#_Fsmcov">100.00%&nbsp;(2/2)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">write_data</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_data<BR>
<B>Type name: </B>axi4_slave_data_channel<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv</A><BR><B>Number of uncovered blocks: </B>5 of 54<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      30    159   false part of        157    end else begin                 
0      36    170   true part of         170    end else if (!last_beat_transfer && wlast) begin 
0      41    178   a case item of       177    2'b00: current_addr &lt;= current_addr; 
0      44    181   true part of         181    if (current_addr == upper_addr_limit) begin 
0      46    187   a case item of       177    default: begin                 

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_data<BR>
<B>Type name: </B>axi4_slave_data_channel<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv</A><BR><B>Number of uncovered expressions: </B>5 of 52<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
4.1    | 66.67% (2/3)  | 100    | wvalid && wready_next                              
9.1    | 50.00% (1/2)  | 157    | burst_len_bytes &gt; 0                             
12.1   | 66.67% (2/3)  | 170    | (! last_beat_transfer) && wlast                    
13.1   | 50.00% (1/2)  | 173    | beats_remaining &gt; 0                             
15.1   | 50.00% (1/2)  | 181    | current_addr == upper_addr_limit                   

<B>index: </B><B>4.1</B><B> grade: </B><B>66.67% (2/3)</B><B> line: </B><B>100</B><B> source: </B><B>if (wvalid && wready_next) begin</B>

wvalid && wready_next<BR>
<B><</B>-<B>1</B>--<B>></B>    <B><</B>----<B>2</B>----<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
---------------------------- '&&'
4.1.2     | 0     | -   0   

<B>index: </B><B>9.1</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>157</B><B> source: </B><B>if (burst_len_bytes > 0) begin</B>

burst_len_bytes > 0<BR>
<B><</B>------<B>1</B>------<B>></B>   <B><2></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
-------------------------------- '>'
9.1.2     | 0     | lhs &lt;= rhs 

<B>index: </B><B>12.1</B><B> grade: </B><B>66.67% (2/3)</B><B> line: </B><B>170</B><B> source: </B><B>end else if (!last_beat_transfer && wlast) begin</B>

(! last_beat_transfer) && wlast<BR>
   <B><</B>-------<B>1</B>--------<B>></B>     <B><</B>-<B>2</B>-<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; 
-----------------------------------
12.1.1    | 0     | 1    | 0   1   

<B>index: </B><B>13.1</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>173</B><B> source: </B><B>if (beats_remaining > 0) begin</B>

beats_remaining > 0<BR>
<B><</B>------<B>1</B>------<B>></B>   <B><2></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
-------------------------------- '>'
13.1.2    | 0     | lhs &lt;= rhs 

<B>index: </B><B>15.1</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>181</B><B> source: </B><B>if (current_addr == upper_addr_limit) begin</B>

current_addr == upper_addr_limit<BR>
<B><</B>----<B>1</B>-----<B>></B>    <B><</B>------<B>2</B>-------<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
-------------------------------- '=='
15.1.1    | 0     | lhs == rhs  


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_data<BR>
<B>Type name: </B>axi4_slave_data_channel<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv</A><BR><B>Number of uncovered signal bits: </B>31 of 298<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>3 of 298<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 298<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          stored_awlen[7]           
0          0          0          stored_awlen[6]           
0          0          0          stored_awlen[5]           
0          0          0          stored_awlen[4]           
0          0          0          stored_awlen[3]           
0          1          0          burst_length[7]           
0          1          0          burst_length[6]           
0          1          0          burst_length[5]           
0          0          0          burst_length[4]           
0          0          0          burst_length[3]           
0          0          0          beats_remaining[7]        
0          0          0          beats_remaining[6]        
0          0          0          beats_remaining[5]        
0          0          0          beats_remaining[4]        
0          0          0          beats_remaining[3]        
0          0          0          wrap_boundary[28]         
0          0          0          wrap_boundary[23]         
0          0          0          wrap_boundary[22]         
0          0          0          wrap_boundary[9]          
0          0          0          wrap_boundary[6]          
0          0          0          wrap_boundary[3]          
0          0          0          wrap_boundary[2]          
0          0          0          wrap_boundary[1]          
0          0          0          wrap_boundary[0]          
0          0          0          upper_addr_limit[28]      
0          0          0          upper_addr_limit[23]      
0          0          0          upper_addr_limit[22]      
0          0          0          upper_addr_limit[9]       
0          0          0          upper_addr_limit[6]       
0          0          0          upper_addr_limit[1]       
0          0          0          upper_addr_limit[0]       

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_data<BR>
<B>Type name: </B>axi4_slave_data_channel<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_data<BR>
<B>Type name: </B>axi4_slave_data_channel<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>axi4_slave_top.write_data<BR>
<B>Type name: </B>axi4_slave_data_channel<BR>
<B>File name: </B><A HREF="/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv" TARGET="_blank">/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
