Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: icap_ctrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "icap_ctrl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "icap_ctrl"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : icap_ctrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : NO
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/lpez/t-crest/reconfig/hardware/icap_ctrl/ocp.vhd" into library work
Parsing package <ocp>.
Parsing VHDL file "/home/lpez/t-crest/reconfig/hardware/icap_ctrl/icap_ctrl_defs.vhd" into library work
Parsing package <icap_ctrl_defs>.
Parsing VHDL file "/home/lpez/t-crest/reconfig/hardware/icap_ctrl/icap_ctrl_config.vhd" into library work
Parsing package <icap_ctrl_config>.
Parsing VHDL file "/home/lpez/t-crest/reconfig/hardware/icap_ctrl/icap_ctrl.vhd" into library work
Parsing entity <icap_ctrl>.
Parsing architecture <rtl> of entity <icap_ctrl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <icap_ctrl> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/lpez/t-crest/reconfig/hardware/icap_ctrl/icap_ctrl.vhd" Line 116. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <icap_ctrl>.
    Related source file is "/home/lpez/t-crest/reconfig/hardware/icap_ctrl/icap_ctrl.vhd".
WARNING:Xst:647 - Input <config_m_MAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <config_m_MAddr<15:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <config_m_MByteEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <icap_O<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <icap_O<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <CNT_reg>.
    Found 14-bit register for signal <RAM_ADDR_reg>.
    Found 32-bit register for signal <CPU_stream_reg>.
    Found 1-bit register for signal <CPU_stream_flag>.
    Found 5-bit register for signal <STATE_reg>.
    Found 2-bit register for signal <config_s_SResp>.
    Found 32-bit register for signal <config_s_SData>.
    Found 8-bit register for signal <RUN_CNT_reg>.
    Found finite state machine <FSM_0> for signal <STATE_reg>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 76                                             |
    | Inputs             | 13                                             |
    | Outputs            | 9                                              |
    | Clock              | icap_CLK (rising_edge)                         |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <RAM_ADDR_reg[15]_GND_9_o_add_127_OUT> created at line 488.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_115_OUT<7:0>> created at line 452.
    Found 14-bit subtractor for signal <GND_9_o_GND_9_o_sub_122_OUT<13:0>> created at line 470.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 103 D-type flip-flop(s).
	inferred  46 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <icap_ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 14-bit adder                                          : 1
 14-bit subtractor                                     : 1
 8-bit subtractor                                      : 1
# Registers                                            : 7
 1-bit register                                        : 1
 14-bit register                                       : 2
 2-bit register                                        : 1
 32-bit register                                       : 2
 8-bit register                                        : 1
# Multiplexers                                         : 46
 1-bit 2-to-1 multiplexer                              : 34
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 7
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <config_s_SResp_1> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <icap_ctrl>.
The following registers are absorbed into counter <CNT_reg>: 1 register on signal <CNT_reg>.
The following registers are absorbed into counter <RAM_ADDR_reg>: 1 register on signal <RAM_ADDR_reg>.
Unit <icap_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Counters                                             : 2
 14-bit down counter                                   : 1
 14-bit up counter                                     : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 34
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 7
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <config_s_SResp_1> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <STATE_reg[1:5]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 ready           | 00000
 ready_and_done  | 00001
 ready_and_fail  | 00010
 ram_stream_0    | 00011
 ram_stream_1    | 00100
 ram_stream_2    | 00101
 ram_stream_3    | 00110
 wait_end        | 00111
 ram_stream_wait | 01000
 config_abort    | 01001
 cpu_stream_wait | 01010
 cpu_stream_0    | 01011
 cpu_stream_1    | 01100
 cpu_stream_2    | 01101
 cpu_stream_3    | 01110
 cpu_stream_4    | 01111
 cpu_stream_5    | 10000
 cpu_stream_6    | 10001
-----------------------------
WARNING:Xst:1710 - FF/Latch <config_s_SData_31> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_30> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_29> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_28> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_27> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_26> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_25> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_24> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_23> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_22> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_21> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_15> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_14> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_13> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_12> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_11> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_10> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_9> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_8> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_7> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_6> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_5> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_4> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_s_SData_3> (without init value) has a constant value of 0 in block <icap_ctrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <icap_ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block icap_ctrl, actual ratio is 0.
FlipFlop STATE_reg_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : icap_ctrl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 259
#      GND                         : 1
#      LUT2                        : 8
#      LUT3                        : 43
#      LUT4                        : 9
#      LUT5                        : 23
#      LUT6                        : 118
#      MUXCY                       : 26
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 84
#      FDR                         : 24
#      FDRE                        : 60

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:              84  out of  301440     0%  
 Number of Slice LUTs:                  201  out of  150720     0%  
    Number used as Logic:               201  out of  150720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    201
   Number with an unused Flip Flop:     117  out of    201    58%  
   Number with an unused LUT:             0  out of    201     0%  
   Number of fully used LUT-FF pairs:    84  out of    201    41%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         208
 Number of bonded IOBs:                   0  out of    600     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
icap_CLK                           | NONE(CPU_stream_reg_0) | 84    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.234ns (Maximum Frequency: 309.215MHz)
   Minimum input arrival time before clock: 3.662ns
   Maximum output required time after clock: 3.456ns
   Maximum combinational path delay: 2.860ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'icap_CLK'
  Clock period: 3.234ns (frequency: 309.215MHz)
  Total number of paths / destination ports: 1789 / 75
-------------------------------------------------------------------------
Delay:               3.234ns (Levels of Logic = 4)
  Source:            RUN_CNT_reg_1 (FF)
  Destination:       CNT_reg_8 (FF)
  Source Clock:      icap_CLK rising
  Destination Clock: icap_CLK rising

  Data Path: RUN_CNT_reg_1 to CNT_reg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.375   0.828  RUN_CNT_reg_1 (RUN_CNT_reg_1)
     LUT6:I1->O            1   0.068   0.000  GND_9_o_RUN_CNT_reg[7]_equal_53_o<7>_SW1_F (N73)
     MUXF7:I0->O           1   0.245   0.417  GND_9_o_RUN_CNT_reg[7]_equal_53_o<7>_SW1 (N39)
     LUT6:I5->O            9   0.068   0.470  _n0307_inv2 (_n0307_inv2)
     LUT6:I5->O            6   0.068   0.432  _n0307_inv5 (_n0307_inv)
     FDRE:CE                   0.263          CNT_reg_8
    ----------------------------------------
    Total                      3.234ns (1.087ns logic, 2.147ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icap_CLK'
  Total number of paths / destination ports: 4602 / 228
-------------------------------------------------------------------------
Offset:              3.662ns (Levels of Logic = 4)
  Source:            ram_data_i<1> (PAD)
  Destination:       RUN_CNT_reg_0 (FF)
  Destination Clock: icap_CLK rising

  Data Path: ram_data_i<1> to RUN_CNT_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.068   0.778  ram_data_i[31]_GND_9_o_equal_77_o<31>1 (ram_data_i[31]_GND_9_o_equal_77_o<31>)
     LUT6:I0->O           10   0.068   0.834  ram_data_i[31]_GND_9_o_equal_77_o<31>7 (ram_data_i[31]_GND_9_o_equal_77_o)
     LUT5:I0->O            9   0.068   0.691  Mmux_RUN_CNT_load11 (RUN_CNT_load)
     LUT5:I1->O            8   0.068   0.445  _n0316_inv1 (_n0316_inv1)
     FDRE:CE                   0.263          RUN_CNT_reg_0
    ----------------------------------------
    Total                      3.662ns (0.914ns logic, 2.748ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'icap_CLK'
  Total number of paths / destination ports: 1379 / 58
-------------------------------------------------------------------------
Offset:              3.456ns (Levels of Logic = 4)
  Source:            CPU_stream_reg_1 (FF)
  Destination:       icap_I<31> (PAD)
  Source Clock:      icap_CLK rising

  Data Path: CPU_stream_reg_1 to icap_I<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.375   0.792  CPU_stream_reg_1 (CPU_stream_reg_1)
     LUT6:I0->O            1   0.068   0.778  CPU_stream_reg[31]_GND_9_o_equal_66_o<31>1 (CPU_stream_reg[31]_GND_9_o_equal_66_o<31>)
     LUT6:I0->O            3   0.068   0.505  CPU_stream_reg[31]_GND_9_o_equal_66_o<31>7 (CPU_stream_reg[31]_GND_9_o_equal_66_o)
     LUT6:I4->O           32   0.068   0.734  Mmux_icap_I110 (Mmux_icap_I110)
     LUT3:I0->O            0   0.068   0.000  Mmux_icap_I321 (icap_I<9>)
    ----------------------------------------
    Total                      3.456ns (0.647ns logic, 2.809ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1121 / 34
-------------------------------------------------------------------------
Delay:               2.860ns (Levels of Logic = 4)
  Source:            ram_data_i<1> (PAD)
  Destination:       icap_I<31> (PAD)

  Data Path: ram_data_i<1> to icap_I<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.068   0.778  ram_data_i[31]_GND_9_o_equal_77_o<31>1 (ram_data_i[31]_GND_9_o_equal_77_o<31>)
     LUT6:I0->O           10   0.068   0.697  ram_data_i[31]_GND_9_o_equal_77_o<31>7 (ram_data_i[31]_GND_9_o_equal_77_o)
     LUT6:I2->O           32   0.068   0.734  Mmux_icap_I110 (Mmux_icap_I110)
     LUT3:I0->O            0   0.068   0.000  Mmux_icap_I321 (icap_I<9>)
    ----------------------------------------
    Total                      2.860ns (0.651ns logic, 2.209ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock icap_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
icap_CLK       |    3.234|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.84 secs
 
--> 


Total memory usage is 419648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    1 (   0 filtered)

