Release 13.3 - xst O.76xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 

Reading constraint file ../../paramsocs/Leon3_comps_Gill_top/Leon3_comps/leon3mp.xcf.
XCF parsing done.
Reading design: proc_wrapper_FRM4X.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "proc_wrapper_FRM4X.prj"
Synthesis Constraint File          : ../../paramsocs/Leon3_comps_Gill_top/Leon3_comps/leon3mp.xcf
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "proc_wrapper_FRM4X"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : proc_wrapper_FRM4X
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../paramsocs/LEONGILL"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/stdlib/version.vhd" in Library grlib.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/stdlib/config.vhd" in Library grlib.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/stdlib/stdlib.vhd" in Library grlib.
Architecture stdlib of Entity stdlib is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/amba.vhd" in Library grlib.
Architecture amba of Entity amba is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/sparc/sparc.vhd" in Library grlib.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/devices.vhd" in Library grlib.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/modgen/multlib.vhd" in Library grlib.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/modgen/leaves.vhd" in Library grlib.
Architecture flipflop of Entity flipflop is up to date.
Architecture pp_low of Entity pp_low is up to date.
Architecture pp_middle of Entity pp_middle is up to date.
Architecture pp_high of Entity pp_high is up to date.
Architecture r_gate of Entity r_gate is up to date.
Architecture decoder of Entity decoder is up to date.
Architecture full_adder of Entity full_adder is up to date.
Architecture half_adder of Entity half_adder is up to date.
Architecture invblock_regular of Entity invblock is up to date.
Architecture xxor_regular of Entity xxor1 is up to date.
Architecture block0_regular of Entity block0 is up to date.
Architecture block1_regular of Entity block1 is up to date.
Architecture block2_regular of Entity block2 is up to date.
Architecture block1a_regular of Entity block1a is up to date.
Architecture block2a_regular of Entity block2a is up to date.
Architecture prestage of Entity prestage_64 is up to date.
Architecture dblc_0 of Entity dblc_0_64 is up to date.
Architecture dblc_1 of Entity dblc_1_64 is up to date.
Architecture dblc_2 of Entity dblc_2_64 is up to date.
Architecture dblc_3 of Entity dblc_3_64 is up to date.
Architecture dblc_4 of Entity dblc_4_64 is up to date.
Architecture dblc_5 of Entity dblc_5_64 is up to date.
Architecture xorstage of Entity xorstage_64 is up to date.
Architecture dblctree of Entity dblctree_64 is up to date.
Architecture dblcadder of Entity dblcadder_64_64 is up to date.
Architecture xxor_true of Entity xxor2 is up to date.
Architecture dblc_0 of Entity dblc_0_32 is up to date.
Architecture dblc_1 of Entity dblc_1_32 is up to date.
Architecture dblc_2 of Entity dblc_2_32 is up to date.
Architecture dblc_3 of Entity dblc_3_32 is up to date.
Architecture dblc_4 of Entity dblc_4_32 is up to date.
Architecture xorstage of Entity xorstage_32 is up to date.
Architecture prestage of Entity prestage_32 is up to date.
Architecture dblctree of Entity dblctree_32 is up to date.
Architecture dblcadder of Entity dblcadder_32_32 is up to date.
Architecture prestage of Entity prestage_128 is up to date.
Architecture dblc_0 of Entity dblc_0_128 is up to date.
Architecture dblc_1 of Entity dblc_1_128 is up to date.
Architecture dblc_2 of Entity dblc_2_128 is up to date.
Architecture dblc_3 of Entity dblc_3_128 is up to date.
Architecture dblc_4 of Entity dblc_4_128 is up to date.
Architecture dblc_5 of Entity dblc_5_128 is up to date.
Architecture dblc_6 of Entity dblc_6_128 is up to date.
Architecture xorstage of Entity xorstage_128 is up to date.
Architecture dblctree of Entity dblctree_128 is up to date.
Architecture dblcadder of Entity dblcadder_128_128 is up to date.
Architecture boothcoder of Entity boothcoder_18_18 is up to date.
Architecture wallace of Entity wallace_18_18 is up to date.
Architecture multiplier of Entity multiplier_18_18 is up to date.
Architecture boothcoder of Entity boothcoder_34_10 is up to date.
Architecture wallace of Entity wallace_34_10 is up to date.
Architecture multiplier of Entity multiplier_34_10 is up to date.
Architecture a of Entity mul_33_9 is up to date.
Architecture boothcoder of Entity boothcoder_34_18 is up to date.
Architecture wallace of Entity wallace_34_18 is up to date.
Architecture multiplier of Entity multiplier_34_18 is up to date.
Architecture a of Entity mul_33_17 is up to date.
Architecture boothcoder of Entity boothcoder_34_34 is up to date.
Architecture wallace of Entity wallace_34_34 is up to date.
Architecture multiplier of Entity multiplier_34_34 is up to date.
Architecture a of Entity mul_33_33 is up to date.
Architecture a of Entity add32 is up to date.
Architecture a of Entity mul_17_17 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/apbctrl.vhd" in Library grlib.
Architecture rtl of Entity apbctrl is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/ahbctrl.vhd" in Library grlib.
Architecture rtl of Entity ahbctrl is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/gencomp/gencomp.vhd" in Library techmap.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/allpads.vhd" in Library techmap.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/pads_unisim.vhd" in Library techmap.
Architecture rtl of Entity unisim_inpad is up to date.
Architecture rtl of Entity unisim_iopad is up to date.
Architecture rtl of Entity unisim_outpad is up to date.
Architecture rtl of Entity unisim_toutpad is up to date.
Architecture rtl of Entity unisim_skew_outpad is up to date.
Architecture rtl of Entity unisim_clkpad is up to date.
Architecture rtl of Entity unisim_inpad_ds is up to date.
Architecture rtl of Entity unisim_clkpad_ds is up to date.
Architecture rtl of Entity virtex4_inpad_ds is up to date.
Architecture rtl of Entity virtex4_clkpad_ds is up to date.
Architecture rtl of Entity unisim_iopad_ds is up to date.
Architecture rtl of Entity unisim_outpad_ds is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/inferred/memory_inferred.vhd" in Library techmap.
Architecture behavioral of Entity generic_syncram is up to date.
Architecture behavioral of Entity generic_syncram_reg is up to date.
Architecture behav of Entity generic_syncram_2p is up to date.
Architecture behav of Entity generic_syncram_2p_reg is up to date.
Architecture rtl of Entity generic_regfile_3p is up to date.
Architecture rtl of Entity generic_regfile_4p is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/allclkgen.vhd" in Library techmap.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/buffer_unisim.vhd" in Library techmap.
Architecture rtl of Entity clkbuf_xilinx is up to date.
Architecture rtl of Entity clkmux_xilinx is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/ddr_unisim.vhd" in Library techmap.
Architecture rtl of Entity unisim_iddr_reg is up to date.
Architecture rtl of Entity unisim_oddr_reg is up to date.
Architecture rtl of Entity oddrv2 is up to date.
Architecture rtl of Entity oddrc3e is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/outpad.vhd" in Library techmap.
Architecture rtl of Entity outpad is up to date.
Architecture rtl of Entity outpadv is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/clkpad.vhd" in Library techmap.
Architecture rtl of Entity clkpad is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/iopad_ds.vhd" in Library techmap.
Architecture rtl of Entity iopad_ds is up to date.
Architecture rtl of Entity iopad_dsv is up to date.
Architecture rtl of Entity iopad_dsvv is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/iopad.vhd" in Library techmap.
Architecture rtl of Entity iopad is up to date.
Architecture rtl of Entity iopadv is up to date.
Architecture rtl of Entity iopadvv is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/allmem.vhd" in Library techmap.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/grgates.vhd" in Library techmap.
Architecture rtl of Entity grmux2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/memory_unisim.vhd" in Library techmap.
Architecture behav of Entity virtex_syncram is up to date.
Architecture behav of Entity virtex_syncram_dp is up to date.
Architecture behav of Entity unisim_syncram is up to date.
Architecture behav of Entity unisim_syncram_dp is up to date.
Architecture behav of Entity unisim_syncram_2p is up to date.
Architecture behav of Entity unisim_syncram64 is up to date.
Architecture behav of Entity unisim_syncram128 is up to date.
Architecture behav of Entity unisim_syncram128bw is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" in Library techmap.
Architecture struct of Entity clkgen_virtex2 is up to date.
Architecture rtl of Entity clkgen_virtex is up to date.
Architecture struct of Entity clkmul_virtex2 is up to date.
Architecture struct of Entity clkgen_spartan3 is up to date.
Architecture struct of Entity clkgen_virtex5 is up to date.
Architecture rtl of Entity clkand_unisim is up to date.
Architecture rtl of Entity clkmux_unisim is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/allddr.vhd" in Library techmap.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/alltap.vhd" in Library techmap.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/tap_unisim.vhd" in Library techmap.
Architecture rtl of Entity virtex_tap is up to date.
Architecture rtl of Entity virtex2_tap is up to date.
Architecture rtl of Entity spartan3_tap is up to date.
Architecture rtl of Entity virtex4_tap is up to date.
Architecture rtl of Entity virtex5_tap is up to date.
Architecture rtl of Entity virtex6_tap is up to date.
Architecture rtl of Entity spartan6_tap is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/techbuf.vhd" in Library techmap.
Architecture rtl of Entity techbuf is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/inferred/ddr_phy_inferred.vhd" in Library techmap.
Architecture rtl of Entity gen_ddr_phy_oreg is up to date.
Architecture rtl of Entity gen_ddr_phy_ireg is up to date.
Architecture rtl of Entity gen_ddr_phy_reg is up to date.
Architecture rtl of Entity generic_ddr_phy is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/ddr_phy_unisim.vhd" in Library techmap.
Architecture rtl of Entity virtex4_ddr_phy is up to date.
Architecture rtl of Entity virtex2_ddr_phy is up to date.
Architecture rtl of Entity spartan3e_ddr_phy is up to date.
Architecture rtl of Entity virtex5_ddr2_phy is up to date.
Architecture rtl of Entity spartan3a_ddr2_phy is up to date.
Architecture rtl of Entity spartan6_ddr2_phy is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/syncram_2p.vhd" in Library techmap.
Architecture rtl of Entity syncram_2p is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/syncram.vhd" in Library techmap.
Architecture rtl of Entity syncram is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/syncram64.vhd" in Library techmap.
Architecture rtl of Entity syncram64 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/syncram_dp.vhd" in Library techmap.
Architecture rtl of Entity syncram_dp is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/regfile_3p.vhd" in Library techmap.
Architecture rtl of Entity regfile_3p is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/grlfpw_net.vhd" in Library techmap.
Architecture rtl of Entity grlfpw_net is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/grfpw_net.vhd" in Library techmap.
Architecture rtl of Entity grfpw_net is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/ddrphy.vhd" in Library techmap.
Architecture rtl of Entity ddrphy is up to date.
Architecture rtl of Entity ddr2phy is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/clkand.vhd" in Library techmap.
Architecture rtl of Entity clkand is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/gencomp/netcomp.vhd" in Library techmap.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/tap.vhd" in Library techmap.
Architecture rtl of Entity tap is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/ddr_oreg.vhd" in Library techmap.
Architecture rtl of Entity ddr_oreg is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/inpad.vhd" in Library techmap.
Architecture rtl of Entity inpad is up to date.
Architecture rtl of Entity inpadv is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/clkpad_ds.vhd" in Library techmap.
Architecture rtl of Entity clkpad_ds is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/maps/clkgen.vhd" in Library techmap.
Architecture struct of Entity clkgen is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmuconfig.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/leon3.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/arith/arith.vhd" in Library gaisler.
Architecture arith of Entity arith is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/libiu.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmuiface.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/libcache.vhd" in Library gaisler.
Architecture libcache of Entity libcache is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmulrue.vhd" in Library gaisler.
Architecture rtl of Entity mmulrue is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/libmmu.vhd" in Library gaisler.
Architecture libmmu of Entity libmmu is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmutlbcam.vhd" in Library gaisler.
Architecture rtl of Entity mmutlbcam is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmulru.vhd" in Library gaisler.
Architecture rtl of Entity mmulru is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/eth/core/greth_pkg.vhd" in Library eth.
Architecture grethpkg of Entity grethpkg is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/eth/core/eth_rstgen.vhd" in Library eth.
Architecture rtl of Entity eth_rstgen is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmutlb.vhd" in Library gaisler.
Architecture rtl of Entity mmutlb is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmutw.vhd" in Library gaisler.
Architecture rtl of Entity mmutw is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/memctrl/memctrl.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/eth/core/greth_tx.vhd" in Library eth.
Architecture rtl of Entity greth_tx is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/eth/core/greth_rx.vhd" in Library eth.
Architecture rtl of Entity greth_rx is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/eth/core/eth_ahb_mst.vhd" in Library eth.
Architecture rtl of Entity eth_ahb_mst is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/net/net.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/misc.vhd" in Library gaisler.
Architecture misc of Entity misc is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_icache.vhd" in Library gaisler.
Architecture rtl of Entity mmu_icache is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_dcache.vhd" in Library gaisler.
Architecture rtl of Entity mmu_dcache is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_acache.vhd" in Library gaisler.
Architecture rtl of Entity mmu_acache is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu.vhd" in Library gaisler.
Architecture rtl of Entity mmu is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/cpu_disasx.vhd" in Library gaisler.
Architecture behav of Entity cpu_disasx is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/uart/uart.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/ddr/ddr2spax_ahb.vhd" in Library gaisler.
Architecture rtl of Entity ddr2spax_ahb is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/ddr/ddr2spax_ddr.vhd" in Library gaisler.
Architecture rtl of Entity ddr2spax_ddr is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/ddr/ddr2buf.vhd" in Library gaisler.
Architecture rtl of Entity ddr2buf is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/greth/ethernet_mac.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/eth/core/grethc.vhd" in Library eth.
Architecture rtl of Entity grethc is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/eth/comp/ethcomp.vhd" in Library eth.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/jtag/libjtagcom.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/tbufmem.vhd" in Library gaisler.
Architecture rtl of Entity tbufmem is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/iu3.vhd" in Library gaisler.
Architecture rtl of Entity iu3 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/arith/mul32.vhd" in Library gaisler.
Architecture rtl of Entity mul32 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/arith/div32.vhd" in Library gaisler.
Architecture rtl of Entity div32 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_cache.vhd" in Library gaisler.
Architecture rtl of Entity mmu_cache is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/opencores/i2c/i2c_master_bit_ctrl.vhd" in Library opencores.
Architecture structural of Entity i2c_master_bit_ctrl is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/uart/libdcom.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/lnxflt.vhd" in Library work.
Architecture behavioral of Entity lnxflt is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/newmultflt.vhd" in Library work.
Architecture newmultflt_a of Entity newmultflt is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/Compforlnx.vhd" in Library work.
Architecture behavioral of Entity compforlnx is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/subnewflt.vhd" in Library work.
Architecture subnewflt_a of Entity subnewflt is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/random2gen.vhd" in Library work.
Architecture behavioral of Entity random2gen is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/ddr/ddr_phy.vhd" in Library gaisler.
Architecture rtl of Entity ddr_phy is up to date.
Architecture rtl of Entity ddr2_phy is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/ddr/ddr2spax.vhd" in Library gaisler.
Architecture rtl of Entity ddr2spax is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/greth/greth.vhd" in Library gaisler.
Architecture rtl of Entity greth is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/greth/greth_gbit.vhd" in Library gaisler.
Architecture rtl of Entity greth_gbit is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/jtag/jtag.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/ahbmst.vhd" in Library gaisler.
Architecture rtl of Entity ahbmst is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/jtag/jtagcom.vhd" in Library gaisler.
Architecture rtl of Entity jtagcom is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/dsu3x.vhd" in Library gaisler.
Architecture rtl of Entity dsu3x is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/libproc3.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/proc3.vhd" in Library gaisler.
Architecture rtl of Entity proc3 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/cachemem.vhd" in Library gaisler.
Architecture rtl of Entity cachemem is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/grfpwx.vhd" in Library gaisler.
Architecture rtl of Entity grfpwx is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mfpwx.vhd" in Library gaisler.
Architecture rtl of Entity mfpwx is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/grlfpwx.vhd" in Library gaisler.
Architecture rtl of Entity grlfpwx is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/charrom_package.vhd" in Library gaisler.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/charrom.vhd" in Library gaisler.
Architecture rtl of Entity charrom is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/opencores/i2c/i2c_master_byte_ctrl.vhd" in Library opencores.
Architecture structural of Entity i2c_master_byte_ctrl is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/opencores/i2c/i2coc.vhd" in Library opencores.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/uart/dcom_uart.vhd" in Library gaisler.
Architecture rtl of Entity dcom_uart is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/uart/dcom.vhd" in Library gaisler.
Architecture struct of Entity dcom is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/addnewflt.vhd" in Library work.
Architecture addnewflt_a of Entity addnewflt is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/patterngen2.vhd" in Library work.
Architecture behavioral of Entity patterngen2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/fixtoflt.vhd" in Library work.
Architecture fixtoflt_a of Entity fixtoflt is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/lnxfixed.vhd" in Library work.
Architecture behavioral of Entity lnxfixed is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/minuslnx.vhd" in Library work.
Architecture minuslnx_a of Entity minuslnx is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FSMPE22_3.vhd" in Library work.
Architecture behavioral of Entity fsmpe22_3 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/DFFinternalPE.vhd" in Library work.
Architecture behavior of Entity dffinternalpe is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/divflt2.vhd" in Library work.
Architecture divflt2_a of Entity divflt2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUXPEint3.vhd" in Library work.
Architecture behavioral of Entity muxpeint3 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUXPEintdimer2.vhd" in Library work.
Architecture behavioral of Entity muxpeintdimer2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/cnstlatch2_2.vhd" in Library work.
Architecture behavioral of Entity cnstlatch2_2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/memctrl/sdmctrl.vhd" in Library gaisler.
Architecture rtl of Entity sdmctrl is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/uart/apbuart.vhd" in Library gaisler.
Architecture rtl of Entity apbuart is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/uart/ahbuart.vhd" in Library gaisler.
Architecture struct of Entity ahbuart is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/svgactrl.vhd" in Library gaisler.
Architecture rtl of Entity svgactrl is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/rstgen.vhd" in Library gaisler.
Architecture rtl of Entity rstgen is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/i2cmst.vhd" in Library gaisler.
Architecture rtl of Entity i2cmst is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/grgpio.vhd" in Library gaisler.
Architecture rtl of Entity grgpio is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/gracectrl.vhd" in Library gaisler.
Architecture rtl of Entity gracectrl is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/gptimer.vhd" in Library gaisler.
Architecture rtl of Entity gptimer is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/apbvga.vhd" in Library gaisler.
Architecture rtl of Entity apbvga is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/apbps2.vhd" in Library gaisler.
Architecture rtl of Entity apbps2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/ahbstat.vhd" in Library gaisler.
Architecture rtl of Entity ahbstat is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/misc/ahbram.vhd" in Library gaisler.
Architecture rtl of Entity ahbram is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/leon3s.vhd" in Library gaisler.
Architecture rtl of Entity leon3s is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/irqmp.vhd" in Library gaisler.
Architecture rtl of Entity irqmp is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/dsu3.vhd" in Library gaisler.
Architecture rtl of Entity dsu3 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/jtag/ahbjtag.vhd" in Library gaisler.
Architecture struct of Entity ahbjtag is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/greth/grethm.vhd" in Library gaisler.
Architecture rtl of Entity grethm is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/ddr/ddr2spa.vhd" in Library gaisler.
Architecture rtl of Entity ddr2spa is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUxforrepeat.vhd" in Library work.
Architecture behavioral of Entity muxforrepeat is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" in Library work.
Architecture behavioral of Entity pe5 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FSM6new.vhd" in Library work.
Architecture behavioral of Entity fsm6new is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/DFFsignal.vhd" in Library work.
Architecture behavior of Entity dffsignal is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/addingnewflt.vhd" in Library work.
Architecture addingnewflt_a of Entity addingnewflt is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/find8min512.vhd" in Library work.
Architecture behavioral of Entity find8min512 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/UARTDDRFSM.vhd" in Library work.
Architecture behavioral of Entity uartddrfsm is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUXforpointersRama1.vhd" in Library work.
Architecture behavioral of Entity muxforpointersrama1 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUXpointerRam2.vhd" in Library work.
Architecture behavioral of Entity muxpointerram2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" in Library work.
Architecture behavioral of Entity rt1 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciescoppyTable1.vhd" in Library work.
Architecture behavioral of Entity speciescoppytable1 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUXforspeciesTable.vhd" in Library work.
Architecture behavioral of Entity muxforspeciestable is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" in Library work.
Architecture behavioral of Entity speciestable24_1 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUXforspeciesTableIndi2.vhd" in Library work.
Architecture behavioral of Entity muxforspeciestableindi2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUXforupdatespecies2_c.vhd" in Library work.
Architecture behavioral of Entity muxforupdatespecies2_c is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" in Library work.
Architecture behavioral of Entity rt2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" in Library work.
Architecture behavioral of Entity rt3 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" in Library work.
Architecture behavioral of Entity rt4 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/LOTKA_VOLTERA_STOICHIOparam.vhd" in Library work.
Architecture behavioral of Entity lotka_voltera_stoichioparam is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTablecopy2.vhd" in Library work.
Architecture behavioral of Entity speciestablecopy2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUXforspeciesTable2.vhd" in Library work.
Architecture behavioral of Entity muxforspeciestable2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" in Library work.
Architecture behavioral of Entity speciestable24_2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memintdimerLOTKA_VOLTERAparam.vhd" in Library work.
Architecture behavioral of Entity memintdimerlotka_volteraparam is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/esa/memoryctrl/memoryctrl.vhd" in Library esa.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/datamemddr5forLEON.vhd" in Library work.
Architecture behavioral of Entity datamemddr5forleon is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUXGPIO4.vhd" in Library work.
Architecture behavioral of Entity muxgpio4 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" in Library work.
Architecture behavioral of Entity memsubsystemfinallotka_voltera is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" in Library work.
Architecture behavioral of Entity frm4x_2dsp2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/DFF32.vhd" in Library work.
Architecture behavior of Entity dff32 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/Comp1new.vhd" in Library work.
Architecture behavioral of Entity comp1new is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/Compnew2.vhd" in Library work.
Architecture behavioral of Entity compnew2 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/Compnew3.vhd" in Library work.
Architecture behavioral of Entity compnew3 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/Addrepeatedly.vhd" in Library work.
Architecture behavioral of Entity addrepeatedly is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/MUXforUart1.vhd" in Library work.
Architecture behavioral of Entity muxforuart1 is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/esa/memoryctrl/mctrl.vhd" in Library esa.
Architecture rtl of Entity mctrl is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/config.vhd" in Library work.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/ahbrom.vhd" in Library work.
Architecture rtl of Entity ahbrom is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/svga2ch7301c.vhd" in Library work.
Architecture rtl of Entity svga2ch7301c is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4XQuatroConnect.vhd" in Library work.
Architecture behavioral of Entity frm4xquatroconnect is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/Test_myFSM.vhd" in Library work.
Architecture test_myfsm of Entity test_myfsm is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FSMintforsending.vhd" in Library work.
Architecture behavioral of Entity fsmintforsending is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/TestQuatroconnwithLeon.vhd" in Library work.
Architecture behavioral of Entity testquatroconnwithleon is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" in Library work.
Architecture rtl of Entity leon3mp is up to date.
Compiling vhdl file "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/proc_wrapper_FRM4X.vhd" in Library work.
Architecture proc_wrapper_frm4x_arch of Entity proc_wrapper_frm4x is up to date.

Reading constraint file ../../paramsocs/Leon3_comps_Gill_top/Leon3_comps/leon3mp.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <proc_wrapper_FRM4X> in library <work> (architecture <proc_wrapper_frm4x_arch>) with generics.
	K = 1
	M = 136
	N = 93
	P = 4
	RNGseed0 = 2
	RNGseed1 = 3
	RNGseed2 = 4
	RNGseed3 = 5
	Tsim = 2

Analyzing hierarchy for entity <TestQuatroconnwithLeon> in library <work> (architecture <behavioral>) with generics.
	K = 1
	M = 136
	N = 93
	P = 4
	RNGseed1 = 2
	RNGseed2 = 3
	RNGseed3 = 4
	RNGseed4 = 5
	Tsim = 2

Analyzing hierarchy for entity <leon3mp> in library <work> (architecture <rtl>) with generics.
	dbguart = 0
	disas = 0
	fabtech = 20
	memtech = 20
	ncpu = 1
	padtech = 20
	pclow = 2

Analyzing hierarchy for entity <FRM4XQuatroConnect> in library <work> (architecture <behavioral>) with generics.
	K = 1
	M = 136
	N = 93
	P = 4
	RNGseed1 = 2
	RNGseed2 = 3
	RNGseed3 = 4
	RNGseed4 = 5
	Tsim = 2

Analyzing hierarchy for entity <Test_myFSM> in library <work> (architecture <test_myfsm>).

Analyzing hierarchy for entity <FSMintforsending> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 0
	hf = 0
	level = 0
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 2
	hf = 0
	level = 0
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <clkpad_ds> in library <techmap> (architecture <rtl>) with generics.
	level = 4
	tech = 20
	voltage = 2

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 1
	strength = 24
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 0
	hf = 0
	level = 0
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <clkgen> in library <techmap> (architecture <struct>) with generics.
	clk2xen = 0
	clk_div = 5
	clk_mul = 8
	clk_odiv = 1
	clkb_odiv = 0
	clkc_odiv = 0
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 1
	tech = 20

Analyzing hierarchy for entity <clkgen> in library <techmap> (architecture <struct>) with generics.
	clk2xen = 0
	clk_div = 4
	clk_mul = 5
	clk_odiv = 1
	clkb_odiv = 0
	clkc_odiv = 0
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 0
	tech = 20

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <inpad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 0
	strength = 0
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <rstgen> in library <gaisler> (architecture <rtl>) with generics.
	acthigh = 0
	scanen = 0
	syncrst = 0

Analyzing hierarchy for entity <ahbctrl> in library <grlib> (architecture <rtl>) with generics.
	acdm = 0
	ahbtrace = 0
	arbdisable = 0
	asserterr = 0
	assertwarn = 0
	ccheck = 1
	cfgaddr = 4080
	cfgmask = 4080
	debug = 2
	defmast = 0
	devid = 1289
	disirq = 0
	enbusmon = 0
	fixbrst = 0
	fpnpen = 0
	hmstdisable = 0
	hslvdisable = 0
	icheck = 1
	index = 0
	ioaddr = 4095
	ioen = 1
	iomask = 4095
	mcheck = 1
	mprio = 0
	nahbm = 3
	nahbs = 8
	rrobin = 1
	split = 1
	timeout = 0

Analyzing hierarchy for entity <leon3s> in library <gaisler> (architecture <rtl>) with generics.
	bp = 1
	cached = 0
	cp = 0
	dcen = 1
	disas = 0
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 0
	dsetlock = 0
	dsets = 1
	dsetsize = 8
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	fabtech = 20
	fpu = 0
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 0
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	lddel = 1
	mac = 0
	memtech = 20
	mmuen = 1
	mmupgsz = 0
	notag = 0
	nwindows = 8
	nwp = 2
	pclow = 2
	pwd = 2
	rstaddr = 0
	scantest = 0
	smp = 0
	svt = 0
	tbuf = 2
	tlb_rep = 1
	tlb_type = 1
	v8 = 0

Analyzing hierarchy for entity <dsu3> in library <gaisler> (architecture <rtl>) with generics.
	haddr = 2304
	hindex = 2
	hmask = 3840
	irq = 0
	kbytes = 2
	ncpu = 1
	tbits = 30
	tech = 20
	testen = 0

Analyzing hierarchy for entity <ahbjtag> in library <gaisler> (architecture <struct>) with generics.
	ainst = 2
	dinst = 3
	hindex = 1
	idcode = 9
	manf = 804
	nsync = 1
	part = 0
	scantest = 0
	tech = 20
	ver = 0

Analyzing hierarchy for entity <mctrl> in library <esa> (architecture <rtl>) with generics.
	fast = 0
	hindex = 3
	invclk = 0
	ioaddr = 512
	iomask = 3584
	mobile = 0
	oepol = 0
	paddr = 0
	pageburst = 0
	pindex = 0
	pmask = 4095
	ram16 = 1
	ram8 = 0
	ramaddr = 3072
	rammask = 4064
	romaddr = 0
	romasel = 28
	rommask = 3584
	scantest = 0
	sdbits = 32
	sden = 0
	sdlsb = 2
	sdrasel = 29
	sepbus = 0
	srbanks = 1
	syncrst = 0
	wprot = 0

Analyzing hierarchy for entity <outpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3
	width = 24

Analyzing hierarchy for entity <outpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3
	width = 2

Analyzing hierarchy for entity <iopadvv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	oepol = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3
	width = 16

Analyzing hierarchy for entity <ddr2spa> in library <gaisler> (architecture <rtl>) with generics.
	MHz = 200
	Mbyte = 256
	TRFC = 130
	ahbbits = 32
	ahbfreq = 160
	burstlen = 8
	clkdiv = 20
	clkmul = 19
	col = 10
	ddelayb0 = 0
	ddelayb1 = 0
	ddelayb2 = 0
	ddelayb3 = 0
	ddelayb4 = 0
	ddelayb5 = 0
	ddelayb6 = 0
	ddelayb7 = 0
	ddrbits = 64
	dqsgating = 0
	dqsse = 0
	eightbanks = 0
	fabtech = 20
	haddr = 1024
	hindex = 0
	hmask = 3584
	ioaddr = 1
	iomask = 4095
	memtech = 20
	norefclk = 0
	nosync = 0
	numidelctrl = 3
	octen = 0
	odten = 3
	oepol = 0
	pwron = 1
	readdly = 1
	rskew = 0
	rstdel = 200

Analyzing hierarchy for entity <gracectrl> in library <gaisler> (architecture <rtl>) with generics.
	haddr = 2
	hindex = 4
	hirq = 13
	hmask = 4095
	oepol = 0
	split = 1
	swap = 0

Analyzing hierarchy for entity <outpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3
	width = 7

Analyzing hierarchy for entity <iopadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	oepol = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3
	width = 16

Analyzing hierarchy for entity <apbctrl> in library <grlib> (architecture <rtl>) with generics.
	asserterr = 0
	assertwarn = 0
	ccheck = 1
	debug = 2
	enbusmon = 0
	haddr = 2048
	hindex = 1
	hmask = 4095
	icheck = 1
	mcheck = 1
	nslaves = 16
	pslvdisable = 0

Analyzing hierarchy for entity <apbuart> in library <gaisler> (architecture <rtl>) with generics.
	abits = 8
	console = 0
	fifosize = 4
	flow = 1
	paddr = 1
	parity = 1
	pindex = 1
	pirq = 2
	pmask = 4095

Analyzing hierarchy for entity <irqmp> in library <gaisler> (architecture <rtl>) with generics.
	eirq = 0
	ncpu = 1
	paddr = 2
	pindex = 2
	pmask = 4095

Analyzing hierarchy for entity <gptimer> in library <gaisler> (architecture <rtl>) with generics.
	nbits = 32
	ntimers = 2
	paddr = 3
	pindex = 3
	pirq = 8
	pmask = 4095
	sbits = 8
	sepirq = 1
	wdog = 0

Analyzing hierarchy for entity <apbps2> in library <gaisler> (architecture <rtl>) with generics.
	fKHz = 50000
	fixed = 0
	oepol = 0
	paddr = 4
	pindex = 4
	pirq = 4
	pmask = 4095

Analyzing hierarchy for entity <apbps2> in library <gaisler> (architecture <rtl>) with generics.
	fKHz = 50000
	fixed = 0
	oepol = 0
	paddr = 5
	pindex = 5
	pirq = 5
	pmask = 4095

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 0
	oepol = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3
	width = 12

Analyzing hierarchy for entity <grgpio> in library <gaisler> (architecture <rtl>) with generics.
	bpdir = 0
	bypass = 0
	imask = 65535
	irqgen = 0
	nbits = 32
	oepol = 0
	paddr = 8
	pindex = 8
	pirq = 0
	pmask = 4095
	scantest = 0
	syncrst = 0

Analyzing hierarchy for entity <grgpio> in library <gaisler> (architecture <rtl>) with generics.
	bpdir = 0
	bypass = 0
	imask = 65535
	irqgen = 0
	nbits = 32
	oepol = 0
	paddr = 13
	pindex = 13
	pirq = 0
	pmask = 4095
	scantest = 0
	syncrst = 0

Analyzing hierarchy for entity <grgpio> in library <gaisler> (architecture <rtl>) with generics.
	bpdir = 0
	bypass = 0
	imask = 65535
	irqgen = 0
	nbits = 32
	oepol = 0
	paddr = 14
	pindex = 14
	pirq = 0
	pmask = 4095
	scantest = 0
	syncrst = 0

Analyzing hierarchy for entity <grgpio> in library <gaisler> (architecture <rtl>) with generics.
	bpdir = 0
	bypass = 0
	imask = 65535
	irqgen = 0
	nbits = 32
	oepol = 0
	paddr = 12
	pindex = 12
	pirq = 0
	pmask = 4095
	scantest = 0
	syncrst = 0

Analyzing hierarchy for entity <ahbstat> in library <gaisler> (architecture <rtl>) with generics.
	nftslv = 1
	paddr = 15
	pindex = 15
	pirq = 7
	pmask = 4095

Analyzing hierarchy for entity <grethm> in library <gaisler> (architecture <rtl>) with generics.
	attempt_limit = 16
	backoff_limit = 10
	burstlength = 32
	edcl = 1
	edclbufsz = 2
	enable_mdint = 0
	enable_mdio = 1
	fifosize = 32
	ft = 0
	giga = 0
	hindex = 2
	ifg_gap = 24
	ipaddrh = 49320
	ipaddrl = 51
	macaddrh = 122
	macaddrl = 13369345
	mdcscaler = 160
	mdint_pol = 0
	memtech = 20
	multicast = 0
	nsync = 1
	oepol = 0
	paddr = 11
	phyrstadr = 7
	pindex = 11
	pirq = 12
	pmask = 4095
	rmii = 0
	scanen = 0
	sim = 0
	slot_time = 128

Analyzing hierarchy for entity <inpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	tech = 20
	voltage = 3
	width = 8

Analyzing hierarchy for entity <outpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3
	width = 8

Analyzing hierarchy for entity <datamemddr5forLEON> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXGPIO4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memsubsystemfinalLOTKA_VOLTERA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FRM4X_2DSP2> in library <work> (architecture <behavioral>) with generics.
	N = 4
	RNGseed1 = 2
	RNGseed2 = 3
	RNGseed3 = 4
	RNGseed4 = 5

Analyzing hierarchy for entity <DFF32> in library <work> (architecture <behavior>) with generics.
	N = 31

Analyzing hierarchy for entity <Comp1new> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Compnew2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Compnew3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Addrepeatedly> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforUart1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <unisim_clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 0
	hf = 0
	level = 0
	voltage = 3

Analyzing hierarchy for entity <unisim_clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 2
	hf = 0
	level = 0
	voltage = 3

Analyzing hierarchy for entity <virtex4_clkpad_ds> in library <techmap> (architecture <rtl>) with generics.
	level = 4
	voltage = 2

Analyzing hierarchy for entity <unisim_outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 1
	strength = 24
	voltage = 3

Analyzing hierarchy for entity <clkgen_virtex5> in library <techmap> (architecture <struct>) with generics.
	clk2xen = 0
	clk_div = 5
	clk_mul = 8
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 1

Analyzing hierarchy for entity <clkgen_virtex5> in library <techmap> (architecture <struct>) with generics.
	clk2xen = 0
	clk_div = 4
	clk_mul = 5
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 0

Analyzing hierarchy for entity <unisim_outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <unisim_inpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	voltage = 3

Analyzing hierarchy for entity <proc3> in library <gaisler> (architecture <rtl>) with generics.
	bp = 1
	cached = 0
	clk2x = 0
	cp = 0
	dcen = 1
	disas = 0
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 0
	dsetlock = 0
	dsets = 1
	dsetsize = 8
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	fabtech = 20
	fpu = 0
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 0
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	lddel = 1
	mac = 0
	memtech = 20
	mmuen = 1
	mmupgsz = 0
	notag = 0
	nwindows = 8
	nwp = 2
	pclow = 2
	pwd = 2
	rstaddr = 0
	scantest = 0
	smp = 0
	svt = 0
	tbuf = 2
	tlb_rep = 1
	tlb_type = 1
	v8 = 0

Analyzing hierarchy for entity <regfile_3p> in library <techmap> (architecture <rtl>) with generics.
	abits = 8
	dbits = 32
	numregs = 136
	tech = 20
	testen = 0
	wrfst = 1

Analyzing hierarchy for entity <cachemem> in library <gaisler> (architecture <rtl>) with generics.
	dcen = 1
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	drepl = 0
	dsetlock = 0
	dsets = 1
	dsetsize = 8
	dsnoop = 1
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	irepl = 0
	isetlock = 0
	isets = 2
	isetsize = 8
	mmuen = 1
	tech = 20
	testen = 0

Analyzing hierarchy for entity <tbufmem> in library <gaisler> (architecture <rtl>) with generics.
	tbuf = 2
	tech = 20
	testen = 0

Analyzing hierarchy for entity <dsu3x> in library <gaisler> (architecture <rtl>) with generics.
	clk2x = 0
	haddr = 2304
	hindex = 2
	hmask = 3840
	irq = 0
	kbytes = 2
	ncpu = 1
	tbits = 30
	tech = 20
	testen = 0

Analyzing hierarchy for entity <ahbmst> in library <gaisler> (architecture <rtl>) with generics.
	chprot = 3
	devid = 28
	hindex = 1
	hirq = 0
	incaddr = 0
	venid = 1
	version = 1

Analyzing hierarchy for entity <tap> in library <techmap> (architecture <rtl>) with generics.
	idcode = 9
	irlen = 6
	manf = 804
	part = 0
	scantest = 0
	tech = 20
	trsten = 1
	ver = 0

Analyzing hierarchy for entity <jtagcom> in library <gaisler> (architecture <rtl>) with generics.
	ainst = 2
	dinst = 3
	isel = 1
	nsync = 1
	reread = 1

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 0
	oepol = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <ddr2_phy> in library <gaisler> (architecture <rtl>) with generics.
	MHz = 200
	clk_div = 20
	clk_mul = 19
	dbits = 64
	ddelayb0 = 0
	ddelayb1 = 0
	ddelayb2 = 0
	ddelayb3 = 0
	ddelayb4 = 0
	ddelayb5 = 0
	ddelayb6 = 0
	ddelayb7 = 0
	dqsse = 0
	eightbanks = 0
	norefclk = 0
	numidelctrl = 3
	odten = 0
	rskew = 0
	rstdelay = 200
	tech = 20

Analyzing hierarchy for entity <ddr2spax> in library <gaisler> (architecture <rtl>) with generics.
	MHz = 190
	Mbyte = 256
	TRFC = 130
	ahbbits = 32
	burstlen = 8
	col = 10
	ddr_syncrst = 0
	ddrbits = 64
	dqsgating = 0
	dqsse = 0
	eightbanks = 0
	fastahb = 0
	haddr = 1024
	hindex = 0
	hmask = 3584
	ioaddr = 1
	iomask = 4095
	memtech = 20
	nosync = 0
	octen = 0
	odten = 3
	oepol = 0
	pwron = 1
	readdly = 1

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <unisim_iopad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <greth> in library <gaisler> (architecture <rtl>) with generics.
	attempt_limit = 16
	backoff_limit = 10
	edcl = 1
	edclbufsz = 2
	enable_mdint = 0
	enable_mdio = 1
	fifosize = 32
	ft = 0
	hindex = 2
	ifg_gap = 24
	ipaddrh = 49320
	ipaddrl = 51
	macaddrh = 122
	macaddrl = 13369345
	mdcscaler = 160
	mdint_pol = 0
	memtech = 20
	multicast = 0
	nsync = 1
	oepol = 0
	paddr = 11
	phyrstadr = 7
	pindex = 11
	pirq = 12
	pmask = 4095
	rmii = 0
	scanen = 0
	slot_time = 128

Analyzing hierarchy for entity <inpad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 0
	strength = 0
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <UARTDDRFSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforpointersRama1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXpointerRam2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RT1> in library <work> (architecture <behavioral>) with generics.
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511

Analyzing hierarchy for entity <speciescoppyTable1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforspeciesTable> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <speciesTable24_1> in library <work> (architecture <behavioral>) with generics.
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511

Analyzing hierarchy for entity <MUXforspeciesTableIndi2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforupdatespecies2_c> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RT2> in library <work> (architecture <behavioral>) with generics.
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511

Analyzing hierarchy for entity <RT3> in library <work> (architecture <behavioral>) with generics.
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511

Analyzing hierarchy for entity <RT4> in library <work> (architecture <behavioral>) with generics.
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511

Analyzing hierarchy for entity <LOTKA_VOLTERA_STOICHIOparam> in library <work> (architecture <behavioral>) with generics.
	adtech = 8
	ditechs = 255
	dotech = 31
	memtech = 511

Analyzing hierarchy for entity <speciesTablecopy2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforspeciesTable2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <speciesTable24_2> in library <work> (architecture <behavioral>) with generics.
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511

Analyzing hierarchy for entity <memintdimerLOTKA_VOLTERAparam> in library <work> (architecture <behavioral>) with generics.
	adtech = 8
	ditechs = 255
	dotech = 2
	memtech = 511

Analyzing hierarchy for entity <PE5> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM6new> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFFsignal> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <find8min512> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUxforrepeat> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <iu3> in library <gaisler> (architecture <rtl>) with generics.
	bp = 1
	clk2x = 0
	cp = 0
	disas = 0
	dsets = 1
	dsu = 1
	fabtech = 20
	fpu = 0
	index = 0
	irfwt = 1
	isets = 2
	lddel = 1
	mac = 0
	notag = 0
	nwin = 8
	nwp = 2
	pclow = 2
	pwd = 2
	rstaddr = 0
	smp = 0
	svt = 0
	tbuf = 2
	v8 = 0

Analyzing hierarchy for entity <mmu_cache> in library <gaisler> (architecture <rtl>) with generics.
	cached = 0
	clk2x = 0
	dcen = 1
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 0
	dsetlock = 0
	dsets = 1
	dsetsize = 8
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 0
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	memtech = 20
	mmuen = 1
	mmupgsz = 0
	scantest = 0
	smp = 0
	tlb_rep = 1
	tlb_type = 1

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 8
	dbits = 32
	sepclk = 0
	tech = 20
	testen = 0
	wrfst = 1

Analyzing hierarchy for entity <syncram> in library <techmap> (architecture <rtl>) with generics.
	abits = 8
	dbits = 35
	tech = 20
	testen = 0

Analyzing hierarchy for entity <syncram> in library <techmap> (architecture <rtl>) with generics.
	abits = 11
	dbits = 32
	tech = 20
	testen = 0

Analyzing hierarchy for entity <syncram_dp> in library <techmap> (architecture <rtl>) with generics.
	abits = 9
	dbits = 31
	tech = 20
	testen = 0

Analyzing hierarchy for entity <syncram64> in library <techmap> (architecture <rtl>) with generics.
	abits = 7
	tech = 20
	testen = 0

Analyzing hierarchy for entity <tbufmem> in library <gaisler> (architecture <rtl>) with generics.
	tbuf = 2
	tech = 20
	testen = 0

Analyzing hierarchy for entity <virtex5_tap> in library <techmap> (architecture <rtl>).

Analyzing hierarchy for entity <unisim_outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <ddr2phy> in library <techmap> (architecture <rtl>) with generics.
	MHz = 200
	clk_div = 20
	clk_mul = 19
	dbits = 64
	ddelayb0 = 0
	ddelayb1 = 0
	ddelayb2 = 0
	ddelayb3 = 0
	ddelayb4 = 0
	ddelayb5 = 0
	ddelayb6 = 0
	ddelayb7 = 0
	dqsse = 0
	eightbanks = 0
	norefclk = 0
	numidelctrl = 3
	rskew = 0
	rstdelay = 200
	tech = 20

Analyzing hierarchy for entity <ddr2spax_ahb> in library <gaisler> (architecture <rtl>) with generics.
	ahbbits = 32
	burstlen = 8
	haddr = 1024
	hindex = 0
	hmask = 3584
	ioaddr = 1
	iomask = 4095
	nosync = 0

Analyzing hierarchy for entity <ddr2spax_ddr> in library <gaisler> (architecture <rtl>) with generics.
	MHz = 190
	Mbyte = 256
	TRFC = 130
	burstlen = 8
	col = 10
	ddr_syncrst = 0
	ddrbits = 64
	dqsgating = 0
	dqsse = 0
	eightbanks = 0
	fastahb = 0
	nosync = 0
	octen = 0
	odten = 3
	oepol = 0
	pwron = 1
	readdly = 1

Analyzing hierarchy for entity <ddr2buf> in library <gaisler> (architecture <rtl>) with generics.
	rabits = 2
	rdbits = 128
	sepclk = 1
	tech = 20
	testen = 0
	wabits = 4
	wdbits = 32
	wrfst = 0

Analyzing hierarchy for entity <ddr2buf> in library <gaisler> (architecture <rtl>) with generics.
	rabits = 3
	rdbits = 32
	sepclk = 1
	tech = 20
	testen = 0
	wabits = 1
	wdbits = 128
	wrfst = 0

Analyzing hierarchy for entity <grethc> in library <eth> (architecture <rtl>) with generics.
	attempt_limit = 16
	backoff_limit = 10
	edcl = 1
	edclbufsz = 2
	enable_mdint = 0
	enable_mdio = 1
	fifosize = 32
	ifg_gap = 24
	ipaddrh = 49320
	ipaddrl = 51
	macaddrh = 122
	macaddrl = 13369345
	mdcscaler = 160
	mdint_pol = 0
	multicast = 0
	nsync = 1
	oepol = 0
	phyrstadr = 7
	rmii = 0
	scanen = 0

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 7
	dbits = 32
	sepclk = 0
	tech = 20
	testen = 0
	wrfst = 0

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 5
	dbits = 32
	sepclk = 0
	tech = 20
	testen = 0
	wrfst = 0

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 9
	dbits = 16
	sepclk = 0
	tech = 20
	testen = 0
	wrfst = 0

Analyzing hierarchy for entity <unisim_inpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	voltage = 3

Analyzing hierarchy for entity <patterngen2> in library <work> (architecture <behavioral>) with generics.
	n = 32

Analyzing hierarchy for entity <lnxfixed> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSMPE22_3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFFinternalPE> in library <work> (architecture <behavior>) with generics.
	N = 31

Analyzing hierarchy for entity <MUXPEint3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXPEintdimer2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cnstlatch2_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mmu_icache> in library <gaisler> (architecture <rtl>) with generics.
	icen = 1
	ilinesize = 8
	irepl = 0
	isetlock = 0
	isets = 2
	isetsize = 8
	lram = 0
	lramsize = 1
	lramstart = 142
	mmuen = 1

Analyzing hierarchy for entity <mmu_dcache> in library <gaisler> (architecture <rtl>) with generics.
	cached = 0
	dcen = 1
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 0
	dsetlock = 0
	dsets = 1
	dsetsize = 8
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	ilram = 0
	ilramstart = 142
	itlbnum = 8
	memtech = 20
	mmuen = 1
	mmupgsz = 0
	smp = 0
	tlb_type = 1

Analyzing hierarchy for entity <mmu_acache> in library <gaisler> (architecture <rtl>) with generics.
	cached = 0
	clk2x = 0
	hindex = 0
	ilinesize = 8
	scantest = 0

Analyzing hierarchy for entity <mmu> in library <gaisler> (architecture <rtl>) with generics.
	dtlbnum = 2
	itlbnum = 8
	mmupgsz = 0
	tech = 20
	tlb_rep = 1
	tlb_type = 1

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 8
	dbits = 32
	sepclk = 0
	wrfst = 1

Analyzing hierarchy for entity <unisim_syncram> in library <techmap> (architecture <behav>) with generics.
	abits = 8
	dbits = 35

Analyzing hierarchy for entity <unisim_syncram> in library <techmap> (architecture <behav>) with generics.
	abits = 11
	dbits = 32

Analyzing hierarchy for entity <unisim_syncram_dp> in library <techmap> (architecture <behav>) with generics.
	abits = 9
	dbits = 31

Analyzing hierarchy for entity <unisim_syncram64> in library <techmap> (architecture <behav>) with generics.
	abits = 7

Analyzing hierarchy for entity <syncram64> in library <techmap> (architecture <rtl>) with generics.
	abits = 7
	tech = 20
	testen = 0

Analyzing hierarchy for entity <virtex5_ddr2_phy> in library <techmap> (architecture <rtl>) with generics.
	MHz = 200
	clk_div = 20
	clk_mul = 19
	dbits = 64
	ddelayb0 = 0
	ddelayb1 = 0
	ddelayb2 = 0
	ddelayb3 = 0
	ddelayb4 = 0
	ddelayb5 = 0
	ddelayb6 = 0
	ddelayb7 = 0
	dqsse = 0
	eightbanks = 0
	norefclk = 0
	numidelctrl = 3
	odten = 0
	rstdelay = 200
	tech = 20

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 2
	dbits = 32
	sepclk = 1
	tech = 20
	testen = 0
	wrfst = 0

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 1
	dbits = 128
	sepclk = 1
	tech = 20
	testen = 0
	wrfst = 0

Analyzing hierarchy for entity <greth_tx> in library <eth> (architecture <rtl>) with generics.
	attempt_limit = 16
	backoff_limit = 10
	ifg_gap = 24
	nsync = 1
	rmii = 0

Analyzing hierarchy for entity <greth_rx> in library <eth> (architecture <rtl>) with generics.
	multicast = 0
	nsync = 1
	rmii = 0

Analyzing hierarchy for entity <eth_ahb_mst> in library <eth> (architecture <rtl>).

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 7
	dbits = 32
	sepclk = 0
	wrfst = 0

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 5
	dbits = 32
	sepclk = 0
	wrfst = 0

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 9
	dbits = 16
	sepclk = 0
	wrfst = 0

Analyzing hierarchy for entity <random2gen> in library <work> (architecture <behavioral>) with generics.
	n = 8

Analyzing hierarchy for entity <lnxflt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Compforlnx> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mmutlb> in library <gaisler> (architecture <rtl>) with generics.
	entries = 8
	mmupgsz = 0
	tech = 20
	tlb_rep = 1
	tlb_type = 0

Analyzing hierarchy for entity <mmutw> in library <gaisler> (architecture <rtl>) with generics.
	mmupgsz = 0

Analyzing hierarchy for entity <unisim_syncram_dp> in library <techmap> (architecture <behav>) with generics.
	abits = 8
	dbits = 32

Analyzing hierarchy for entity <unisim_syncram64> in library <techmap> (architecture <behav>) with generics.
	abits = 7

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <iopad_ds> in library <techmap> (architecture <rtl>) with generics.
	level = 10
	oepol = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 10
	oepol = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 2
	dbits = 32
	sepclk = 1
	wrfst = 0

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 1
	dbits = 128
	sepclk = 1
	wrfst = 0

Analyzing hierarchy for entity <eth_rstgen> in library <eth> (architecture <rtl>) with generics.
	acthigh = 0

Analyzing hierarchy for entity <unisim_syncram_dp> in library <techmap> (architecture <behav>) with generics.
	abits = 7
	dbits = 32

Analyzing hierarchy for entity <generic_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 5
	dbits = 32
	sepclk = 0

Analyzing hierarchy for entity <unisim_syncram_dp> in library <techmap> (architecture <behav>) with generics.
	abits = 9
	dbits = 16

Analyzing hierarchy for entity <mmutlbcam> in library <gaisler> (architecture <rtl>) with generics.
	mmupgsz = 0
	tlb_type = 0

Analyzing hierarchy for entity <syncram> in library <techmap> (architecture <rtl>) with generics.
	abits = 3
	dbits = 30
	tech = 20
	testen = 0

Analyzing hierarchy for entity <unisim_outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 9
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <unisim_iopad_ds> in library <techmap> (architecture <rtl>) with generics.
	level = 10
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <unisim_iopad> in library <techmap> (architecture <rtl>) with generics.
	level = 10
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <generic_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 2
	dbits = 32
	sepclk = 1

Analyzing hierarchy for entity <generic_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 1
	dbits = 128
	sepclk = 1

Analyzing hierarchy for entity <unisim_syncram> in library <techmap> (architecture <behav>) with generics.
	abits = 3
	dbits = 30

Analyzing hierarchy for entity <generic_syncram> in library <techmap> (architecture <behavioral>) with generics.
	abits = 3
	dbits = 30


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <proc_wrapper_FRM4X> in library <work> (Architecture <proc_wrapper_frm4x_arch>).
	K = 1
	M = 136
	N = 93
	P = 4
	RNGseed0 = 2
	RNGseed1 = 3
	RNGseed2 = 4
	RNGseed3 = 5
	Tsim = 2
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/proc_wrapper_FRM4X.vhd" line 362: Unconnected output port 'leds' of component 'TestQuatroconnwithLeon'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/proc_wrapper_FRM4X.vhd" line 394: Unconnected output port 'gpio_out' of component 'leon3mp'.
Entity <proc_wrapper_FRM4X> analyzed. Unit <proc_wrapper_FRM4X> generated.

Analyzing generic Entity <TestQuatroconnwithLeon> in library <work> (Architecture <behavioral>).
	K = 1
	M = 136
	N = 93
	P = 4
	RNGseed1 = 2
	RNGseed2 = 3
	RNGseed3 = 4
	RNGseed4 = 5
	Tsim = 2
Entity <TestQuatroconnwithLeon> analyzed. Unit <TestQuatroconnwithLeon> generated.

Analyzing generic Entity <FRM4XQuatroConnect> in library <work> (Architecture <behavioral>).
	K = 1
	M = 136
	N = 93
	P = 4
	RNGseed1 = 2
	RNGseed2 = 3
	RNGseed3 = 4
	RNGseed4 = 5
	Tsim = 2
Entity <FRM4XQuatroConnect> analyzed. Unit <FRM4XQuatroConnect> generated.

Analyzing Entity <datamemddr5forLEON> in library <work> (Architecture <behavioral>).
Entity <datamemddr5forLEON> analyzed. Unit <datamemddr5forLEON> generated.

Analyzing Entity <MUXGPIO4> in library <work> (Architecture <behavioral>).
Entity <MUXGPIO4> analyzed. Unit <MUXGPIO4> generated.

Analyzing Entity <memsubsystemfinalLOTKA_VOLTERA> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1141: Unconnected output port 'en3' of component 'UARTDDRFSM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1141: Unconnected output port 'wechain' of component 'UARTDDRFSM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1141: Unconnected output port 'selFSM3' of component 'UARTDDRFSM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1141: Unconnected output port 'switchST' of component 'UARTDDRFSM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1141: Unconnected output port 'muxintsimindi' of component 'UARTDDRFSM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1367: Unconnected output port 'do1d' of component 'speciesTable24_1'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1367: Unconnected output port 'do2d' of component 'speciesTable24_1'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1367: Unconnected output port 'do3d' of component 'speciesTable24_1'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1682: Unconnected output port 'dod' of component 'speciesTable24_2'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1682: Unconnected output port 'do1d' of component 'speciesTable24_2'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1682: Unconnected output port 'do2d' of component 'speciesTable24_2'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1682: Unconnected output port 'do3d' of component 'speciesTable24_2'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1682: Unconnected output port 'do4d' of component 'speciesTable24_2'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1682: Unconnected output port 'do5d' of component 'speciesTable24_2'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1682: Unconnected output port 'do6d' of component 'speciesTable24_2'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1682: Unconnected output port 'do7d' of component 'speciesTable24_2'.
Entity <memsubsystemfinalLOTKA_VOLTERA> analyzed. Unit <memsubsystemfinalLOTKA_VOLTERA> generated.

Analyzing Entity <UARTDDRFSM> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <selFSM3> in unit <UARTDDRFSM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <westoichio> in unit <UARTDDRFSM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wep> in unit <UARTDDRFSM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selNRM> in unit <UARTDDRFSM> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <UARTDDRFSM> analyzed. Unit <UARTDDRFSM> generated.

Analyzing Entity <MUXforpointersRama1> in library <work> (Architecture <behavioral>).
Entity <MUXforpointersRama1> analyzed. Unit <MUXforpointersRama1> generated.

Analyzing Entity <MUXpointerRam2> in library <work> (Architecture <behavioral>).
Entity <MUXpointerRam2> analyzed. Unit <MUXpointerRam2> generated.

Analyzing generic Entity <RT1> in library <work> (Architecture <behavioral>).
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" line 72: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" line 83: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" line 84: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" line 85: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" line 86: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" line 87: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" line 88: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" line 89: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" line 90: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT1.vhd" line 91: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <RT1> analyzed. Unit <RT1> generated.

Analyzing Entity <speciescoppyTable1> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciescoppyTable1.vhd" line 51: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciescoppyTable1.vhd" line 53: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
Entity <speciescoppyTable1> analyzed. Unit <speciescoppyTable1> generated.

Analyzing Entity <MUXforspeciesTable> in library <work> (Architecture <behavioral>).
Entity <MUXforspeciesTable> analyzed. Unit <MUXforspeciesTable> generated.

Analyzing generic Entity <speciesTable24_1> in library <work> (Architecture <behavioral>).
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 56: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 59: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 60: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 61: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 62: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 63: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 64: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 67: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 68: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 69: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 71: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 72: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 73: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 75: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 76: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_1.vhd" line 77: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
Entity <speciesTable24_1> analyzed. Unit <speciesTable24_1> generated.

Analyzing Entity <MUXforspeciesTableIndi2> in library <work> (Architecture <behavioral>).
Entity <MUXforspeciesTableIndi2> analyzed. Unit <MUXforspeciesTableIndi2> generated.

Analyzing Entity <MUXforupdatespecies2_c> in library <work> (Architecture <behavioral>).
Entity <MUXforupdatespecies2_c> analyzed. Unit <MUXforupdatespecies2_c> generated.

Analyzing generic Entity <RT2> in library <work> (Architecture <behavioral>).
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" line 72: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" line 83: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" line 84: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" line 85: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" line 86: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" line 87: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" line 88: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" line 89: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" line 90: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT2.vhd" line 91: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <RT2> analyzed. Unit <RT2> generated.

Analyzing generic Entity <RT3> in library <work> (Architecture <behavioral>).
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" line 72: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" line 83: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" line 84: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" line 85: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" line 86: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" line 87: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" line 88: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" line 89: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" line 90: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT3.vhd" line 91: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <RT3> analyzed. Unit <RT3> generated.

Analyzing generic Entity <RT4> in library <work> (Architecture <behavioral>).
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" line 72: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" line 83: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" line 84: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" line 85: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" line 86: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" line 87: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" line 88: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" line 89: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" line 90: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/RT4.vhd" line 91: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <RT4> analyzed. Unit <RT4> generated.

Analyzing generic Entity <LOTKA_VOLTERA_STOICHIOparam> in library <work> (Architecture <behavioral>).
	adtech = 8
	ditechs = 255
	dotech = 31
	memtech = 511
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/LOTKA_VOLTERA_STOICHIOparam.vhd" line 72: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/LOTKA_VOLTERA_STOICHIOparam.vhd" line 74: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/LOTKA_VOLTERA_STOICHIOparam.vhd" line 75: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/LOTKA_VOLTERA_STOICHIOparam.vhd" line 76: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/LOTKA_VOLTERA_STOICHIOparam.vhd" line 77: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/LOTKA_VOLTERA_STOICHIOparam.vhd" line 78: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/LOTKA_VOLTERA_STOICHIOparam.vhd" line 79: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/LOTKA_VOLTERA_STOICHIOparam.vhd" line 80: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/LOTKA_VOLTERA_STOICHIOparam.vhd" line 81: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <LOTKA_VOLTERA_STOICHIOparam> analyzed. Unit <LOTKA_VOLTERA_STOICHIOparam> generated.

Analyzing Entity <speciesTablecopy2> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTablecopy2.vhd" line 114: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTablecopy2.vhd" line 115: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTablecopy2.vhd" line 116: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTablecopy2.vhd" line 117: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTablecopy2.vhd" line 120: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTablecopy2.vhd" line 121: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTablecopy2.vhd" line 122: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTablecopy2.vhd" line 123: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
Entity <speciesTablecopy2> analyzed. Unit <speciesTablecopy2> generated.

Analyzing Entity <MUXforspeciesTable2> in library <work> (Architecture <behavioral>).
Entity <MUXforspeciesTable2> analyzed. Unit <MUXforspeciesTable2> generated.

Analyzing generic Entity <speciesTable24_2> in library <work> (Architecture <behavioral>).
	adtech = 8
	ditech = 287
	dotech = 31
	memtech = 511
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 121: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 122: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 123: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 124: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 127: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 128: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 129: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 130: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 131: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 132: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 133: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 134: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 136: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 137: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 138: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 139: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 140: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 141: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 142: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 143: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 145: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 146: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 147: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 148: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 149: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 150: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 151: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 152: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 154: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 155: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 156: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 157: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 158: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 159: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 160: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/speciesTable24_2.vhd" line 161: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
Entity <speciesTable24_2> analyzed. Unit <speciesTable24_2> generated.

Analyzing generic Entity <memintdimerLOTKA_VOLTERAparam> in library <work> (Architecture <behavioral>).
	adtech = 8
	ditechs = 255
	dotech = 2
	memtech = 511
Entity <memintdimerLOTKA_VOLTERAparam> analyzed. Unit <memintdimerLOTKA_VOLTERAparam> generated.

Analyzing generic Entity <FRM4X_2DSP2> in library <work> (Architecture <behavioral>).
	N = 4
	RNGseed1 = 2
	RNGseed2 = 3
	RNGseed3 = 4
	RNGseed4 = 5
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 687: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 687: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 697: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 697: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 707: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 707: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 717: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 717: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 727: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 727: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 737: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 737: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 747: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 747: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 757: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 757: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 767: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 767: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 777: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 777: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 787: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 787: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 797: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 797: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 807: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 807: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 817: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 817: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 827: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 827: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 837: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 837: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 847: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 847: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 857: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 857: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 867: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 867: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 877: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 877: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 887: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 887: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 897: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 897: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 907: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 907: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 917: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 917: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 927: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 927: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 937: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 937: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 947: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 947: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 957: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 957: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 967: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 967: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 977: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 977: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 987: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 987: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 997: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 997: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1007: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1007: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1017: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1017: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1027: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1027: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1037: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1037: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1047: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1047: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1057: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1057: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1067: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1067: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1077: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FRM4X_2DSP2.vhd" line 1077: Instantiating black box module <addnewflt>.
Entity <FRM4X_2DSP2> analyzed. Unit <FRM4X_2DSP2> generated.

Analyzing Entity <PE5> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" line 233: Instantiating black box module <addnewflt>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" line 243: Instantiating black box module <addnewflt>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" line 253: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" line 262: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" line 271: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" line 287: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" line 304: Instantiating black box module <fixtoflt>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" line 321: Instantiating black box module <minuslnx>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" line 344: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/PE5.vhd" line 353: Instantiating black box module <divflt2>.
Entity <PE5> analyzed. Unit <PE5> generated.

Analyzing generic Entity <patterngen2> in library <work> (Architecture <behavioral>).
	n = 32
Entity <patterngen2> analyzed. Unit <patterngen2> generated.

Analyzing generic Entity <random2gen> in library <work> (Architecture <behavioral>).
	n = 8
WARNING:Xst:819 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/random2gen.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Qin>
Entity <random2gen> analyzed. Unit <random2gen> generated.

Analyzing Entity <lnxfixed> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/lnxfixed.vhd" line 99: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/lnxfixed.vhd" line 116: Instantiating black box module <subnewflt>.
Entity <lnxfixed> analyzed. Unit <lnxfixed> generated.

Analyzing Entity <lnxflt> in library <work> (Architecture <behavioral>).
Entity <lnxflt> analyzed. Unit <lnxflt> generated.

Analyzing Entity <Compforlnx> in library <work> (Architecture <behavioral>).
Entity <Compforlnx> analyzed. Unit <Compforlnx> generated.

Analyzing Entity <FSMPE22_3> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/FSMPE22_3.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sclr>
Entity <FSMPE22_3> analyzed. Unit <FSMPE22_3> generated.

Analyzing generic Entity <DFFinternalPE> in library <work> (Architecture <behavior>).
	N = 31
Entity <DFFinternalPE> analyzed. Unit <DFFinternalPE> generated.

Analyzing Entity <MUXPEint3> in library <work> (Architecture <behavioral>).
Entity <MUXPEint3> analyzed. Unit <MUXPEint3> generated.

Analyzing Entity <MUXPEintdimer2> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <cemul1> in unit <MUXPEintdimer2> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <MUXPEintdimer2> analyzed. Unit <MUXPEintdimer2> generated.

Analyzing Entity <cnstlatch2_2> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/cnstlatch2_2.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Qint1>, <Qint2>, <Qintwo>
Entity <cnstlatch2_2> analyzed. Unit <cnstlatch2_2> generated.

Analyzing Entity <FSM6new> in library <work> (Architecture <behavioral>).
Entity <FSM6new> analyzed. Unit <FSM6new> generated.

Analyzing Entity <DFFsignal> in library <work> (Architecture <behavior>).
Entity <DFFsignal> analyzed. Unit <DFFsignal> generated.

Analyzing Entity <find8min512> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/find8min512.vhd" line 67: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ENA>
Entity <find8min512> analyzed. Unit <find8min512> generated.

Analyzing generic Entity <DFF32> in library <work> (Architecture <behavior>).
	N = 31
Entity <DFF32> analyzed. Unit <DFF32> generated.

Analyzing Entity <Comp1new> in library <work> (Architecture <behavioral>).
Entity <Comp1new> analyzed. Unit <Comp1new> generated.

Analyzing Entity <Compnew2> in library <work> (Architecture <behavioral>).
Entity <Compnew2> analyzed. Unit <Compnew2> generated.

Analyzing Entity <Compnew3> in library <work> (Architecture <behavioral>).
Entity <Compnew3> analyzed. Unit <Compnew3> generated.

Analyzing Entity <Addrepeatedly> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/LEONGILL/Addrepeatedly.vhd" line 64: Instantiating black box module <addnewflt>.
Entity <Addrepeatedly> analyzed. Unit <Addrepeatedly> generated.

Analyzing Entity <MUxforrepeat> in library <work> (Architecture <behavioral>).
Entity <MUxforrepeat> analyzed. Unit <MUxforrepeat> generated.

Analyzing Entity <MUXforUart1> in library <work> (Architecture <behavioral>).
Entity <MUXforUart1> analyzed. Unit <MUXforUart1> generated.

Analyzing Entity <Test_myFSM> in library <work> (Architecture <test_myfsm>).
Entity <Test_myFSM> analyzed. Unit <Test_myFSM> generated.

Analyzing Entity <FSMintforsending> in library <work> (Architecture <behavioral>).
Entity <FSMintforsending> analyzed. Unit <FSMintforsending> generated.

Analyzing generic Entity <leon3mp> in library <work> (Architecture <rtl>).
	dbguart = 0
	disas = 0
	fabtech = 20
	memtech = 20
	ncpu = 1
	padtech = 20
	pclow = 2
    Set property "syn_keep = TRUE" for signal <clkm>.
    Set property "syn_preserve = TRUE" for signal <clkm>.
    Set user-defined property "KEEP =  TRUE" for signal <clkm> (previous value was "KEEP soft").
    Set property "syn_keep = TRUE" for signal <clk25>.
    Set property "syn_preserve = TRUE" for signal <clk25>.
    Set user-defined property "KEEP =  TRUE" for signal <clk25> (previous value was "KEEP soft").
    Set property "syn_keep = TRUE" for signal <clk40>.
    Set property "syn_preserve = TRUE" for signal <clk40>.
    Set user-defined property "KEEP =  TRUE" for signal <clk40> (previous value was "KEEP soft").
    Set property "syn_keep = TRUE" for signal <clk65>.
    Set property "syn_preserve = TRUE" for signal <clk65>.
    Set user-defined property "KEEP =  TRUE" for signal <clk65> (previous value was "KEEP soft").
    Set user-defined property "KEEP =  TRUE" for signal <lock>.
    Set property "syn_keep = TRUE" for signal <clkml>.
    Set property "syn_preserve = TRUE" for signal <clkml>.
    Set user-defined property "KEEP =  TRUE" for signal <clkml> (previous value was "KEEP soft").
    Set property "syn_keep = TRUE" for signal <egtx_clk>.
    Set property "syn_preserve = TRUE" for signal <egtx_clk>.
    Set user-defined property "KEEP =  TRUE" for signal <egtx_clk> (previous value was "KEEP soft").
    Set property "syn_keep = TRUE" for signal <clkvga>.
    Set property "syn_preserve = TRUE" for signal <clkvga>.
    Set user-defined property "KEEP =  TRUE" for signal <clkvga> (previous value was "KEEP soft").
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 325: Unconnected input port 'rstn' of component 'clkpad' is tied to default value.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 325: Unconnected output port 'lock' of component 'clkpad'.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 327: Unconnected input port 'rstn' of component 'clkpad' is tied to default value.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 327: Unconnected output port 'lock' of component 'clkpad'.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 335: Unconnected input port 'rstn' of component 'clkpad' is tied to default value.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 335: Unconnected output port 'lock' of component 'clkpad'.
    Set user-defined property "syn_noprune =  TRUE" for instance <clk_33_pad> in unit <leon3mp>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 338: Unconnected output port 'clkn' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 338: Unconnected output port 'clk2x' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 338: Unconnected output port 'pciclk' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 338: Unconnected output port 'clk4x' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 338: Unconnected output port 'clk1xu' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 338: Unconnected output port 'clk2xu' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 338: Unconnected output port 'clkb' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 338: Unconnected output port 'clkc' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 342: Unconnected output port 'clkn' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 342: Unconnected output port 'clk2x' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 342: Unconnected output port 'sdclk' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 342: Unconnected output port 'pciclk' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 342: Unconnected output port 'clk4x' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 342: Unconnected output port 'clk1xu' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 342: Unconnected output port 'clk2xu' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 342: Unconnected output port 'clkb' of component 'clkgen'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 342: Unconnected output port 'clkc' of component 'clkgen'.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 350: Unconnected input port 'testrst' of component 'rstgen' is tied to default value.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 350: Unconnected input port 'testen' of component 'rstgen' is tied to default value.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 358: Unconnected input port 'testen' of component 'ahbctrl' is tied to default value.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 358: Unconnected input port 'testrst' of component 'ahbctrl' is tied to default value.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 358: Unconnected input port 'scanen' of component 'ahbctrl' is tied to default value.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 358: Unconnected input port 'testoen' of component 'ahbctrl' is tied to default value.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 412: Unconnected output port 'tapo_tck' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 412: Unconnected output port 'tapo_tdi' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 412: Unconnected output port 'tapo_inst' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 412: Unconnected output port 'tapo_rst' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 412: Unconnected output port 'tapo_capt' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 412: Unconnected output port 'tapo_shft' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 412: Unconnected output port 'tapo_upd' of component 'ahbjtag'.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 412: Unconnected input port 'trst' of component 'ahbjtag' is tied to default value.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 412: Unconnected output port 'tdoen' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 425: Unconnected output port 'sdo' of component 'mctrl'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 557: Unconnected output port 'gpto' of component 'gptimer'.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 722: Unconnected input port 'rstn' of component 'clkpad' is tied to default value.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 722: Unconnected output port 'lock' of component 'clkpad'.
WARNING:Xst:752 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 724: Unconnected input port 'rstn' of component 'clkpad' is tied to default value.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/leon3mp.vhd" line 724: Unconnected output port 'lock' of component 'clkpad'.
Entity <leon3mp> analyzed. Unit <leon3mp> generated.

Analyzing generic Entity <clkpad.1> in library <techmap> (Architecture <rtl>).
	arch = 0
	hf = 0
	level = 0
	tech = 20
	voltage = 3
Entity <clkpad.1> analyzed. Unit <clkpad.1> generated.

Analyzing generic Entity <unisim_clkpad.1> in library <techmap> (Architecture <rtl>).
	arch = 0
	hf = 0
	level = 0
	voltage = 3
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/pads_unisim.vhd" line 513: Instantiating black box module <IBUFG>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <g0.ttl0.ip> in unit <unisim_clkpad.1>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <g0.ttl0.ip> in unit <unisim_clkpad.1>.
    Set property "syn_noprune = TRUE" for unit <IBUFG>.
Entity <unisim_clkpad.1> analyzed. Unit <unisim_clkpad.1> generated.

Analyzing generic Entity <clkpad.2> in library <techmap> (Architecture <rtl>).
	arch = 2
	hf = 0
	level = 0
	tech = 20
	voltage = 3
Entity <clkpad.2> analyzed. Unit <clkpad.2> generated.

Analyzing generic Entity <unisim_clkpad.2> in library <techmap> (Architecture <rtl>).
	arch = 2
	hf = 0
	level = 0
	voltage = 3
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/pads_unisim.vhd" line 568: Instantiating black box module <IBUFG>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <g2.ttl0.ip> in unit <unisim_clkpad.2>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <g2.ttl0.ip> in unit <unisim_clkpad.2>.
    Set property "syn_noprune = TRUE" for unit <IBUFG>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/pads_unisim.vhd" line 569: Instantiating black box module <BUFG>.
Entity <unisim_clkpad.2> analyzed. Unit <unisim_clkpad.2> generated.

Analyzing generic Entity <clkpad_ds> in library <techmap> (Architecture <rtl>).
	level = 4
	tech = 20
	voltage = 2
Entity <clkpad_ds> analyzed. Unit <clkpad_ds> generated.

Analyzing generic Entity <virtex4_clkpad_ds> in library <techmap> (Architecture <rtl>).
	level = 4
	voltage = 2
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/pads_unisim.vhd" line 768: Instantiating black box module <IBUFGDS>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <xlvds.lvds_25.ip> in unit <virtex4_clkpad_ds>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <xlvds.lvds_25.ip> in unit <virtex4_clkpad_ds>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <xlvds.lvds_25.ip> in unit <virtex4_clkpad_ds>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <xlvds.lvds_25.ip> in unit <virtex4_clkpad_ds>.
    Set property "syn_noprune = TRUE" for unit <IBUFGDS>.
Entity <virtex4_clkpad_ds> analyzed. Unit <virtex4_clkpad_ds> generated.

Analyzing generic Entity <outpad.1> in library <techmap> (Architecture <rtl>).
	level = 0
	slew = 1
	strength = 24
	tech = 20
	voltage = 3
Entity <outpad.1> analyzed. Unit <outpad.1> generated.

Analyzing generic Entity <unisim_outpad.1> in library <techmap> (Architecture <rtl>).
	level = 0
	slew = 1
	strength = 24
	voltage = 3
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/pads_unisim.vhd" line 207: Instantiating black box module <OBUF>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ttl0.fast0.op> in unit <unisim_outpad.1>.
    Set user-defined property "DRIVE =  24" for instance <ttl0.fast0.op> in unit <unisim_outpad.1>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ttl0.fast0.op> in unit <unisim_outpad.1>.
    Set user-defined property "SLEW =  FAST" for instance <ttl0.fast0.op> in unit <unisim_outpad.1>.
    Set property "syn_noprune = TRUE" for unit <OBUF>.
Entity <unisim_outpad.1> analyzed. Unit <unisim_outpad.1> generated.

Analyzing generic Entity <clkpad.3> in library <techmap> (Architecture <rtl>).
	arch = 0
	hf = 0
	level = 0
	tech = 20
	voltage = 3
Entity <clkpad.3> analyzed. Unit <clkpad.3> generated.

Analyzing generic Entity <clkgen.1> in library <techmap> (Architecture <struct>).
	clk2xen = 0
	clk_div = 5
	clk_mul = 8
	clk_odiv = 1
	clkb_odiv = 0
	clkc_odiv = 0
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 1
	tech = 20
Entity <clkgen.1> analyzed. Unit <clkgen.1> generated.

Analyzing generic Entity <clkgen_virtex5.1> in library <techmap> (Architecture <struct>).
	clk2xen = 0
	clk_div = 5
	clk_mul = 8
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 1
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 802: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 803: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 804: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLKFX_MULTIPLY =  8" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dll0> in unit <clkgen_virtex5.1>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dll0> in unit <clkgen_virtex5.1>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Unconnected output port 'CLKFX' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 878: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "DESKEW_ADJUST =  SOURCE_SYNCHRONOUS" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "DSS_MODE =  NONE" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "FACTORY_JF =  C080" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <sd0.dll1> in unit <clkgen_virtex5.1>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 885: Instantiating black box module <BUFG>.
Entity <clkgen_virtex5.1> analyzed. Unit <clkgen_virtex5.1> generated.

Analyzing generic Entity <clkgen.2> in library <techmap> (Architecture <struct>).
	clk2xen = 0
	clk_div = 4
	clk_mul = 5
	clk_odiv = 1
	clkb_odiv = 0
	clkc_odiv = 0
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 0
	tech = 20
Entity <clkgen.2> analyzed. Unit <clkgen.2> generated.

Analyzing generic Entity <clkgen_virtex5.2> in library <techmap> (Architecture <struct>).
	clk2xen = 0
	clk_div = 4
	clk_mul = 5
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 0
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 802: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 803: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 804: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:753 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/clkgen_unisim.vhd" line 825: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "CLKFX_MULTIPLY =  5" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dll0> in unit <clkgen_virtex5.2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dll0> in unit <clkgen_virtex5.2>.
Entity <clkgen_virtex5.2> analyzed. Unit <clkgen_virtex5.2> generated.

Analyzing generic Entity <outpad.2> in library <techmap> (Architecture <rtl>).
	level = 0
	slew = 0
	strength = 12
	tech = 20
	voltage = 3
Entity <outpad.2> analyzed. Unit <outpad.2> generated.

Analyzing generic Entity <unisim_outpad.2> in library <techmap> (Architecture <rtl>).
	level = 0
	slew = 0
	strength = 12
	voltage = 3
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/pads_unisim.vhd" line 203: Instantiating black box module <OBUF>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ttl0.slow0.op> in unit <unisim_outpad.2>.
    Set user-defined property "DRIVE =  12" for instance <ttl0.slow0.op> in unit <unisim_outpad.2>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ttl0.slow0.op> in unit <unisim_outpad.2>.
    Set user-defined property "SLEW =  SLOW" for instance <ttl0.slow0.op> in unit <unisim_outpad.2>.
    Set property "syn_noprune = TRUE" for unit <OBUF>.
Entity <unisim_outpad.2> analyzed. Unit <unisim_outpad.2> generated.

Analyzing generic Entity <inpad.1> in library <techmap> (Architecture <rtl>).
	filter = 0
	level = 0
	strength = 0
	tech = 20
	voltage = 3
Entity <inpad.1> analyzed. Unit <inpad.1> generated.

Analyzing generic Entity <unisim_inpad> in library <techmap> (Architecture <rtl>).
	level = 0
	voltage = 3
WARNING:Xst:2211 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/techmap/unisim/pads_unisim.vhd" line 57: Instantiating black box module <IBUF>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ttl0.ip> in unit <unisim_inpad>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ttl0.ip> in unit <unisim_inpad>.
    Set property "syn_noprune = TRUE" for unit <IBUF>.
Entity <unisim_inpad> analyzed. Unit <unisim_inpad> generated.

Analyzing generic Entity <rstgen> in library <gaisler> (Architecture <rtl>).
	acthigh = 0
	scanen = 0
	syncrst = 0
Entity <rstgen> analyzed. Unit <rstgen> generated.

Analyzing generic Entity <ahbctrl> in library <grlib> (Architecture <rtl>).
	acdm = 0
	ahbtrace = 0
	arbdisable = 0
	asserterr = 0
	assertwarn = 0
	ccheck = 1
	cfgaddr = 4080
	cfgmask = 4080
	debug = 2
	defmast = 0
	devid = 1289
	disirq = 0
	enbusmon = 0
	fixbrst = 0
	fpnpen = 0
	hmstdisable = 0
	hslvdisable = 0
	icheck = 1
	index = 0
	ioaddr = 4095
	ioen = 1
	iomask = 4095
	mcheck = 1
	mprio = 0
	nahbm = 3
	nahbs = 8
	rrobin = 1
	split = 1
	timeout = 0
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/ahbctrl.vhd" line 167: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/ahbctrl.vhd" line 494: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/ahbctrl.vhd" line 503: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/ahbctrl.vhd" line 543: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/ahbctrl.vhd" line 567: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/ahbctrl.vhd" line 581: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/grlib/amba/ahbctrl.vhd" line 345: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <msto<0>.htrans>, <msto<0>.hbusreq>, <msto<1>.htrans>, <msto<1>.hbusreq>, <msto<2>.htrans>, <msto<2>.hbusreq>, <msto<3>.htrans>, <msto<3>.hbusreq>, <msto<15>.hbusreq>, <msto<15>.hlock>, <msto<15>.htrans>, <msto<15>.haddr>, <msto<15>.hwrite>, <msto<15>.hsize>, <msto<15>.hburst>, <msto<15>.hprot>, <msto<15>.hwdata>, <msto<15>.hirq>, <msto<15>.hconfig>, <msto<15>.hindex>, <msto<14>.hbusreq>, <msto<14>.hlock>, <msto<14>.htrans>, <msto<14>.haddr>, <msto<14>.hwrite>, <msto<14>.hsize>, <msto<14>.hburst>, <msto<14>.hprot>, <msto<14>.hwdata>, <msto<14>.hirq>, <msto<14>.hconfig>, <msto<14>.hindex>, <msto<13>.hbusreq>, <msto<13>.hlock>, <msto<13>.htrans>, <msto<13>.haddr>, <msto<13>.hwrite>, <msto<13>.hsize>, <msto<13>.hburst>, <msto<13>.hprot>, <msto<13>.hwdata>, <msto<13>.hirq>, <msto<13>.hconfig>, <msto<13>.hindex>, <msto<12>.hbusreq>, <msto<12>.hlock>, <msto<12>.htrans>, <msto<12>.haddr>, <msto<12>.hwrite>, <msto<12>.hsize>, <msto<12>.hburst>, <msto<12>.hprot>, <msto<12>.hwdata>, <msto<12>.hirq>,
   <msto<12>.hconfig>, <msto<12>.hindex>, <msto<11>.hbusreq>, <msto<11>.hlock>, <msto<11>.htrans>, <msto<11>.haddr>, <msto<11>.hwrite>, <msto<11>.hsize>, <msto<11>.hburst>, <msto<11>.hprot>, <msto<11>.hwdata>, <msto<11>.hirq>, <msto<11>.hconfig>, <msto<11>.hindex>, <msto<10>.hbusreq>, <msto<10>.hlock>, <msto<10>.htrans>, <msto<10>.haddr>, <msto<10>.hwrite>, <msto<10>.hsize>, <msto<10>.hburst>, <msto<10>.hprot>, <msto<10>.hwdata>, <msto<10>.hirq>, <msto<10>.hconfig>, <msto<10>.hindex>, <msto<9>.hbusreq>, <msto<9>.hlock>, <msto<9>.htrans>, <msto<9>.haddr>, <msto<9>.hwrite>, <msto<9>.hsize>, <msto<9>.hburst>, <msto<9>.hprot>, <msto<9>.hwdata>, <msto<9>.hirq>, <msto<9>.hconfig>, <msto<9>.hindex>, <msto<8>.hbusreq>, <msto<8>.hlock>, <msto<8>.htrans>, <msto<8>.haddr>, <msto<8>.hwrite>, <msto<8>.hsize>, <msto<8>.hburst>, <msto<8>.hprot>, <msto<8>.hwdata>, <msto<8>.hirq>, <msto<8>.hconfig>, <msto<8>.hindex>, <msto<7>.hbusreq>, <msto<7>.hlock>, <msto<7>.htrans>, <msto<7>.haddr>, <msto<7>.hwrite>, <msto<7>.hsize>,
   <msto<7>.hburst>, <msto<7>.hprot>, <msto<7>.hwdata>, <msto<7>.hirq>, <msto<7>.hconfig>, <msto<7>.hindex>, <msto<6>.hbusreq>, <msto<6>.hlock>, <msto<6>.htrans>, <msto<6>.haddr>, <msto<6>.hwrite>, <msto<6>.hsize>, <msto<6>.hburst>, <msto<6>.hprot>, <msto<6>.hwdata>, <msto<6>.hirq>, <msto<6>.hconfig>, <msto<6>.hindex>, <msto<5>.hbusreq>, <msto<5>.hlock>, <msto<5>.htrans>, <msto<5>.haddr>, <msto<5>.hwrite>, <msto<5>.hsize>, <msto<5>.hburst>, <msto<5>.hprot>, <msto<5>.hwdata>, <msto<5>.hirq>, <msto<5>.hconfig>, <msto<5>.hindex>, <msto<4>.hbusreq>, <msto<4>.hlock>, <msto<4>.htrans>, <msto<4>.haddr>, <msto<4>.hwrite>, <msto<4>.hsize>, <msto<4>.hburst>, <msto<4>.hprot>, <msto<4>.hwdata>, <msto<4>.hirq>, <msto<4>.hconfig>, <msto<4>.hindex>, <msto<3>.hlock>, <msto<3>.haddr>, <msto<3>.hwrite>, <msto<3>.hsize>, <msto<3>.hburst>, <msto<3>.hprot>, <msto<3>.hwdata>, <msto<3>.hirq>, <msto<3>.hconfig>, <msto<3>.hindex>, <msto<2>.hlock>, <msto<2>.haddr>, <msto<2>.hwrite>, <msto<2>.hsize>, <msto<2>.hburst>, <msto<2>.hprot>,
   <msto<2>.hwdata>, <msto<2>.hirq>, <msto<2>.hconfig>, <msto<2>.hindex>, <msto<1>.hlock>, <msto<1>.haddr>, <msto<1>.hwrite>, <msto<1>.hsize>, <msto<1>.hburst>, <msto<1>.hprot>, <msto<1>.hwdata>, <msto<1>.hirq>, <msto<1>.hconfig>, <msto<1>.hindex>, <msto<0>.hlock>, <msto<0>.haddr>, <msto<0>.hwrite>, <msto<0>.hsize>, <msto<0>.hburst>, <msto<0>.hprot>, <msto<0>.hwdata>, <msto<0>.hirq>, <msto<0>.hconfig>, <msto<0>.hindex>, <slvo<0>.hconfig>, <slvo<1>.hconfig>, <slvo<2>.hconfig>, <slvo<3>.hconfig>, <slvo<4>.hconfig>, <slvo<5>.hconfig>, <slvo<6>.hconfig>, <slvo<7>.hconfig>, <slvo<0>.hsplit>, <slvo<1>.hsplit>, <slvo<2>.hsplit>, <slvo<3>.hsplit>, <slvo<4>.hsplit>, <slvo<5>.hsplit>, <slvo<6>.hsplit>, <slvo<7>.hsplit>, <slvo<0>.hirq>, <slvo<1>.hirq>, <slvo<2>.hirq>, <slvo<3>.hirq>, <slvo<4>.hirq>, <slvo<5>.hirq>, <slvo<6>.hirq>, <slvo<7>.hirq>
Entity <ahbctrl> analyzed. Unit <ahbctrl> generated.

Analyzing generic Entity <leon3s> in library <gaisler> (Architecture <rtl>).
	bp = 1
	cached = 0
	cp = 0
	dcen = 1
	disas = 0
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 0
	dsetlock = 0
	dsets = 1
	dsetsize = 8
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	fabtech = 20
	fpu = 0
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 0
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	lddel = 1
	mac = 0
	memtech = 20
	mmuen = 1
	mmupgsz = 0
	notag = 0
	nwindows = 8
	nwp = 2
	pclow = 2
	pwd = 2
	rstaddr = 0
	scantest = 0
	smp = 0
	svt = 0
	tbuf = 2
	tlb_rep = 1
	tlb_type = 1
	v8 = 0
WARNING:Xst:37 - Detected unknown constraint/property "sync_set_reset". This constraint/property is not supported by the current software release and will be ignored.
Entity <leon3s> analyzed. Unit <leon3s> generated.

Analyzing generic Entity <proc3> in library <gaisler> (Architecture <rtl>).
	bp = 1
	cached = 0
	clk2x = 0
	cp = 0
	dcen = 1
	disas = 0
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 0
	dsetlock = 0
	dsets = 1
	dsetsize = 8
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	fabtech = 20
	fpu = 0
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 0
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	lddel = 1
	mac = 0
	memtech = 20
	mmuen = 1
	mmupgsz = 0
	notag = 0
	nwindows = 8
	nwp = 2
	pclow = 2
	pwd = 2
	rstaddr = 0
	scantest = 0
	smp = 0
	svt = 0
	tbuf = 2
	tlb_rep = 1
	tlb_type = 1
	v8 = 0
Entity <proc3> analyzed. Unit <proc3> generated.

Analyzing generic Entity <iu3> in library <gaisler> (Architecture <rtl>).
	bp = 1
	clk2x = 0
	cp = 0
	disas = 0
	dsets = 1
	dsu = 1
	fabtech = 20
	fpu = 0
	index = 0
	irfwt = 1
	isets = 2
	lddel = 1
	mac = 0
	notag = 0
	nwin = 8
	nwp = 2
	pclow = 2
	pwd = 2
	rstaddr = 0
	smp = 0
	svt = 0
	tbuf = 2
	v8 = 0
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/iu3.vhd" line 1979: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/iu3.vhd" line 1095: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/iu3.vhd" line 607: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/iu3.vhd" line 2355: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r.f.pc>, <r.f.branch>, <r.d.pc>, <r.d.inst>, <r.d.cwp>, <r.d.set>, <r.d.mexc>, <r.d.cnt>, <r.d.pv>, <r.d.annul>, <r.d.inull>, <r.d.step>, <r.d.divrdy>, <r.a.ctrl.pc>, <r.a.ctrl.inst>, <r.a.ctrl.cnt>, <r.a.ctrl.rd>, <r.a.ctrl.tt>, <r.a.ctrl.trap>, <r.a.ctrl.annul>, <r.a.ctrl.wreg>, <r.a.ctrl.wicc>, <r.a.ctrl.wy>, <r.a.ctrl.ld>, <r.a.ctrl.pv>, <r.a.ctrl.rett>, <r.a.rs1>, <r.a.rfa1>, <r.a.rfa2>, <r.a.rsel1>, <r.a.rsel2>, <r.a.rfe1>, <r.a.rfe2>, <r.a.cwp>, <r.a.imm>, <r.a.ldcheck1>, <r.a.ldcheck2>, <r.a.ldchkra>, <r.a.ldchkex>, <r.a.su>, <r.a.et>, <r.a.wovf>, <r.a.wunf>, <r.a.ticc>, <r.a.jmpl>, <r.a.step>, <r.a.mulstart>, <r.a.divstart>, <r.a.bp>, <r.a.nobp>, <r.e.ctrl.pc>, <r.e.ctrl.inst>, <r.e.ctrl.cnt>, <r.e.ctrl.rd>, <r.e.ctrl.tt>, <r.e.ctrl.trap>, <r.e.ctrl.annul>, <r.e.ctrl.wreg>, <r.e.ctrl.wicc>, <r.e.ctrl.wy>, <r.e.ctrl.ld>, <r.e.ctrl.pv>, <r.e.ctrl.rett>, <r.e.op1>, <r.e.op2>, <r.e.aluop>, <r.e.alusel>, <r.e.aluadd>, <r.e.alucin>, <r.e.ldbp1>, <r.e.ldbp2>, <r.e.invop2>, <r.e.shcnt>, <r.e.sari>,
   <r.e.shleft>, <r.e.ymsb>, <r.e.rd>, <r.e.jmpl>, <r.e.su>, <r.e.et>, <r.e.cwp>, <r.e.icc>, <r.e.mulstep>, <r.e.mul>, <r.e.mac>, <r.e.bp>, <r.m.ctrl.pc>, <r.m.ctrl.inst>, <r.m.ctrl.cnt>, <r.m.ctrl.rd>, <r.m.ctrl.tt>, <r.m.ctrl.trap>, <r.m.ctrl.annul>, <r.m.ctrl.wreg>, <r.m.ctrl.wicc>, <r.m.ctrl.wy>, <r.m.ctrl.ld>, <r.m.ctrl.pv>, <r.m.ctrl.rett>, <r.m.result>, <r.m.y>, <r.m.icc>, <r.m.nalign>, <r.m.dci.signed>, <r.m.dci.enaddr>, <r.m.dci.read>, <r.m.dci.write>, <r.m.dci.lock>, <r.m.dci.dsuen>, <r.m.dci.size>, <r.m.dci.asi>, <r.m.werr>, <r.m.wcwp>, <r.m.irqen>, <r.m.irqen2>, <r.m.mac>, <r.m.divz>, <r.m.su>, <r.m.mul>, <r.m.casa>, <r.m.casaz>, <r.x.ctrl.pc>, <r.x.ctrl.inst>, <r.x.ctrl.cnt>, <r.x.ctrl.rd>, <r.x.ctrl.tt>, <r.x.ctrl.trap>, <r.x.ctrl.annul>, <r.x.ctrl.wreg>, <r.x.ctrl.wicc>, <r.x.ctrl.wy>, <r.x.ctrl.ld>, <r.x.ctrl.pv>, <r.x.ctrl.rett>, <r.x.result>, <r.x.y>, <r.x.icc>, <r.x.annul_all>, <r.x.data>, <r.x.set>, <r.x.mexc>, <r.x.dci.signed>, <r.x.dci.enaddr>, <r.x.dci.read>, <r.x.dci.write>,
   <r.x.dci.lock>, <r.x.dci.dsuen>, <r.x.dci.size>, <r.x.dci.asi>, <r.x.laddr>, <r.x.rstate>, <r.x.npc>, <r.x.intack>, <r.x.ipend>, <r.x.mac>, <r.x.debug>, <r.x.nerror>, <r.w.s.cwp>, <r.w.s.icc>, <r.w.s.tt>, <r.w.s.tba>, <r.w.s.wim>, <r.w.s.pil>, <r.w.s.ec>, <r.w.s.ef>, <r.w.s.ps>, <r.w.s.s>, <r.w.s.et>, <r.w.s.y>, <r.w.s.asr18>, <r.w.s.svt>, <r.w.s.dwt>, <r.w.s.dbp>, <r.w.result>, <r.w.wa>, <r.w.wreg>, <r.w.except>, <wpr<0>.addr>, <wpr<0>.mask>, <wpr<0>.exec>, <wpr<0>.load>, <wpr<0>.store>, <wpr<1>.addr>, <wpr<1>.mask>, <wpr<1>.exec>, <wpr<1>.load>, <wpr<1>.store>, <wpr<2>.addr>, <wpr<2>.mask>, <wpr<2>.exec>, <wpr<2>.load>, <wpr<2>.store>, <wpr<3>.addr>, <wpr<3>.mask>, <wpr<3>.exec>, <wpr<3>.load>, <wpr<3>.store>, <dco.icdiag.addr>, <dco.icdiag.enable>, <dco.icdiag.read>, <dco.icdiag.tag>, <dco.icdiag.ctx>, <dco.icdiag.flush>, <dco.icdiag.ilramen>, <dco.icdiag.cctrl.burst>, <dco.icdiag.cctrl.dfrz>, <dco.icdiag.cctrl.ifrz>, <dco.icdiag.cctrl.dsnoop>, <dco.icdiag.cctrl.dcs>, <dco.icdiag.cctrl.ics>,
   <dco.icdiag.pflush>, <dco.icdiag.pflushaddr>, <dco.icdiag.pflushtyp>, <dco.icdiag.ilock>, <dco.icdiag.scanen>, <fpo.dbg.data>, <ico.cstat.cmiss>, <ico.cstat.tmiss>, <ico.cstat.chold>, <ico.cstat.mhold>
INFO:Xst:2679 - Register <r.a.ctrl.tt> in unit <iu3> has a constant value of 000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r.a.mulstart> in unit <iu3> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r.a.divstart> in unit <iu3> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r.e.mul> in unit <iu3> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r.e.mac> in unit <iu3> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r.m.mul> in unit <iu3> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r.w.s.ef> in unit <iu3> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <iu3> analyzed. Unit <iu3> generated.

Analyzing generic Entity <mmu_cache> in library <gaisler> (Architecture <rtl>).
	cached = 0
	clk2x = 0
	dcen = 1
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 0
	dsetlock = 0
	dsets = 1
	dsetsize = 8
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 0
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	memtech = 20
	mmuen = 1
	mmupgsz = 0
	scantest = 0
	smp = 0
	tlb_rep = 1
	tlb_type = 1
Entity <mmu_cache> analyzed. Unit <mmu_cache> generated.

Analyzing generic Entity <mmu_icache> in library <gaisler> (Architecture <rtl>).
	icen = 1
	ilinesize = 8
	irepl = 0
	isetlock = 0
	isets = 2
	isetsize = 8
	lram = 0
	lramsize = 1
	lramstart = 142
	mmuen = 1
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_icache.vhd" line 376: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_icache.vhd" line 505: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_icache.vhd" line 506: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_icache.vhd" line 525: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_icache.vhd" line 536: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_icache.vhd" line 537: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_icache.vhd" line 540: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_icache.vhd" line 208: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dco.icdiag.cctrl.ics>, <mmudci.mmctrl1.ctx>, <mmudci.mmctrl1.e>, <dco.icdiag.cctrl.burst>, <dco.icdiag.enable>, <mmuico.transdata.finish>, <mmuico.transdata.accexc>, <mmudci.mmctrl1.nf>, <mmuico.transdata.cache>, <mmuico.transdata.data>, <dco.icdiag.addr>, <dco.icdiag.tag>, <dco.icdiag.read>, <dco.icdiag.flush>, <dco.icdiag.pflush>, <dco.icdiag.pflushaddr>, <dco.icdiag.pflushtyp>, <dco.icdiag.scanen>, <dco.icdiag.ilramen>
Entity <mmu_icache> analyzed. Unit <mmu_icache> generated.

Analyzing generic Entity <mmu_dcache> in library <gaisler> (Architecture <rtl>).
	cached = 0
	dcen = 1
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 0
	dsetlock = 0
	dsets = 1
	dsetsize = 8
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	ilram = 0
	ilramstart = 142
	itlbnum = 8
	memtech = 20
	mmuen = 1
	mmupgsz = 0
	smp = 0
	tlb_type = 1
WARNING:Xst:819 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_dcache.vhd" line 279: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r.wb.addr>, <r.wb.data1>, <r.wb.data2>, <r.wb.size>, <r.wb.asi>, <r.wb.read>, <r.wb.lock>, <r.cctrl.burst>, <r.cctrl.dfrz>, <r.cctrl.ifrz>, <r.cctrl.dsnoop>, <r.cctrl.dcs>, <r.cctrl.ics>, <r.mmctrl1.e>, <r.mmctrl1.nf>, <r.mmctrl1.pso>, <r.mmctrl1.pagesize>, <r.mmctrl1.ctx>, <r.mmctrl1.ctxp>, <r.mmctrl1.tlbdis>, <r.mmctrl1.bar>, <mmudco.transdata.finish>, <mmudco.transdata.accexc>, <mmudco.transdata.cache>, <mmudco.transdata.data>, <mmudco.mmctrl2.fs.ow>, <mmudco.mmctrl2.fs.fav>, <mmudco.mmctrl2.fs.ft>, <mmudco.mmctrl2.fs.at_ls>, <mmudco.mmctrl2.fs.at_id>, <mmudco.mmctrl2.fs.at_su>, <mmudco.mmctrl2.fs.l>, <mmudco.mmctrl2.fs.ebe>, <mmudco.mmctrl2.fa>
Entity <mmu_dcache> analyzed. Unit <mmu_dcache> generated.

Analyzing generic Entity <mmu_acache> in library <gaisler> (Architecture <rtl>).
	cached = 0
	clk2x = 0
	hindex = 0
	ilinesize = 8
	scantest = 0
WARNING:Xst:819 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu_acache.vhd" line 101: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ahbso<15>.hready>, <ahbso<15>.hresp>, <ahbso<15>.hrdata>, <ahbso<15>.hsplit>, <ahbso<15>.hcache>, <ahbso<15>.hirq>, <ahbso<15>.hconfig>, <ahbso<15>.hindex>, <ahbso<14>.hready>, <ahbso<14>.hresp>, <ahbso<14>.hrdata>, <ahbso<14>.hsplit>, <ahbso<14>.hcache>, <ahbso<14>.hirq>, <ahbso<14>.hconfig>, <ahbso<14>.hindex>, <ahbso<13>.hready>, <ahbso<13>.hresp>, <ahbso<13>.hrdata>, <ahbso<13>.hsplit>, <ahbso<13>.hcache>, <ahbso<13>.hirq>, <ahbso<13>.hconfig>, <ahbso<13>.hindex>, <ahbso<12>.hready>, <ahbso<12>.hresp>, <ahbso<12>.hrdata>, <ahbso<12>.hsplit>, <ahbso<12>.hcache>, <ahbso<12>.hirq>, <ahbso<12>.hconfig>, <ahbso<12>.hindex>, <ahbso<11>.hready>, <ahbso<11>.hresp>, <ahbso<11>.hrdata>, <ahbso<11>.hsplit>, <ahbso<11>.hcache>, <ahbso<11>.hirq>, <ahbso<11>.hconfig>, <ahbso<11>.hindex>, <ahbso<10>.hready>, <ahbso<10>.hresp>, <ahbso<10>.hrdata>, <ahbso<10>.hsplit>, <ahbso<10>.hcache>, <ahbso<10>.hirq>, <ahbso<10>.hconfig>, <ahbso<10>.hindex>, <ahbso<9>.hready>, <ahbso<9>.hresp>, <ahbso<9>.hrdata>,
   <ahbso<9>.hsplit>, <ahbso<9>.hcache>, <ahbso<9>.hirq>, <ahbso<9>.hconfig>, <ahbso<9>.hindex>, <ahbso<8>.hready>, <ahbso<8>.hresp>, <ahbso<8>.hrdata>, <ahbso<8>.hsplit>, <ahbso<8>.hcache>, <ahbso<8>.hirq>, <ahbso<8>.hconfig>, <ahbso<8>.hindex>, <ahbso<7>.hready>, <ahbso<7>.hresp>, <ahbso<7>.hrdata>, <ahbso<7>.hsplit>, <ahbso<7>.hcache>, <ahbso<7>.hirq>, <ahbso<7>.hconfig>, <ahbso<7>.hindex>, <ahbso<6>.hready>, <ahbso<6>.hresp>, <ahbso<6>.hrdata>, <ahbso<6>.hsplit>, <ahbso<6>.hcache>, <ahbso<6>.hirq>, <ahbso<6>.hconfig>, <ahbso<6>.hindex>, <ahbso<5>.hready>, <ahbso<5>.hresp>, <ahbso<5>.hrdata>, <ahbso<5>.hsplit>, <ahbso<5>.hcache>, <ahbso<5>.hirq>, <ahbso<5>.hconfig>, <ahbso<5>.hindex>, <ahbso<4>.hready>, <ahbso<4>.hresp>, <ahbso<4>.hrdata>, <ahbso<4>.hsplit>, <ahbso<4>.hcache>, <ahbso<4>.hirq>, <ahbso<4>.hconfig>, <ahbso<4>.hindex>, <ahbso<3>.hready>, <ahbso<3>.hresp>, <ahbso<3>.hrdata>, <ahbso<3>.hsplit>, <ahbso<3>.hcache>, <ahbso<3>.hirq>, <ahbso<3>.hconfig>, <ahbso<3>.hindex>, <ahbso<2>.hready>,
   <ahbso<2>.hresp>, <ahbso<2>.hrdata>, <ahbso<2>.hsplit>, <ahbso<2>.hcache>, <ahbso<2>.hirq>, <ahbso<2>.hconfig>, <ahbso<2>.hindex>, <ahbso<1>.hready>, <ahbso<1>.hresp>, <ahbso<1>.hrdata>, <ahbso<1>.hsplit>, <ahbso<1>.hcache>, <ahbso<1>.hirq>, <ahbso<1>.hconfig>, <ahbso<1>.hindex>, <ahbso<0>.hready>, <ahbso<0>.hresp>, <ahbso<0>.hrdata>, <ahbso<0>.hsplit>, <ahbso<0>.hcache>, <ahbso<0>.hirq>, <ahbso<0>.hconfig>, <ahbso<0>.hindex>
Entity <mmu_acache> analyzed. Unit <mmu_acache> generated.

Analyzing generic Entity <mmu> in library <gaisler> (Architecture <rtl>).
	dtlbnum = 2
	itlbnum = 8
	mmupgsz = 0
	tech = 20
	tlb_rep = 1
	tlb_type = 1
WARNING:Xst:819 - "/home/SysPy_test/SysPy_ver/Python_script/paramsocs/Leon3_comps_Gill_top/Leon3_comps/libs/gaisler/leon3/mmu.vhd" line 155: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r.cmb_s1.tlbowner>, <r.cmb_s1.tlbactive>, <r.cmb_s1.op.trans_op>, <r.cmb_s1.op.flush_op>, <r.cmb_s1.op.diag_op>, <r.cmb_s2.tlbowner>, <r.cmb_s2.tlbactive>, <r.cmb_s2.op.trans_op>, <r.cmb_s2.op.flush_op>, <r.cmb_s2.op.diag_op>, <r.splt_is1.tlbowner>, <r.splt_is1.tlbactive>, <r.splt_is1.op.trans_op>, <r.splt_is1.op.flush_op>, <r.splt_is1.op.diag_op>, <r.splt_is2.tlbowner>, <r.splt_is2.tlbactive>, <r.splt_is2.op.trans_op>, <r.splt_is2.op.flush_op>, <r.splt_is2.op.diag_op>, <r.splt_ds1.tlbowner>, <r.splt_ds1.tlbactive>, <r.splt_ds1.op.trans_op>, <r.splt_ds1.op.flush_op>, <r.splt_ds1.op.diag_op>, <r.splt_ds2.tlbowner>, <r.splt_ds2.tlbactive>, <r.splt_ds2.op.trans_op>, <r.splt_ds2.op.flush_op>, <r.splt_ds2.op.diag_op>, <r.mmctrl2.fs.ow>, <r.mmctrl2.fs.fav>, <r.mmctrl2.fs.ft>, <r.mmctrl2.fs.at_ls>, <r.mmctrl2.fs.at_id>, <r.mmctrl2.fs.at_su>, <r.mmctrl2.fs.l>, <r.mmctrl2.fs.ebe>, <r.mmctrl2.valid>, <r.mmctrl2.fa>, <tlbo_a0.transdata.finish>, <tlbo_a0.transdata.data>, <tlbo_a0.transdata.cache>,
   <tlbo_a0.transdata.accexc>, <tlbo_a0.fault.fault_pro>, <tlbo_a0.fault.fault_pri>, <tlbo_a0.fault.fault_access>, <tlbo_a0.fault.fault_mexc>, <tlbo_a0.fault.fault_trans>, <tlbo_a0.fault.fault_inv>, <tlbo_a0.fault.fault_lvl>, <tlbo_a0.fault.fault_su>, <tlbo_a0.fault.fault_read>, <tlbo_a0.fault.fault_isid>, <tlbo_a0.fault.fault_addr>, <tlbo_a0.tlbcamo<63>.pteout>, <tlbo_a0.tlbcamo<63>.LVL>, <tlbo_a0.tlbcamo<63>.hit>, <tlbo_a0.tlbcamo<63>.ctx>, <tlbo_a0.tlbcamo<63>.valid>, <tlbo_a0.tlbcamo<63>.vaddr>, <tlbo_a0.tlbcamo<63>.NEEDSYNC>, <tlbo_a0.tlbcamo<63>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<62>.pteout>, <tlbo_a0.tlbcamo<62>.LVL>, <tlbo_a0.tlbcamo<62>.hit>, <tlbo_a0.tlbcamo<62>.ctx>, <tlbo_a0.tlbcamo<62>.valid>, <tlbo_a0.tlbcamo<62>.vaddr>, <tlbo_a0.tlbcamo<62>.NEEDSYNC>, <tlbo_a0.tlbcamo<62>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<61>.pteout>, <tlbo_a0.tlbcamo<61>.LVL>, <tlbo_a0.tlbcamo<61>.hit>, <tlbo_a0.tlbcamo<61>.ctx>, <tlbo_a0.tlbcamo<61>.valid>, <tlbo_a0.tlbcamo<61>.vaddr>, <tlbo_a0.tlbcamo<61>.NEEDSYNC>,
   <tlbo_a0.tlbcamo<61>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<60>.pteout>, <tlbo_a0.tlbcamo<60>.LVL>, <tlbo_a0.tlbcamo<60>.hit>, <tlbo_a0.tlbcamo<60>.ctx>, <tlbo_a0.tlbcamo<60>.valid>, <tlbo_a0.tlbcamo<60>.vaddr>, <tlbo_a0.tlbcamo<60>.NEEDSYNC>, <tlbo_a0.tlbcamo<60>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<59>.pteout>, <tlbo_a0.tlbcamo<59>.LVL>, <tlbo_a0.tlbcamo<59>.hit>, <tlbo_a0.tlbcamo<59>.ctx>, <tlbo_a0.tlbcamo<59>.valid>, <tlbo_a0.tlbcamo<59>.vaddr>, <tlbo_a0.tlbcamo<59>.NEEDSYNC>, <tlbo_a0.tlbcamo<59>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<58>.pteout>, <tlbo_a0.tlbcamo<58>.LVL>, <tlbo_a0.tlbcamo<58>.hit>, <tlbo_a0.tlbcamo<58>.ctx>, <tlbo_a0.tlbcamo<58>.valid>, <tlbo_a0.tlbcamo<58>.vaddr>, <tlbo_a0.tlbcamo<58>.NEEDSYNC>, <tlbo_a0.tlbcamo<58>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<57>.pteout>, <tlbo_a0.tlbcamo<57>.LVL>, <tlbo_a0.tlbcamo<57>.hit>, <tlbo_a0.tlbcamo<57>.ctx>, <tlbo_a0.tlbcamo<57>.valid>, <tlbo_a0.tlbcamo<57>.vaddr>, <tlbo_a0.tlbcamo<57>.NEEDSYNC>, <tlbo_a0.tlbcamo<57>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<56>.pteout>,
   <tlbo_a0.tlbcamo<56>.LVL>, <tlbo_a0.tlbcamo<56>.hit>, <tlbo_a0.tlbcamo<56>.ctx>, <tlbo_a0.tlbcamo<56>.valid>, <tlbo_a0.tlbcamo<56>.vaddr>, <tlbo_a0.tlbcamo<56>.NEEDSYNC>, <tlbo_a0.tlbcamo<56>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<55>.pteout>, <tlbo_a0.tlbcamo<55>.LVL>, <tlbo_a0.tlbcamo<55>.hit>, <tlbo_a0.tlbcamo<55>.ctx>, <tlbo_a0.tlbcamo<55>.valid>, <tlbo_a0.tlbcamo<55>.vaddr>, <tlbo_a0.tlbcamo<55>.NEEDSYNC>, <tlbo_a0.tlbcamo<55>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<54>.pteout>, <tlbo_a0.tlbcamo<54>.LVL>, <tlbo_a0.tlbcamo<54>.hit>, <tlbo_a0.tlbcamo<54>.ctx>, <tlbo_a0.tlbcamo<54>.valid>, <tlbo_a0.tlbcamo<54>.vaddr>, <tlbo_a0.tlbcamo<54>.NEEDSYNC>, <tlbo_a0.tlbcamo<54>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<53>.pteout>, <tlbo_a0.tlbcamo<53>.LVL>, <tlbo_a0.tlbcamo<53>.hit>, <tlbo_a0.tlbcamo<53>.ctx>, <tlbo_a0.tlbcamo<53>.valid>, <tlbo_a0.tlbcamo<53>.vaddr>, <tlbo_a0.tlbcamo<53>.NEEDSYNC>, <tlbo_a0.tlbcamo<53>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<52>.pteout>, <tlbo_a0.tlbcamo<52>.LVL>, <tlbo_a0.tlbcamo<52>.hit>, <tlbo_a0.tlbcamo<52>.ctx>,
   <tlbo_a0.tlbcamo<52>.valid>, <tlbo_a0.tlbcamo<52>.vaddr>, <tlbo_a0.tlbcamo<52>.NEEDSYNC>, <tlbo_a0.tlbcamo<52>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<51>.pteout>, <tlbo_a0.tlbcamo<51>.LVL>, <tlbo_a0.tlbcamo<51>.hit>, <tlbo_a0.tlbcamo<51>.ctx>, <tlbo_a0.tlbcamo<51>.valid>, <tlbo_a0.tlbcamo<51>.vaddr>, <tlbo_a0.tlbcamo<51>.NEEDSYNC>, <tlbo_a0.tlbcamo<51>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<50>.pteout>, <tlbo_a0.tlbcamo<50>.LVL>, <tlbo_a0.tlbcamo<50>.hit>, <tlbo_a0.tlbcamo<50>.ctx>, <tlbo_a0.tlbcamo<50>.valid>, <tlbo_a0.tlbcamo<50>.vaddr>, <tlbo_a0.tlbcamo<50>.NEEDSYNC>, <tlbo_a0.tlbcamo<50>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<49>.pteout>, <tlbo_a0.tlbcamo<49>.LVL>, <tlbo_a0.tlbcamo<49>.hit>, <tlbo_a0.tlbcamo<49>.ctx>, <tlbo_a0.tlbcamo<49>.valid>, <tlbo_a0.tlbcamo<49>.vaddr>, <tlbo_a0.tlbcamo<49>.NEEDSYNC>, <tlbo_a0.tlbcamo<49>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<48>.pteout>, <tlbo_a0.tlbcamo<48>.LVL>, <tlbo_a0.tlbcamo<48>.hit>, <tlbo_a0.tlbcamo<48>.ctx>, <tlbo_a0.tlbcamo<48>.valid>, <tlbo_a0.tlbcamo<48>.vaddr>,
   <tlbo_a0.tlbcamo<48>.NEEDSYNC>, <tlbo_a0.tlbcamo<48>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<47>.pteout>, <tlbo_a0.tlbcamo<47>.LVL>, <tlbo_a0.tlbcamo<47>.hit>, <tlbo_a0.tlbcamo<47>.ctx>, <tlbo_a0.tlbcamo<47>.valid>, <tlbo_a0.tlbcamo<47>.vaddr>, <tlbo_a0.tlbcamo<47>.NEEDSYNC>, <tlbo_a0.tlbcamo<47>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<46>.pteout>, <tlbo_a0.tlbcamo<46>.LVL>, <tlbo_a0.tlbcamo<46>.hit>, <tlbo_a0.tlbcamo<46>.ctx>, <tlbo_a0.tlbcamo<46>.valid>, <tlbo_a0.tlbcamo<46>.vaddr>, <tlbo_a0.tlbcamo<46>.NEEDSYNC>, <tlbo_a0.tlbcamo<46>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<45>.pteout>, <tlbo_a0.tlbcamo<45>.LVL>, <tlbo_a0.tlbcamo<45>.hit>, <tlbo_a0.tlbcamo<45>.ctx>, <tlbo_a0.tlbcamo<45>.valid>, <tlbo_a0.tlbcamo<45>.vaddr>, <tlbo_a0.tlbcamo<45>.NEEDSYNC>, <tlbo_a0.tlbcamo<45>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<44>.pteout>, <tlbo_a0.tlbcamo<44>.LVL>, <tlbo_a0.tlbcamo<44>.hit>, <tlbo_a0.tlbcamo<44>.ctx>, <tlbo_a0.tlbcamo<44>.valid>, <tlbo_a0.tlbcamo<44>.vaddr>, <tlbo_a0.tlbcamo<44>.NEEDSYNC>, <tlbo_a0.tlbcamo<44>.WBNEEDSYNC>,
   <tlbo_a0.tlbcamo<43>.pteout>, <tlbo_a0.tlbcamo<43>.LVL>, <tlbo_a0.tlbcamo<43>.hit>, <tlbo_a0.tlbcamo<43>.ctx>, <tlbo_a0.tlbcamo<43>.valid>, <tlbo_a0.tlbcamo<43>.vaddr>, <tlbo_a0.tlbcamo<43>.NEEDSYNC>, <tlbo_a0.tlbcamo<43>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<42>.pteout>, <tlbo_a0.tlbcamo<42>.LVL>, <tlbo_a0.tlbcamo<42>.hit>, <tlbo_a0.tlbcamo<42>.ctx>, <tlbo_a0.tlbcamo<42>.valid>, <tlbo_a0.tlbcamo<42>.vaddr>, <tlbo_a0.tlbcamo<42>.NEEDSYNC>, <tlbo_a0.tlbcamo<42>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<41>.pteout>, <tlbo_a0.tlbcamo<41>.LVL>, <tlbo_a0.tlbcamo<41>.hit>, <tlbo_a0.tlbcamo<41>.ctx>, <tlbo_a0.tlbcamo<41>.valid>, <tlbo_a0.tlbcamo<41>.vaddr>, <tlbo_a0.tlbcamo<41>.NEEDSYNC>, <tlbo_a0.tlbcamo<41>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<40>.pteout>, <tlbo_a0.tlbcamo<40>.LVL>, <tlbo_a0.tlbcamo<40>.hit>, <tlbo_a0.tlbcamo<40>.ctx>, <tlbo_a0.tlbcamo<40>.valid>, <tlbo_a0.tlbcamo<40>.vaddr>, <tlbo_a0.tlbcamo<40>.NEEDSYNC>, <tlbo_a0.tlbcamo<40>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<39>.pteout>, <tlbo_a0.tlbcamo<39>.LVL>,
   <tlbo_a0.tlbcamo<39>.hit>, <tlbo_a0.tlbcamo<39>.ctx>, <tlbo_a0.tlbcamo<39>.valid>, <tlbo_a0.tlbcamo<39>.vaddr>, <tlbo_a0.tlbcamo<39>.NEEDSYNC>, <tlbo_a0.tlbcamo<39>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<38>.pteout>, <tlbo_a0.tlbcamo<38>.LVL>, <tlbo_a0.tlbcamo<38>.hit>, <tlbo_a0.tlbcamo<38>.ctx>, <tlbo_a0.tlbcamo<38>.valid>, <tlbo_a0.tlbcamo<38>.vaddr>, <tlbo_a0.tlbcamo<38>.NEEDSYNC>, <tlbo_a0.tlbcamo<38>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<37>.pteout>, <tlbo_a0.tlbcamo<37>.LVL>, <tlbo_a0.tlbcamo<37>.hit>, <tlbo_a0.tlbcamo<37>.ctx>, <tlbo_a0.tlbcamo<37>.valid>, <tlbo_a0.tlbcamo<37>.vaddr>, <tlbo_a0.tlbcamo<37>.NEEDSYNC>, <tlbo_a0.tlbcamo<37>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<36>.pteout>, <tlbo_a0.tlbcamo<36>.LVL>, <tlbo_a0.tlbcamo<36>.hit>, <tlbo_a0.tlbcamo<36>.ctx>, <tlbo_a0.tlbcamo<36>.valid>, <tlbo_a0.tlbcamo<36>.vaddr>, <tlbo_a0.tlbcamo<36>.NEEDSYNC>, <tlbo_a0.tlbcamo<36>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<35>.pteout>, <tlbo_a0.tlbcamo<35>.LVL>, <tlbo_a0.tlbcamo<35>.hit>, <tlbo_a0.tlbcamo<35>.ctx>,
   <tlbo_a0.tlbcamo<35>.valid>, <tlbo_a0.tlbcamo<35>.vaddr>, <tlbo_a0.tlbcamo<35>.NEEDSYNC>, <tlbo_a0.tlbcamo<35>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<34>.pteout>, <tlbo_a0.tlbcamo<34>.LVL>, <tlbo_a0.tlbcamo<34>.hit>, <tlbo_a0.tlbcamo<34>.ctx>, <tlbo_a0.tlbcamo<34>.valid>, <tlbo_a0.tlbcamo<34>.vaddr>, <tlbo_a0.tlbcamo<34>.NEEDSYNC>, <tlbo_a0.tlbcamo<34>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<33>.pteout>, <tlbo_a0.tlbcamo<33>.LVL>, <tlbo_a0.tlbcamo<33>.hit>, <tlbo_a0.tlbcamo<33>.ctx>, <tlbo_a0.tlbcamo<33>.valid>, <tlbo_a0.tlbcamo<33>.vaddr>, <tlbo_a0.tlbcamo<33>.NEEDSYNC>, <tlbo_a0.tlbcamo<33>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<32>.pteout>, <tlbo_a0.tlbcamo<32>.LVL>, <tlbo_a0.tlbcamo<32>.hit>, <tlbo_a0.tlbcamo<32>.ctx>, <tlbo_a0.tlbcamo<32>.valid>, <tlbo_a0.tlbcamo<32>.vaddr>, <tlbo_a0.tlbcamo<32>.NEEDSYNC>, <tlbo_a0.tlbcamo<32>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<31>.pteout>, <tlbo_a0.tlbcamo<31>.LVL>, <tlbo_a0.tlbcamo<31>.hit>, <tlbo_a0.tlbcamo<31>.ctx>, <tlbo_a0.tlbcamo<31>.valid>, <tlbo_a0.tlbcamo<31>.vaddr>,
   <tlbo_a0.tlbcamo<31>.NEEDSYNC>, <tlbo_a0.tlbcamo<31>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<30>.pteout>, <tlbo_a0.tlbcamo<30>.LVL>, <tlbo_a0.tlbcamo<30>.hit>, <tlbo_a0.tlbcamo<30>.ctx>, <tlbo_a0.tlbcamo<30>.valid>, <tlbo_a0.tlbcamo<30>.vaddr>, <tlbo_a0.tlbcamo<30>.NEEDSYNC>, <tlbo_a0.tlbcamo<30>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<29>.pteout>, <tlbo_a0.tlbcamo<29>.LVL>, <tlbo_a0.tlbcamo<29>.hit>, <tlbo_a0.tlbcamo<29>.ctx>, <tlbo_a0.tlbcamo<29>.valid>, <tlbo_a0.tlbcamo<29>.vaddr>, <tlbo_a0.tlbcamo<29>.NEEDSYNC>, <tlbo_a0.tlbcamo<29>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<28>.pteout>, <tlbo_a0.tlbcamo<28>.LVL>, <tlbo_a0.tlbcamo<28>.hit>, <tlbo_a0.tlbcamo<28>.ctx>, <tlbo_a0.tlbcamo<28>.valid>, <tlbo_a0.tlbcamo<28>.vaddr>, <tlbo_a0.tlbcamo<28>.NEEDSYNC>, <tlbo_a0.tlbcamo<28>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<27>.pteout>, <tlbo_a0.tlbcamo<27>.LVL>, <tlbo_a0.tlbcamo<27>.hit>, <tlbo_a0.tlbcamo<27>.ctx>, <tlbo_a0.tlbcamo<27>.valid>, <tlbo_a0.tlbcamo<27>.vaddr>, <tlbo_a0.tlbcamo<27>.NEEDSYNC>, <tlbo_a0.tlbcamo<27>.WBNEEDSYNC>,
   <tlbo_a0.tlbcamo<26>.pteout>, <tlbo_a0.tlbcamo<26>.LVL>, <tlbo_a0.tlbcamo<26>.hit>, <tlbo_a0.tlbcamo<26>.ctx>, <tlbo_a0.tlbcamo<26>.valid>, <tlbo_a0.tlbcamo<26>.vaddr>, <tlbo_a0.tlbcamo<26>.NEEDSYNC>, <tlbo_a0.tlbcamo<26>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<25>.pteout>, <tlbo_a0.tlbcamo<25>.LVL>, <tlbo_a0.tlbcamo<25>.hit>, <tlbo_a0.tlbcamo<25>.ctx>, <tlbo_a0.tlbcamo<25>.valid>, <tlbo_a0.tlbcamo<25>.vaddr>, <tlbo_a0.tlbcamo<25>.NEEDSYNC>, <tlbo_a0.tlbcamo<25>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<24>.pteout>, <tlbo_a0.tlbcamo<24>.LVL>, <tlbo_a0.tlbcamo<24>.hit>, <tlbo_a0.tlbcamo<24>.ctx>, <tlbo_a0.tlbcamo<24>.valid>, <tlbo_a0.tlbcamo<24>.vaddr>, <tlbo_a0.tlbcamo<24>.NEEDSYNC>, <tlbo_a0.tlbcamo<24>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<23>.pteout>, <tlbo_a0.tlbcamo<23>.LVL>, <tlbo_a0.tlbcamo<23>.hit>, <tlbo_a0.tlbcamo<23>.ctx>, <tlbo_a0.tlbcamo<23>.valid>, <tlbo_a0.tlbcamo<23>.vaddr>, <tlbo_a0.tlbcamo<23>.NEEDSYNC>, <tlbo_a0.tlbcamo<23>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<22>.pteout>, <tlbo_a0.tlbcamo<22>.LVL>,
   <tlbo_a0.tlbcamo<22>.hit>, <tlbo_a0.tlbcamo<22>.ctx>, <tlbo_a0.tlbcamo<22>.valid>, <tlbo_a0.tlbcamo<22>.vaddr>, <tlbo_a0.tlbcamo<22>.NEEDSYNC>, <tlbo_a0.tlbcamo<22>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<21>.pteout>, <tlbo_a0.tlbcamo<21>.LVL>, <tlbo_a0.tlbcamo<21>.hit>, <tlbo_a0.tlbcamo<21>.ctx>, <tlbo_a0.tlbcamo<21>.valid>, <tlbo_a0.tlbcamo<21>.vaddr>, <tlbo_a0.tlbcamo<21>.NEEDSYNC>, <tlbo_a0.tlbcamo<21>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<20>.pteout>, <tlbo_a0.tlbcamo<20>.LVL>, <tlbo_a0.tlbcamo<20>.hit>, <tlbo_a0.tlbcamo<20>.ctx>, <tlbo_a0.tlbcamo<20>.valid>, <tlbo_a0.tlbcamo<20>.vaddr>, <tlbo_a0.tlbcamo<20>.NEEDSYNC>, <tlbo_a0.tlbcamo<20>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<19>.pteout>, <tlbo_a0.tlbcamo<19>.LVL>, <tlbo_a0.tlbcamo<19>.hit>, <tlbo_a0.tlbcamo<19>.ctx>, <tlbo_a0.tlbcamo<19>.valid>, <tlbo_a0.tlbcamo<19>.vaddr>, <tlbo_a0.tlbcamo<19>.NEEDSYNC>, <tlbo_a0.tlbcamo<19>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<18>.pteout>, <tlbo_a0.tlbcamo<18>.LVL>, <tlbo_a0.tlbcamo<18>.hit>, <tlbo_a0.tlbcamo<18>.ctx>,
   <tlbo_a0.tlbcamo<18>.valid>, <tlbo_a0.tlbcamo<18>.vaddr>, <tlbo_a0.tlbcamo<18>.NEEDSYNC>, <tlbo_a0.tlbcamo<18>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<17>.pteout>, <tlbo_a0.tlbcamo<17>.LVL>, <tlbo_a0.tlbcamo<17>.hit>, <tlbo_a0.tlbcamo<17>.ctx>, <tlbo_a0.tlbcamo<17>.valid>, <tlbo_a0.tlbcamo<17>.vaddr>, <tlbo_a0.tlbcamo<17>.NEEDSYNC>, <tlbo_a0.tlbcamo<17>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<16>.pteout>, <tlbo_a0.tlbcamo<16>.LVL>, <tlbo_a0.tlbcamo<16>.hit>, <tlbo_a0.tlbcamo<16>.ctx>, <tlbo_a0.tlbcamo<16>.valid>, <tlbo_a0.tlbcamo<16>.vaddr>, <tlbo_a0.tlbcamo<16>.NEEDSYNC>, <tlbo_a0.tlbcamo<16>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<15>.pteout>, <tlbo_a0.tlbcamo<15>.LVL>, <tlbo_a0.tlbcamo<15>.hit>, <tlbo_a0.tlbcamo<15>.ctx>, <tlbo_a0.tlbcamo<15>.valid>, <tlbo_a0.tlbcamo<15>.vaddr>, <tlbo_a0.tlbcamo<15>.NEEDSYNC>, <tlbo_a0.tlbcamo<15>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<14>.pteout>, <tlbo_a0.tlbcamo<14>.LVL>, <tlbo_a0.tlbcamo<14>.hit>, <tlbo_a0.tlbcamo<14>.ctx>, <tlbo_a0.tlbcamo<14>.valid>, <tlbo_a0.tlbcamo<14>.vaddr>,
   <tlbo_a0.tlbcamo<14>.NEEDSYNC>, <tlbo_a0.tlbcamo<14>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<13>.pteout>, <tlbo_a0.tlbcamo<13>.LVL>, <tlbo_a0.tlbcamo<13>.hit>, <tlbo_a0.tlbcamo<13>.ctx>, <tlbo_a0.tlbcamo<13>.valid>, <tlbo_a0.tlbcamo<13>.vaddr>, <tlbo_a0.tlbcamo<13>.NEEDSYNC>, <tlbo_a0.tlbcamo<13>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<12>.pteout>, <tlbo_a0.tlbcamo<12>.LVL>, <tlbo_a0.tlbcamo<12>.hit>, <tlbo_a0.tlbcamo<12>.ctx>, <tlbo_a0.tlbcamo<12>.valid>, <tlbo_a0.tlbcamo<12>.vaddr>, <tlbo_a0.tlbcamo<12>.NEEDSYNC>, <tlbo_a0.tlbcamo<12>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<11>.pteout>, <tlbo_a0.tlbcamo<11>.LVL>, <tlbo_a0.tlbcamo<11>.hit>, <tlbo_a0.tlbcamo<11>.ctx>, <tlbo_a0.tlbcamo<11>.valid>, <tlbo_a0.tlbcamo<11>.vaddr>, <tlbo_a0.tlbcamo<11>.NEEDSYNC>, <tlbo_a0.tlbcamo<11>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<10>.pteout>, <tlbo_a0.tlbcamo<10>.LVL>, <tlbo_a0.tlbcamo<10>.hit>, <tlbo_a0.tlbcamo<10>.ctx>, <tlbo_a0.tlbcamo<10>.valid>, <tlbo_a0.tlbcamo<10>.vaddr>, <tlbo_a0.tlbcamo<10>.NEEDSYNC>, <tlbo_a0.tlbcamo<10>.WBNEEDSYNC>,
   <tlbo_a0.tlbcamo<9>.pteout>, <tlbo_a0.tlbcamo<9>.LVL>, <tlbo_a0.tlbcamo<9>.hit>, <tlbo_a0.tlbcamo<9>.ctx>, <tlbo_a0.tlbcamo<9>.valid>, <tlbo_a0.tlbcamo<9>.vaddr>, <tlbo_a0.tlbcamo<9>.NEEDSYNC>, <tlbo_a0.tlbcamo<9>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<8>.pteout>, <tlbo_a0.tlbcamo<8>.LVL>, <tlbo_a0.tlbcamo<8>.hit>, <tlbo_a0.tlbcamo<8>.ctx>, <tlbo_a0.tlbcamo<8>.valid>, <tlbo_a0.tlbcamo<8>.vaddr>, <tlbo_a0.tlbcamo<8>.NEEDSYNC>, <tlbo_a0.tlbcamo<8>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<7>.pteout>, <tlbo_a0.tlbcamo<7>.LVL>, <tlbo_a0.tlbcamo<7>.hit>, <tlbo_a0.tlbcamo<7>.ctx>, <tlbo_a0.tlbcamo<7>.valid>, <tlbo_a0.tlbcamo<7>.vaddr>, <tlbo_a0.tlbcamo<7>.NEEDSYNC>, <tlbo_a0.tlbcamo<7>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<6>.pteout>, <tlbo_a0.tlbcamo<6>.LVL>, <tlbo_a0.tlbcamo<6>.hit>, <tlbo_a0.tlbcamo<6>.ctx>, <tlbo_a0.tlbcamo<6>.valid>, <tlbo_a0.tlbcamo<6>.vaddr>, <tlbo_a0.tlbcamo<6>.NEEDSYNC>, <tlbo_a0.tlbcamo<6>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<5>.pteout>, <tlbo_a0.tlbcamo<5>.LVL>, <tlbo_a0.tlbcamo<5>.hit>, <tlbo_a0.tlbcamo<5>.ctx>,
   <tlbo_a0.tlbcamo<5>.valid>, <tlbo_a0.tlbcamo<5>.vaddr>, <tlbo_a0.tlbcamo<5>.NEEDSYNC>, <tlbo_a0.tlbcamo<5>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<4>.pteout>, <tlbo_a0.tlbcamo<4>.LVL>, <tlbo_a0.tlbcamo<4>.hit>, <tlbo_a0.tlbcamo<4>.ctx>, <tlbo_a0.tlbcamo<4>.valid>, <tlbo_a0.tlbcamo<4>.vaddr>, <tlbo_a0.tlbcamo<4>.NEEDSYNC>, <tlbo_a0.tlbcamo<4>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<3>.pteout>, <tlbo_a0.tlbcamo<3>.LVL>, <tlbo_a0.tlbcamo<3>.hit>, <tlbo_a0.tlbcamo<3>.ctx>, <tlbo_a0.tlbcamo<3>.valid>, <tlbo_a0.tlbcamo<3>.vaddr>, <tlbo_a0.tlbcamo<3>.NEEDSYNC>, <tlbo_a0.tlbcamo<3>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<2>.pteout>, <tlbo_a0.tlbcamo<2>.LVL>, <tlbo_a0.tlbcamo<2>.hit>, <tlbo_a0.tlbcamo<2>.ctx>, <tlbo_a0.tlbcamo<2>.valid>, <tlbo_a0.tlbcamo<2>.vaddr>, <tlbo_a0.tlbcamo<2>.NEEDSYNC>, <tlbo_a0.tlbcamo<2>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<1>.pteout>, <tlbo_a0.tlbcamo<1>.LVL>, <tlbo_a0.tlbcamo<1>.hit>, <tlbo_a0.tlbcamo<1>.ctx>, <tlbo_a0.tlbcamo<1>.valid>, <tlbo_a0.tlbcamo<1>.vaddr>, <tlbo_a0.tlbcamo<1>.NEEDSYNC>,
   <tlbo_a0.tlbcamo<1>.WBNEEDSYNC>, <tlbo_a0.tlbcamo<0>.pteout>, <tlbo_a0.tlbcamo<0>.LVL>, <tlbo_a0.tlbcamo<0>.hit>, <tlbo_a0.tlbcamo<0>.ctx>, <tlbo_a0.tlbcamo<0>.valid>, <tlbo_a0.tlbcamo<0>.vaddr>, <tlbo_a0.tlbcamo<0>.NEEDSYNC>, <tlbo_a0.tlbcamo<0>.WBNEEDSYNC>, <tlbo_a0.wbtransdata.finish>, <tlbo_a0.wbtransdata.data>, <tlbo_a0.wbtransdata.cache>, <tlbo_a0.wbtransdata.accexc>, <twi_a<0>.walk_op_ur>, <twi_a<0>.areq_ur>, <twi_a<0>.tlbmiss>, <twi_a<0>.data>, <twi_a<0>.adata>, <twi_a<0>.aaddr>, <mmudci.transdata.data>, <mmudci.transdata.su>, <mmudci.transdata.read>, <mmudci.transdata.isid>, <mmudci.transdata.wb_data>, <mmuici.transdata.data>, <mmuici.transdata.su>, <mmuici.transdata.read>, <mmuici.transdata.isid>, <mmuici.transdata.wb_data>, <mmudci.mmctrl1.e>, <mmudci.mmctrl1.nf>, <mmudci.mmctrl1.pso>, <mmudci.mmctrl1.pagesize>, <mmudci.mmctrl1.ctx>, <mmudci.mmctrl1.ctxp>, <mmudci.mmctrl1.tlbdis>, <mmudci.mmctrl1.bar
