#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 30 23:35:27 2020
# Process ID: 12944
# Current directory: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.runs/synth_1
# Command line: vivado.exe -log pattern_recognizer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pattern_recognizer.tcl
# Log file: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.runs/synth_1/pattern_recognizer.vds
# Journal file: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pattern_recognizer.tcl -notrace
