;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN <240, @-1
	DJN @230, @-1
	DJN <240, @-1
	SUB @121, 103
	JMN @12, #200
	MOV #0, -33
	MOV -4, <-20
	MOV -4, <-20
	SUB <300, 90
	MOV 4, <-30
	SUB @121, 106
	SLT 121, 0
	MOV 4, <-30
	DJN -1, @-20
	MOV -1, <-20
	SUB 619, 10
	JMN -80, #10
	SUB 3, 0
	SUB <300, 90
	SLT 121, 0
	SUB -207, <-120
	SUB #-801, <-101
	JMN @12, #200
	SUB @-127, 100
	CMP -207, <-120
	SUB @124, 106
	SUB 12, @10
	SUB @121, 106
	JMN @12, #200
	SLT 12, @10
	SUB @121, 106
	JMN @12, #200
	SUB @121, 106
	SUB @121, 106
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <708
	ADD 3, 81
	SPL 0, <708
	ADD 210, 60
	SPL 0, <708
	MOV -1, <-20
	ADD 3, 81
	SPL 0, <708
	MOV -1, <-20
	ADD 3, 81
