------------------------------------------------
library ieee ;
use ieee . std_logic_1164 . all ;
------------------------------------------------
entity exemplo_1 is
port (
a , b , c , d: in bit ;
y , z: out bit
);
end entity ;
------------------------------------------------
architecture exemplo_1 of exemplo_1 is
signal x: std_logic_vector (7 downto 0) ;
begin
z <= a and b;
end architecture
------------------------------------------------