// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module simd_MAC_2 (
        ap_clk,
        ap_rst,
        wpack_0_V_read,
        wpack_1_V_read,
        wpack_2_V_read,
        wpack_3_V_read,
        wpack_4_V_read,
        wpack_5_V_read,
        wpack_6_V_read,
        wpack_7_V_read,
        wpack_8_V_read,
        wpack_9_V_read,
        wpack_10_V_read,
        wpack_11_V_read,
        wpack_12_V_read,
        wpack_13_V_read,
        wpack_14_V_read,
        wpack_15_V_read,
        ipack_0_V_read,
        ipack_1_V_read,
        ipack_2_V_read,
        ipack_3_V_read,
        ipack_4_V_read,
        ipack_5_V_read,
        ipack_6_V_read,
        ipack_7_V_read,
        ipack_8_V_read,
        ipack_9_V_read,
        ipack_10_V_read,
        ipack_11_V_read,
        ipack_12_V_read,
        ipack_13_V_read,
        ipack_14_V_read,
        ipack_15_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [25:0] wpack_0_V_read;
input  [25:0] wpack_1_V_read;
input  [25:0] wpack_2_V_read;
input  [25:0] wpack_3_V_read;
input  [25:0] wpack_4_V_read;
input  [25:0] wpack_5_V_read;
input  [25:0] wpack_6_V_read;
input  [25:0] wpack_7_V_read;
input  [25:0] wpack_8_V_read;
input  [25:0] wpack_9_V_read;
input  [25:0] wpack_10_V_read;
input  [25:0] wpack_11_V_read;
input  [25:0] wpack_12_V_read;
input  [25:0] wpack_13_V_read;
input  [25:0] wpack_14_V_read;
input  [25:0] wpack_15_V_read;
input  [14:0] ipack_0_V_read;
input  [14:0] ipack_1_V_read;
input  [14:0] ipack_2_V_read;
input  [14:0] ipack_3_V_read;
input  [14:0] ipack_4_V_read;
input  [14:0] ipack_5_V_read;
input  [14:0] ipack_6_V_read;
input  [14:0] ipack_7_V_read;
input  [14:0] ipack_8_V_read;
input  [14:0] ipack_9_V_read;
input  [14:0] ipack_10_V_read;
input  [14:0] ipack_11_V_read;
input  [14:0] ipack_12_V_read;
input  [14:0] ipack_13_V_read;
input  [14:0] ipack_14_V_read;
input  [14:0] ipack_15_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;

wire  signed [40:0] mul_ln1352_fu_1444_p2;
reg  signed [40:0] mul_ln1352_reg_1572;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire  signed [40:0] mul_ln1352_12_fu_1452_p2;
reg  signed [40:0] mul_ln1352_12_reg_1578;
wire   [10:0] trunc_ln700_fu_302_p1;
reg   [10:0] trunc_ln700_reg_1584;
wire   [10:0] trunc_ln700_4_fu_305_p1;
reg   [10:0] trunc_ln700_4_reg_1589;
wire   [21:0] trunc_ln700_5_fu_308_p1;
reg   [21:0] trunc_ln700_5_reg_1594;
wire   [21:0] trunc_ln700_6_fu_311_p1;
reg   [21:0] trunc_ln700_6_reg_1599;
wire  signed [40:0] mul_ln1352_13_fu_1460_p2;
reg  signed [40:0] mul_ln1352_13_reg_1604;
wire   [21:0] trunc_ln700_7_fu_322_p1;
reg   [21:0] trunc_ln700_7_reg_1610;
wire   [10:0] trunc_ln700_8_fu_325_p1;
reg   [10:0] trunc_ln700_8_reg_1615;
wire  signed [40:0] mul_ln1352_14_fu_1468_p2;
reg  signed [40:0] mul_ln1352_14_reg_1620;
wire   [10:0] trunc_ln700_9_fu_336_p1;
reg   [10:0] trunc_ln700_9_reg_1626;
wire   [21:0] trunc_ln700_10_fu_339_p1;
reg   [21:0] trunc_ln700_10_reg_1631;
wire  signed [40:0] mul_ln1352_15_fu_1476_p2;
reg  signed [40:0] mul_ln1352_15_reg_1636;
wire  signed [40:0] mul_ln1352_16_fu_1484_p2;
reg  signed [40:0] mul_ln1352_16_reg_1642;
wire   [10:0] trunc_ln700_13_fu_358_p1;
reg   [10:0] trunc_ln700_13_reg_1648;
wire   [10:0] trunc_ln700_14_fu_361_p1;
reg   [10:0] trunc_ln700_14_reg_1653;
wire   [21:0] trunc_ln700_15_fu_364_p1;
reg   [21:0] trunc_ln700_15_reg_1658;
wire   [21:0] trunc_ln700_16_fu_367_p1;
reg   [21:0] trunc_ln700_16_reg_1663;
wire  signed [40:0] mul_ln1352_17_fu_1492_p2;
reg  signed [40:0] mul_ln1352_17_reg_1668;
wire   [21:0] trunc_ln700_17_fu_378_p1;
reg   [21:0] trunc_ln700_17_reg_1674;
wire   [10:0] trunc_ln700_18_fu_381_p1;
reg   [10:0] trunc_ln700_18_reg_1679;
wire  signed [40:0] mul_ln1352_18_fu_1500_p2;
reg  signed [40:0] mul_ln1352_18_reg_1684;
wire   [10:0] trunc_ln700_19_fu_392_p1;
reg   [10:0] trunc_ln700_19_reg_1690;
wire   [21:0] trunc_ln700_20_fu_395_p1;
reg   [21:0] trunc_ln700_20_reg_1695;
wire  signed [40:0] mul_ln1352_19_fu_1508_p2;
reg  signed [40:0] mul_ln1352_19_reg_1700;
wire  signed [40:0] mul_ln1352_20_fu_1516_p2;
reg  signed [40:0] mul_ln1352_20_reg_1706;
wire   [10:0] trunc_ln700_23_fu_414_p1;
reg   [10:0] trunc_ln700_23_reg_1712;
wire   [10:0] trunc_ln700_24_fu_417_p1;
reg   [10:0] trunc_ln700_24_reg_1717;
wire   [21:0] trunc_ln700_25_fu_420_p1;
reg   [21:0] trunc_ln700_25_reg_1722;
wire   [21:0] trunc_ln700_26_fu_423_p1;
reg   [21:0] trunc_ln700_26_reg_1727;
wire  signed [40:0] mul_ln1352_21_fu_1524_p2;
reg  signed [40:0] mul_ln1352_21_reg_1732;
wire   [21:0] trunc_ln700_27_fu_434_p1;
reg   [21:0] trunc_ln700_27_reg_1738;
wire   [10:0] trunc_ln700_28_fu_437_p1;
reg   [10:0] trunc_ln700_28_reg_1743;
wire  signed [40:0] mul_ln1352_22_fu_1532_p2;
reg  signed [40:0] mul_ln1352_22_reg_1748;
wire   [10:0] trunc_ln700_29_fu_448_p1;
reg   [10:0] trunc_ln700_29_reg_1754;
wire   [21:0] trunc_ln700_30_fu_451_p1;
reg   [21:0] trunc_ln700_30_reg_1759;
wire  signed [40:0] mul_ln1352_23_fu_1540_p2;
reg  signed [40:0] mul_ln1352_23_reg_1764;
wire  signed [40:0] mul_ln1352_24_fu_1548_p2;
reg  signed [40:0] mul_ln1352_24_reg_1770;
wire   [10:0] trunc_ln700_33_fu_470_p1;
reg   [10:0] trunc_ln700_33_reg_1776;
wire   [10:0] trunc_ln700_34_fu_473_p1;
reg   [10:0] trunc_ln700_34_reg_1781;
wire   [21:0] trunc_ln700_35_fu_476_p1;
reg   [21:0] trunc_ln700_35_reg_1786;
wire   [21:0] trunc_ln700_36_fu_479_p1;
reg   [21:0] trunc_ln700_36_reg_1791;
wire  signed [40:0] mul_ln1352_25_fu_1556_p2;
reg  signed [40:0] mul_ln1352_25_reg_1796;
wire   [21:0] trunc_ln700_37_fu_490_p1;
reg   [21:0] trunc_ln700_37_reg_1802;
wire   [10:0] trunc_ln700_38_fu_493_p1;
reg   [10:0] trunc_ln700_38_reg_1807;
wire  signed [40:0] mul_ln1352_26_fu_1564_p2;
reg  signed [40:0] mul_ln1352_26_reg_1812;
wire   [10:0] trunc_ln700_39_fu_504_p1;
reg   [10:0] trunc_ln700_39_reg_1818;
wire   [21:0] trunc_ln700_40_fu_507_p1;
reg   [21:0] trunc_ln700_40_reg_1823;
wire   [10:0] add_ln78_fu_630_p2;
reg   [10:0] add_ln78_reg_1828;
wire   [10:0] add_ln78_1_fu_658_p2;
reg   [10:0] add_ln78_1_reg_1833;
reg   [9:0] tmp_reg_1838;
reg   [0:0] tmp_13_reg_1843;
wire   [10:0] add_ln78_3_fu_806_p2;
reg   [10:0] add_ln78_3_reg_1848;
wire   [10:0] add_ln78_4_fu_834_p2;
reg   [10:0] add_ln78_4_reg_1853;
reg   [9:0] tmp_s_reg_1858;
reg   [0:0] tmp_16_reg_1863;
wire   [11:0] add_ln700_33_fu_862_p2;
reg   [11:0] add_ln700_33_reg_1868;
wire   [10:0] add_ln78_6_fu_988_p2;
reg   [10:0] add_ln78_6_reg_1873;
wire   [10:0] add_ln78_7_fu_1016_p2;
reg   [10:0] add_ln78_7_reg_1878;
reg   [9:0] tmp_1_reg_1883;
reg   [0:0] tmp_19_reg_1888;
wire   [10:0] add_ln78_9_fu_1164_p2;
reg   [10:0] add_ln78_9_reg_1893;
wire   [10:0] add_ln78_10_fu_1192_p2;
reg   [10:0] add_ln78_10_reg_1898;
reg   [9:0] tmp_2_reg_1903;
reg   [0:0] tmp_22_reg_1908;
wire   [11:0] add_ln700_68_fu_1220_p2;
reg   [11:0] add_ln700_68_reg_1913;
wire    ap_block_pp0_stage0;
wire  signed [41:0] sext_ln215_13_fu_510_p1;
wire  signed [41:0] sext_ln700_fu_513_p1;
wire  signed [41:0] add_ln700_fu_520_p2;
wire  signed [41:0] sext_ln700_11_fu_530_p1;
wire  signed [41:0] sext_ln700_12_fu_541_p1;
wire  signed [41:0] add_ln700_16_fu_548_p2;
(* use_dsp48 = "no" *) wire   [40:0] add_ln700_13_fu_516_p2;
(* use_dsp48 = "no" *) wire   [40:0] add_ln700_15_fu_544_p2;
wire  signed [42:0] sext_ln700_13_fu_554_p1;
wire  signed [42:0] sext_ln700_10_fu_526_p1;
wire   [32:0] trunc_ln700_11_fu_564_p1;
wire   [32:0] trunc_ln700_12_fu_568_p1;
wire   [21:0] add_ln700_14_fu_533_p2;
wire   [21:0] add_ln700_20_fu_584_p2;
wire   [10:0] add_ln215_fu_537_p2;
wire   [10:0] add_ln700_22_fu_594_p2;
wire   [41:0] add_ln700_17_fu_558_p2;
wire   [10:0] add_ln700_23_fu_599_p2;
wire   [0:0] tmp_11_fu_618_p3;
wire   [10:0] p_Result_s_fu_608_p4;
wire   [10:0] zext_ln78_fu_626_p1;
wire   [21:0] add_ln700_21_fu_589_p2;
wire   [0:0] tmp_12_fu_646_p3;
wire   [10:0] p_Result_8_fu_636_p4;
wire   [10:0] zext_ln78_1_fu_654_p1;
wire   [42:0] add_ln700_18_fu_572_p2;
wire   [32:0] add_ln700_19_fu_578_p2;
wire   [10:0] trunc_ln647_fu_604_p1;
wire  signed [41:0] sext_ln215_19_fu_686_p1;
wire  signed [41:0] sext_ln700_17_fu_689_p1;
wire  signed [41:0] add_ln700_25_fu_696_p2;
wire  signed [41:0] sext_ln700_19_fu_706_p1;
wire  signed [41:0] sext_ln700_20_fu_717_p1;
wire  signed [41:0] add_ln700_28_fu_724_p2;
(* use_dsp48 = "no" *) wire   [40:0] add_ln700_24_fu_692_p2;
(* use_dsp48 = "no" *) wire   [40:0] add_ln700_27_fu_720_p2;
wire  signed [42:0] sext_ln700_21_fu_730_p1;
wire  signed [42:0] sext_ln700_18_fu_702_p1;
wire   [32:0] trunc_ln700_21_fu_740_p1;
wire   [32:0] trunc_ln700_22_fu_744_p1;
wire   [21:0] add_ln700_26_fu_709_p2;
wire   [21:0] add_ln700_32_fu_760_p2;
wire   [10:0] add_ln215_1_fu_713_p2;
wire   [10:0] add_ln700_40_fu_770_p2;
wire   [41:0] add_ln700_29_fu_734_p2;
wire   [10:0] add_ln700_41_fu_775_p2;
wire   [0:0] tmp_14_fu_794_p3;
wire   [10:0] p_Result_65_1_fu_784_p4;
wire   [10:0] zext_ln78_3_fu_802_p1;
wire   [21:0] add_ln700_38_fu_765_p2;
wire   [0:0] tmp_15_fu_822_p3;
wire   [10:0] p_Result_66_1_fu_812_p4;
wire   [10:0] zext_ln78_4_fu_830_p1;
wire   [42:0] add_ln700_30_fu_748_p2;
wire   [32:0] add_ln700_31_fu_754_p2;
wire   [10:0] trunc_ln647_4_fu_780_p1;
wire  signed [11:0] sext_ln700_22_fu_858_p1;
wire  signed [11:0] sext_ln700_14_fu_682_p1;
wire  signed [41:0] sext_ln215_24_fu_868_p1;
wire  signed [41:0] sext_ln700_30_fu_871_p1;
wire  signed [41:0] add_ln700_37_fu_878_p2;
wire  signed [41:0] sext_ln700_32_fu_888_p1;
wire  signed [41:0] sext_ln700_33_fu_899_p1;
wire  signed [41:0] add_ln700_51_fu_906_p2;
(* use_dsp48 = "no" *) wire   [40:0] add_ln700_42_fu_874_p2;
(* use_dsp48 = "no" *) wire   [40:0] add_ln700_45_fu_902_p2;
wire  signed [42:0] sext_ln700_34_fu_912_p1;
wire  signed [42:0] sext_ln700_31_fu_884_p1;
wire   [32:0] trunc_ln700_31_fu_922_p1;
wire   [32:0] trunc_ln700_32_fu_926_p1;
wire   [21:0] add_ln700_43_fu_891_p2;
wire   [21:0] add_ln700_54_fu_942_p2;
wire   [10:0] add_ln215_2_fu_895_p2;
wire   [10:0] add_ln700_56_fu_952_p2;
wire   [41:0] add_ln700_52_fu_916_p2;
wire   [10:0] add_ln700_57_fu_957_p2;
wire   [0:0] tmp_17_fu_976_p3;
wire   [10:0] p_Result_65_2_fu_966_p4;
wire   [10:0] zext_ln78_6_fu_984_p1;
wire   [21:0] add_ln700_55_fu_947_p2;
wire   [0:0] tmp_18_fu_1004_p3;
wire   [10:0] p_Result_66_2_fu_994_p4;
wire   [10:0] zext_ln78_7_fu_1012_p1;
wire   [42:0] add_ln700_39_fu_930_p2;
wire   [32:0] add_ln700_53_fu_936_p2;
wire   [10:0] trunc_ln647_5_fu_962_p1;
wire  signed [41:0] sext_ln215_30_fu_1044_p1;
wire  signed [41:0] sext_ln700_38_fu_1047_p1;
wire  signed [41:0] add_ln700_44_fu_1054_p2;
wire  signed [41:0] sext_ln700_40_fu_1064_p1;
wire  signed [41:0] sext_ln700_41_fu_1075_p1;
wire  signed [41:0] add_ln700_61_fu_1082_p2;
(* use_dsp48 = "no" *) wire   [40:0] add_ln700_58_fu_1050_p2;
(* use_dsp48 = "no" *) wire   [40:0] add_ln700_60_fu_1078_p2;
wire  signed [42:0] sext_ln700_42_fu_1088_p1;
wire  signed [42:0] sext_ln700_39_fu_1060_p1;
wire   [32:0] trunc_ln700_41_fu_1098_p1;
wire   [32:0] trunc_ln700_42_fu_1102_p1;
wire   [21:0] add_ln700_59_fu_1067_p2;
wire   [21:0] add_ln700_64_fu_1118_p2;
wire   [10:0] add_ln215_3_fu_1071_p2;
wire   [10:0] add_ln700_66_fu_1128_p2;
wire   [41:0] add_ln700_62_fu_1092_p2;
wire   [10:0] add_ln700_67_fu_1133_p2;
wire   [0:0] tmp_20_fu_1152_p3;
wire   [10:0] p_Result_65_3_fu_1142_p4;
wire   [10:0] zext_ln78_9_fu_1160_p1;
wire   [21:0] add_ln700_65_fu_1123_p2;
wire   [0:0] tmp_21_fu_1180_p3;
wire   [10:0] p_Result_66_3_fu_1170_p4;
wire   [10:0] zext_ln78_10_fu_1188_p1;
wire   [42:0] add_ln700_46_fu_1106_p2;
wire   [32:0] add_ln700_63_fu_1112_p2;
wire   [10:0] trunc_ln647_6_fu_1138_p1;
wire  signed [11:0] sext_ln700_35_fu_1040_p1;
wire  signed [11:0] sext_ln700_43_fu_1216_p1;
wire  signed [10:0] sext_ln647_fu_1226_p1;
wire   [10:0] zext_ln78_2_fu_1229_p1;
wire   [10:0] add_ln78_2_fu_1232_p2;
wire  signed [10:0] sext_ln647_1_fu_1248_p1;
wire   [10:0] zext_ln78_5_fu_1251_p1;
wire  signed [11:0] sext_ln700_24_fu_1263_p1;
wire  signed [11:0] sext_ln700_15_fu_1238_p1;
wire   [11:0] add_ln700_34_fu_1266_p2;
wire  signed [11:0] sext_ln700_26_fu_1276_p1;
wire  signed [11:0] sext_ln700_16_fu_1241_p1;
wire   [11:0] add_ln700_35_fu_1279_p2;
wire   [10:0] add_ln78_5_fu_1254_p2;
wire  signed [11:0] sext_ln700_28_fu_1289_p1;
wire  signed [11:0] sext_ln215_17_fu_1244_p1;
wire   [11:0] add_ln700_36_fu_1293_p2;
wire  signed [10:0] sext_ln647_2_fu_1303_p1;
wire   [10:0] zext_ln78_8_fu_1306_p1;
wire   [10:0] add_ln78_8_fu_1309_p2;
wire  signed [10:0] sext_ln647_3_fu_1325_p1;
wire   [10:0] zext_ln78_11_fu_1328_p1;
wire  signed [12:0] sext_ln700_44_fu_1337_p1;
wire  signed [12:0] sext_ln700_23_fu_1260_p1;
wire   [12:0] add_ln700_47_fu_1340_p2;
wire  signed [11:0] sext_ln700_36_fu_1315_p1;
wire  signed [11:0] sext_ln700_46_fu_1350_p1;
wire   [11:0] add_ln700_69_fu_1353_p2;
wire  signed [12:0] sext_ln700_47_fu_1359_p1;
wire  signed [12:0] sext_ln700_25_fu_1272_p1;
wire   [12:0] add_ln700_48_fu_1363_p2;
wire  signed [11:0] sext_ln700_37_fu_1318_p1;
wire  signed [11:0] sext_ln700_49_fu_1373_p1;
wire   [11:0] add_ln700_70_fu_1376_p2;
wire  signed [12:0] sext_ln700_50_fu_1382_p1;
wire  signed [12:0] sext_ln700_27_fu_1285_p1;
wire   [12:0] add_ln700_49_fu_1386_p2;
wire   [10:0] add_ln78_11_fu_1331_p2;
wire  signed [11:0] sext_ln215_28_fu_1321_p1;
wire  signed [11:0] sext_ln700_52_fu_1396_p1;
wire   [11:0] add_ln700_71_fu_1400_p2;
wire  signed [12:0] sext_ln700_53_fu_1406_p1;
wire  signed [12:0] sext_ln700_29_fu_1299_p1;
wire   [12:0] add_ln700_50_fu_1410_p2;
wire  signed [15:0] sext_ln700_45_fu_1346_p1;
wire  signed [15:0] sext_ln700_48_fu_1369_p1;
wire  signed [15:0] sext_ln700_51_fu_1392_p1;
wire  signed [15:0] sext_ln700_54_fu_1416_p1;
wire   [14:0] mul_ln1352_fu_1444_p1;
wire   [14:0] mul_ln1352_12_fu_1452_p1;
wire   [14:0] mul_ln1352_13_fu_1460_p1;
wire   [14:0] mul_ln1352_14_fu_1468_p1;
wire   [14:0] mul_ln1352_15_fu_1476_p1;
wire   [14:0] mul_ln1352_16_fu_1484_p1;
wire   [14:0] mul_ln1352_17_fu_1492_p1;
wire   [14:0] mul_ln1352_18_fu_1500_p1;
wire   [14:0] mul_ln1352_19_fu_1508_p1;
wire   [14:0] mul_ln1352_20_fu_1516_p1;
wire   [14:0] mul_ln1352_21_fu_1524_p1;
wire   [14:0] mul_ln1352_22_fu_1532_p1;
wire   [14:0] mul_ln1352_23_fu_1540_p1;
wire   [14:0] mul_ln1352_24_fu_1548_p1;
wire   [14:0] mul_ln1352_25_fu_1556_p1;
wire   [14:0] mul_ln1352_26_fu_1564_p1;
reg    ap_ce_reg;
reg  signed [25:0] wpack_0_V_read_int_reg;
reg  signed [25:0] wpack_1_V_read_int_reg;
reg  signed [25:0] wpack_2_V_read_int_reg;
reg  signed [25:0] wpack_3_V_read_int_reg;
reg  signed [25:0] wpack_4_V_read_int_reg;
reg  signed [25:0] wpack_5_V_read_int_reg;
reg  signed [25:0] wpack_6_V_read_int_reg;
reg  signed [25:0] wpack_7_V_read_int_reg;
reg  signed [25:0] wpack_8_V_read_int_reg;
reg  signed [25:0] wpack_9_V_read_int_reg;
reg  signed [25:0] wpack_10_V_read_int_reg;
reg  signed [25:0] wpack_11_V_read_int_reg;
reg  signed [25:0] wpack_12_V_read_int_reg;
reg  signed [25:0] wpack_13_V_read_int_reg;
reg  signed [25:0] wpack_14_V_read_int_reg;
reg  signed [25:0] wpack_15_V_read_int_reg;
reg   [14:0] ipack_0_V_read_int_reg;
reg   [14:0] ipack_1_V_read_int_reg;
reg   [14:0] ipack_2_V_read_int_reg;
reg   [14:0] ipack_3_V_read_int_reg;
reg   [14:0] ipack_4_V_read_int_reg;
reg   [14:0] ipack_5_V_read_int_reg;
reg   [14:0] ipack_6_V_read_int_reg;
reg   [14:0] ipack_7_V_read_int_reg;
reg   [14:0] ipack_8_V_read_int_reg;
reg   [14:0] ipack_9_V_read_int_reg;
reg   [14:0] ipack_10_V_read_int_reg;
reg   [14:0] ipack_11_V_read_int_reg;
reg   [14:0] ipack_12_V_read_int_reg;
reg   [14:0] ipack_13_V_read_int_reg;
reg   [14:0] ipack_14_V_read_int_reg;
reg   [14:0] ipack_15_V_read_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
wire   [40:0] mul_ln1352_12_fu_1452_p10;
wire   [40:0] mul_ln1352_13_fu_1460_p10;
wire   [40:0] mul_ln1352_14_fu_1468_p10;
wire   [40:0] mul_ln1352_15_fu_1476_p10;
wire   [40:0] mul_ln1352_16_fu_1484_p10;
wire   [40:0] mul_ln1352_17_fu_1492_p10;
wire   [40:0] mul_ln1352_18_fu_1500_p10;
wire   [40:0] mul_ln1352_19_fu_1508_p10;
wire   [40:0] mul_ln1352_20_fu_1516_p10;
wire   [40:0] mul_ln1352_21_fu_1524_p10;
wire   [40:0] mul_ln1352_22_fu_1532_p10;
wire   [40:0] mul_ln1352_23_fu_1540_p10;
wire   [40:0] mul_ln1352_24_fu_1548_p10;
wire   [40:0] mul_ln1352_25_fu_1556_p10;
wire   [40:0] mul_ln1352_26_fu_1564_p10;
wire   [40:0] mul_ln1352_fu_1444_p10;

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U238(
    .din0(wpack_0_V_read_int_reg),
    .din1(mul_ln1352_fu_1444_p1),
    .dout(mul_ln1352_fu_1444_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U239(
    .din0(wpack_1_V_read_int_reg),
    .din1(mul_ln1352_12_fu_1452_p1),
    .dout(mul_ln1352_12_fu_1452_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U240(
    .din0(wpack_2_V_read_int_reg),
    .din1(mul_ln1352_13_fu_1460_p1),
    .dout(mul_ln1352_13_fu_1460_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U241(
    .din0(wpack_3_V_read_int_reg),
    .din1(mul_ln1352_14_fu_1468_p1),
    .dout(mul_ln1352_14_fu_1468_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U242(
    .din0(wpack_4_V_read_int_reg),
    .din1(mul_ln1352_15_fu_1476_p1),
    .dout(mul_ln1352_15_fu_1476_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U243(
    .din0(wpack_5_V_read_int_reg),
    .din1(mul_ln1352_16_fu_1484_p1),
    .dout(mul_ln1352_16_fu_1484_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U244(
    .din0(wpack_6_V_read_int_reg),
    .din1(mul_ln1352_17_fu_1492_p1),
    .dout(mul_ln1352_17_fu_1492_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U245(
    .din0(wpack_7_V_read_int_reg),
    .din1(mul_ln1352_18_fu_1500_p1),
    .dout(mul_ln1352_18_fu_1500_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U246(
    .din0(wpack_8_V_read_int_reg),
    .din1(mul_ln1352_19_fu_1508_p1),
    .dout(mul_ln1352_19_fu_1508_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U247(
    .din0(wpack_9_V_read_int_reg),
    .din1(mul_ln1352_20_fu_1516_p1),
    .dout(mul_ln1352_20_fu_1516_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U248(
    .din0(wpack_10_V_read_int_reg),
    .din1(mul_ln1352_21_fu_1524_p1),
    .dout(mul_ln1352_21_fu_1524_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U249(
    .din0(wpack_11_V_read_int_reg),
    .din1(mul_ln1352_22_fu_1532_p1),
    .dout(mul_ln1352_22_fu_1532_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U250(
    .din0(wpack_12_V_read_int_reg),
    .din1(mul_ln1352_23_fu_1540_p1),
    .dout(mul_ln1352_23_fu_1540_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U251(
    .din0(wpack_13_V_read_int_reg),
    .din1(mul_ln1352_24_fu_1548_p1),
    .dout(mul_ln1352_24_fu_1548_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U252(
    .din0(wpack_14_V_read_int_reg),
    .din1(mul_ln1352_25_fu_1556_p1),
    .dout(mul_ln1352_25_fu_1556_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U253(
    .din0(wpack_15_V_read_int_reg),
    .din1(mul_ln1352_26_fu_1564_p1),
    .dout(mul_ln1352_26_fu_1564_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln700_33_reg_1868 <= add_ln700_33_fu_862_p2;
        add_ln700_68_reg_1913 <= add_ln700_68_fu_1220_p2;
        add_ln78_10_reg_1898 <= add_ln78_10_fu_1192_p2;
        add_ln78_1_reg_1833 <= add_ln78_1_fu_658_p2;
        add_ln78_3_reg_1848 <= add_ln78_3_fu_806_p2;
        add_ln78_4_reg_1853 <= add_ln78_4_fu_834_p2;
        add_ln78_6_reg_1873 <= add_ln78_6_fu_988_p2;
        add_ln78_7_reg_1878 <= add_ln78_7_fu_1016_p2;
        add_ln78_9_reg_1893 <= add_ln78_9_fu_1164_p2;
        add_ln78_reg_1828 <= add_ln78_fu_630_p2;
        mul_ln1352_12_reg_1578 <= mul_ln1352_12_fu_1452_p2;
        mul_ln1352_13_reg_1604 <= mul_ln1352_13_fu_1460_p2;
        mul_ln1352_14_reg_1620 <= mul_ln1352_14_fu_1468_p2;
        mul_ln1352_15_reg_1636 <= mul_ln1352_15_fu_1476_p2;
        mul_ln1352_16_reg_1642 <= mul_ln1352_16_fu_1484_p2;
        mul_ln1352_17_reg_1668 <= mul_ln1352_17_fu_1492_p2;
        mul_ln1352_18_reg_1684 <= mul_ln1352_18_fu_1500_p2;
        mul_ln1352_19_reg_1700 <= mul_ln1352_19_fu_1508_p2;
        mul_ln1352_20_reg_1706 <= mul_ln1352_20_fu_1516_p2;
        mul_ln1352_21_reg_1732 <= mul_ln1352_21_fu_1524_p2;
        mul_ln1352_22_reg_1748 <= mul_ln1352_22_fu_1532_p2;
        mul_ln1352_23_reg_1764 <= mul_ln1352_23_fu_1540_p2;
        mul_ln1352_24_reg_1770 <= mul_ln1352_24_fu_1548_p2;
        mul_ln1352_25_reg_1796 <= mul_ln1352_25_fu_1556_p2;
        mul_ln1352_26_reg_1812 <= mul_ln1352_26_fu_1564_p2;
        mul_ln1352_reg_1572 <= mul_ln1352_fu_1444_p2;
        tmp_13_reg_1843 <= add_ln700_19_fu_578_p2[32'd32];
        tmp_16_reg_1863 <= add_ln700_31_fu_754_p2[32'd32];
        tmp_19_reg_1888 <= add_ln700_53_fu_936_p2[32'd32];
        tmp_1_reg_1883 <= {{add_ln700_39_fu_930_p2[42:33]}};
        tmp_22_reg_1908 <= add_ln700_63_fu_1112_p2[32'd32];
        tmp_2_reg_1903 <= {{add_ln700_46_fu_1106_p2[42:33]}};
        tmp_reg_1838 <= {{add_ln700_18_fu_572_p2[42:33]}};
        tmp_s_reg_1858 <= {{add_ln700_30_fu_748_p2[42:33]}};
        trunc_ln700_10_reg_1631 <= trunc_ln700_10_fu_339_p1;
        trunc_ln700_13_reg_1648 <= trunc_ln700_13_fu_358_p1;
        trunc_ln700_14_reg_1653 <= trunc_ln700_14_fu_361_p1;
        trunc_ln700_15_reg_1658 <= trunc_ln700_15_fu_364_p1;
        trunc_ln700_16_reg_1663 <= trunc_ln700_16_fu_367_p1;
        trunc_ln700_17_reg_1674 <= trunc_ln700_17_fu_378_p1;
        trunc_ln700_18_reg_1679 <= trunc_ln700_18_fu_381_p1;
        trunc_ln700_19_reg_1690 <= trunc_ln700_19_fu_392_p1;
        trunc_ln700_20_reg_1695 <= trunc_ln700_20_fu_395_p1;
        trunc_ln700_23_reg_1712 <= trunc_ln700_23_fu_414_p1;
        trunc_ln700_24_reg_1717 <= trunc_ln700_24_fu_417_p1;
        trunc_ln700_25_reg_1722 <= trunc_ln700_25_fu_420_p1;
        trunc_ln700_26_reg_1727 <= trunc_ln700_26_fu_423_p1;
        trunc_ln700_27_reg_1738 <= trunc_ln700_27_fu_434_p1;
        trunc_ln700_28_reg_1743 <= trunc_ln700_28_fu_437_p1;
        trunc_ln700_29_reg_1754 <= trunc_ln700_29_fu_448_p1;
        trunc_ln700_30_reg_1759 <= trunc_ln700_30_fu_451_p1;
        trunc_ln700_33_reg_1776 <= trunc_ln700_33_fu_470_p1;
        trunc_ln700_34_reg_1781 <= trunc_ln700_34_fu_473_p1;
        trunc_ln700_35_reg_1786 <= trunc_ln700_35_fu_476_p1;
        trunc_ln700_36_reg_1791 <= trunc_ln700_36_fu_479_p1;
        trunc_ln700_37_reg_1802 <= trunc_ln700_37_fu_490_p1;
        trunc_ln700_38_reg_1807 <= trunc_ln700_38_fu_493_p1;
        trunc_ln700_39_reg_1818 <= trunc_ln700_39_fu_504_p1;
        trunc_ln700_40_reg_1823 <= trunc_ln700_40_fu_507_p1;
        trunc_ln700_4_reg_1589 <= trunc_ln700_4_fu_305_p1;
        trunc_ln700_5_reg_1594 <= trunc_ln700_5_fu_308_p1;
        trunc_ln700_6_reg_1599 <= trunc_ln700_6_fu_311_p1;
        trunc_ln700_7_reg_1610 <= trunc_ln700_7_fu_322_p1;
        trunc_ln700_8_reg_1615 <= trunc_ln700_8_fu_325_p1;
        trunc_ln700_9_reg_1626 <= trunc_ln700_9_fu_336_p1;
        trunc_ln700_reg_1584 <= trunc_ln700_fu_302_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= sext_ln700_45_fu_1346_p1;
        ap_return_1_int_reg <= sext_ln700_48_fu_1369_p1;
        ap_return_2_int_reg <= sext_ln700_51_fu_1392_p1;
        ap_return_3_int_reg <= sext_ln700_54_fu_1416_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        ipack_0_V_read_int_reg <= ipack_0_V_read;
        ipack_10_V_read_int_reg <= ipack_10_V_read;
        ipack_11_V_read_int_reg <= ipack_11_V_read;
        ipack_12_V_read_int_reg <= ipack_12_V_read;
        ipack_13_V_read_int_reg <= ipack_13_V_read;
        ipack_14_V_read_int_reg <= ipack_14_V_read;
        ipack_15_V_read_int_reg <= ipack_15_V_read;
        ipack_1_V_read_int_reg <= ipack_1_V_read;
        ipack_2_V_read_int_reg <= ipack_2_V_read;
        ipack_3_V_read_int_reg <= ipack_3_V_read;
        ipack_4_V_read_int_reg <= ipack_4_V_read;
        ipack_5_V_read_int_reg <= ipack_5_V_read;
        ipack_6_V_read_int_reg <= ipack_6_V_read;
        ipack_7_V_read_int_reg <= ipack_7_V_read;
        ipack_8_V_read_int_reg <= ipack_8_V_read;
        ipack_9_V_read_int_reg <= ipack_9_V_read;
        wpack_0_V_read_int_reg <= wpack_0_V_read;
        wpack_10_V_read_int_reg <= wpack_10_V_read;
        wpack_11_V_read_int_reg <= wpack_11_V_read;
        wpack_12_V_read_int_reg <= wpack_12_V_read;
        wpack_13_V_read_int_reg <= wpack_13_V_read;
        wpack_14_V_read_int_reg <= wpack_14_V_read;
        wpack_15_V_read_int_reg <= wpack_15_V_read;
        wpack_1_V_read_int_reg <= wpack_1_V_read;
        wpack_2_V_read_int_reg <= wpack_2_V_read;
        wpack_3_V_read_int_reg <= wpack_3_V_read;
        wpack_4_V_read_int_reg <= wpack_4_V_read;
        wpack_5_V_read_int_reg <= wpack_5_V_read;
        wpack_6_V_read_int_reg <= wpack_6_V_read;
        wpack_7_V_read_int_reg <= wpack_7_V_read;
        wpack_8_V_read_int_reg <= wpack_8_V_read;
        wpack_9_V_read_int_reg <= wpack_9_V_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = sext_ln700_45_fu_1346_p1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = sext_ln700_48_fu_1369_p1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = sext_ln700_51_fu_1392_p1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = sext_ln700_54_fu_1416_p1;
    end
end

assign add_ln215_1_fu_713_p2 = (trunc_ln700_13_reg_1648 + trunc_ln700_14_reg_1653);

assign add_ln215_2_fu_895_p2 = (trunc_ln700_23_reg_1712 + trunc_ln700_24_reg_1717);

assign add_ln215_3_fu_1071_p2 = (trunc_ln700_33_reg_1776 + trunc_ln700_34_reg_1781);

assign add_ln215_fu_537_p2 = (trunc_ln700_reg_1584 + trunc_ln700_4_reg_1589);

assign add_ln700_13_fu_516_p2 = ($signed(mul_ln1352_12_reg_1578) + $signed(mul_ln1352_reg_1572));

assign add_ln700_14_fu_533_p2 = (trunc_ln700_5_reg_1594 + trunc_ln700_6_reg_1599);

assign add_ln700_15_fu_544_p2 = ($signed(mul_ln1352_14_reg_1620) + $signed(mul_ln1352_13_reg_1604));

assign add_ln700_16_fu_548_p2 = ($signed(sext_ln700_11_fu_530_p1) + $signed(sext_ln700_12_fu_541_p1));

assign add_ln700_17_fu_558_p2 = ($signed(add_ln700_fu_520_p2) + $signed(add_ln700_16_fu_548_p2));

assign add_ln700_18_fu_572_p2 = ($signed(sext_ln700_13_fu_554_p1) + $signed(sext_ln700_10_fu_526_p1));

assign add_ln700_19_fu_578_p2 = (trunc_ln700_11_fu_564_p1 + trunc_ln700_12_fu_568_p1);

assign add_ln700_20_fu_584_p2 = (add_ln700_14_fu_533_p2 + trunc_ln700_10_reg_1631);

assign add_ln700_21_fu_589_p2 = (add_ln700_20_fu_584_p2 + trunc_ln700_7_reg_1610);

assign add_ln700_22_fu_594_p2 = (add_ln215_fu_537_p2 + trunc_ln700_9_reg_1626);

assign add_ln700_23_fu_599_p2 = (add_ln700_22_fu_594_p2 + trunc_ln700_8_reg_1615);

assign add_ln700_24_fu_692_p2 = ($signed(mul_ln1352_16_reg_1642) + $signed(mul_ln1352_15_reg_1636));

assign add_ln700_25_fu_696_p2 = ($signed(sext_ln215_19_fu_686_p1) + $signed(sext_ln700_17_fu_689_p1));

assign add_ln700_26_fu_709_p2 = (trunc_ln700_15_reg_1658 + trunc_ln700_16_reg_1663);

assign add_ln700_27_fu_720_p2 = ($signed(mul_ln1352_18_reg_1684) + $signed(mul_ln1352_17_reg_1668));

assign add_ln700_28_fu_724_p2 = ($signed(sext_ln700_19_fu_706_p1) + $signed(sext_ln700_20_fu_717_p1));

assign add_ln700_29_fu_734_p2 = ($signed(add_ln700_25_fu_696_p2) + $signed(add_ln700_28_fu_724_p2));

assign add_ln700_30_fu_748_p2 = ($signed(sext_ln700_21_fu_730_p1) + $signed(sext_ln700_18_fu_702_p1));

assign add_ln700_31_fu_754_p2 = (trunc_ln700_21_fu_740_p1 + trunc_ln700_22_fu_744_p1);

assign add_ln700_32_fu_760_p2 = (add_ln700_26_fu_709_p2 + trunc_ln700_20_reg_1695);

assign add_ln700_33_fu_862_p2 = ($signed(sext_ln700_22_fu_858_p1) + $signed(sext_ln700_14_fu_682_p1));

assign add_ln700_34_fu_1266_p2 = ($signed(sext_ln700_24_fu_1263_p1) + $signed(sext_ln700_15_fu_1238_p1));

assign add_ln700_35_fu_1279_p2 = ($signed(sext_ln700_26_fu_1276_p1) + $signed(sext_ln700_16_fu_1241_p1));

assign add_ln700_36_fu_1293_p2 = ($signed(sext_ln700_28_fu_1289_p1) + $signed(sext_ln215_17_fu_1244_p1));

assign add_ln700_37_fu_878_p2 = ($signed(sext_ln215_24_fu_868_p1) + $signed(sext_ln700_30_fu_871_p1));

assign add_ln700_38_fu_765_p2 = (add_ln700_32_fu_760_p2 + trunc_ln700_17_reg_1674);

assign add_ln700_39_fu_930_p2 = ($signed(sext_ln700_34_fu_912_p1) + $signed(sext_ln700_31_fu_884_p1));

assign add_ln700_40_fu_770_p2 = (add_ln215_1_fu_713_p2 + trunc_ln700_19_reg_1690);

assign add_ln700_41_fu_775_p2 = (add_ln700_40_fu_770_p2 + trunc_ln700_18_reg_1679);

assign add_ln700_42_fu_874_p2 = ($signed(mul_ln1352_20_reg_1706) + $signed(mul_ln1352_19_reg_1700));

assign add_ln700_43_fu_891_p2 = (trunc_ln700_25_reg_1722 + trunc_ln700_26_reg_1727);

assign add_ln700_44_fu_1054_p2 = ($signed(sext_ln215_30_fu_1044_p1) + $signed(sext_ln700_38_fu_1047_p1));

assign add_ln700_45_fu_902_p2 = ($signed(mul_ln1352_22_reg_1748) + $signed(mul_ln1352_21_reg_1732));

assign add_ln700_46_fu_1106_p2 = ($signed(sext_ln700_42_fu_1088_p1) + $signed(sext_ln700_39_fu_1060_p1));

assign add_ln700_47_fu_1340_p2 = ($signed(sext_ln700_44_fu_1337_p1) + $signed(sext_ln700_23_fu_1260_p1));

assign add_ln700_48_fu_1363_p2 = ($signed(sext_ln700_47_fu_1359_p1) + $signed(sext_ln700_25_fu_1272_p1));

assign add_ln700_49_fu_1386_p2 = ($signed(sext_ln700_50_fu_1382_p1) + $signed(sext_ln700_27_fu_1285_p1));

assign add_ln700_50_fu_1410_p2 = ($signed(sext_ln700_53_fu_1406_p1) + $signed(sext_ln700_29_fu_1299_p1));

assign add_ln700_51_fu_906_p2 = ($signed(sext_ln700_32_fu_888_p1) + $signed(sext_ln700_33_fu_899_p1));

assign add_ln700_52_fu_916_p2 = ($signed(add_ln700_37_fu_878_p2) + $signed(add_ln700_51_fu_906_p2));

assign add_ln700_53_fu_936_p2 = (trunc_ln700_31_fu_922_p1 + trunc_ln700_32_fu_926_p1);

assign add_ln700_54_fu_942_p2 = (add_ln700_43_fu_891_p2 + trunc_ln700_30_reg_1759);

assign add_ln700_55_fu_947_p2 = (add_ln700_54_fu_942_p2 + trunc_ln700_27_reg_1738);

assign add_ln700_56_fu_952_p2 = (add_ln215_2_fu_895_p2 + trunc_ln700_29_reg_1754);

assign add_ln700_57_fu_957_p2 = (add_ln700_56_fu_952_p2 + trunc_ln700_28_reg_1743);

assign add_ln700_58_fu_1050_p2 = ($signed(mul_ln1352_24_reg_1770) + $signed(mul_ln1352_23_reg_1764));

assign add_ln700_59_fu_1067_p2 = (trunc_ln700_35_reg_1786 + trunc_ln700_36_reg_1791);

assign add_ln700_60_fu_1078_p2 = ($signed(mul_ln1352_26_reg_1812) + $signed(mul_ln1352_25_reg_1796));

assign add_ln700_61_fu_1082_p2 = ($signed(sext_ln700_40_fu_1064_p1) + $signed(sext_ln700_41_fu_1075_p1));

assign add_ln700_62_fu_1092_p2 = ($signed(add_ln700_44_fu_1054_p2) + $signed(add_ln700_61_fu_1082_p2));

assign add_ln700_63_fu_1112_p2 = (trunc_ln700_41_fu_1098_p1 + trunc_ln700_42_fu_1102_p1);

assign add_ln700_64_fu_1118_p2 = (add_ln700_59_fu_1067_p2 + trunc_ln700_40_reg_1823);

assign add_ln700_65_fu_1123_p2 = (add_ln700_64_fu_1118_p2 + trunc_ln700_37_reg_1802);

assign add_ln700_66_fu_1128_p2 = (add_ln215_3_fu_1071_p2 + trunc_ln700_39_reg_1818);

assign add_ln700_67_fu_1133_p2 = (add_ln700_66_fu_1128_p2 + trunc_ln700_38_reg_1807);

assign add_ln700_68_fu_1220_p2 = ($signed(sext_ln700_35_fu_1040_p1) + $signed(sext_ln700_43_fu_1216_p1));

assign add_ln700_69_fu_1353_p2 = ($signed(sext_ln700_36_fu_1315_p1) + $signed(sext_ln700_46_fu_1350_p1));

assign add_ln700_70_fu_1376_p2 = ($signed(sext_ln700_37_fu_1318_p1) + $signed(sext_ln700_49_fu_1373_p1));

assign add_ln700_71_fu_1400_p2 = ($signed(sext_ln215_28_fu_1321_p1) + $signed(sext_ln700_52_fu_1396_p1));

assign add_ln700_fu_520_p2 = ($signed(sext_ln215_13_fu_510_p1) + $signed(sext_ln700_fu_513_p1));

assign add_ln78_10_fu_1192_p2 = (p_Result_66_3_fu_1170_p4 + zext_ln78_10_fu_1188_p1);

assign add_ln78_11_fu_1331_p2 = ($signed(sext_ln647_3_fu_1325_p1) + $signed(zext_ln78_11_fu_1328_p1));

assign add_ln78_1_fu_658_p2 = (p_Result_8_fu_636_p4 + zext_ln78_1_fu_654_p1);

assign add_ln78_2_fu_1232_p2 = ($signed(sext_ln647_fu_1226_p1) + $signed(zext_ln78_2_fu_1229_p1));

assign add_ln78_3_fu_806_p2 = (p_Result_65_1_fu_784_p4 + zext_ln78_3_fu_802_p1);

assign add_ln78_4_fu_834_p2 = (p_Result_66_1_fu_812_p4 + zext_ln78_4_fu_830_p1);

assign add_ln78_5_fu_1254_p2 = ($signed(sext_ln647_1_fu_1248_p1) + $signed(zext_ln78_5_fu_1251_p1));

assign add_ln78_6_fu_988_p2 = (p_Result_65_2_fu_966_p4 + zext_ln78_6_fu_984_p1);

assign add_ln78_7_fu_1016_p2 = (p_Result_66_2_fu_994_p4 + zext_ln78_7_fu_1012_p1);

assign add_ln78_8_fu_1309_p2 = ($signed(sext_ln647_2_fu_1303_p1) + $signed(zext_ln78_8_fu_1306_p1));

assign add_ln78_9_fu_1164_p2 = (p_Result_65_3_fu_1142_p4 + zext_ln78_9_fu_1160_p1);

assign add_ln78_fu_630_p2 = (p_Result_s_fu_608_p4 + zext_ln78_fu_626_p1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign mul_ln1352_12_fu_1452_p1 = mul_ln1352_12_fu_1452_p10;

assign mul_ln1352_12_fu_1452_p10 = ipack_1_V_read_int_reg;

assign mul_ln1352_13_fu_1460_p1 = mul_ln1352_13_fu_1460_p10;

assign mul_ln1352_13_fu_1460_p10 = ipack_2_V_read_int_reg;

assign mul_ln1352_14_fu_1468_p1 = mul_ln1352_14_fu_1468_p10;

assign mul_ln1352_14_fu_1468_p10 = ipack_3_V_read_int_reg;

assign mul_ln1352_15_fu_1476_p1 = mul_ln1352_15_fu_1476_p10;

assign mul_ln1352_15_fu_1476_p10 = ipack_4_V_read_int_reg;

assign mul_ln1352_16_fu_1484_p1 = mul_ln1352_16_fu_1484_p10;

assign mul_ln1352_16_fu_1484_p10 = ipack_5_V_read_int_reg;

assign mul_ln1352_17_fu_1492_p1 = mul_ln1352_17_fu_1492_p10;

assign mul_ln1352_17_fu_1492_p10 = ipack_6_V_read_int_reg;

assign mul_ln1352_18_fu_1500_p1 = mul_ln1352_18_fu_1500_p10;

assign mul_ln1352_18_fu_1500_p10 = ipack_7_V_read_int_reg;

assign mul_ln1352_19_fu_1508_p1 = mul_ln1352_19_fu_1508_p10;

assign mul_ln1352_19_fu_1508_p10 = ipack_8_V_read_int_reg;

assign mul_ln1352_20_fu_1516_p1 = mul_ln1352_20_fu_1516_p10;

assign mul_ln1352_20_fu_1516_p10 = ipack_9_V_read_int_reg;

assign mul_ln1352_21_fu_1524_p1 = mul_ln1352_21_fu_1524_p10;

assign mul_ln1352_21_fu_1524_p10 = ipack_10_V_read_int_reg;

assign mul_ln1352_22_fu_1532_p1 = mul_ln1352_22_fu_1532_p10;

assign mul_ln1352_22_fu_1532_p10 = ipack_11_V_read_int_reg;

assign mul_ln1352_23_fu_1540_p1 = mul_ln1352_23_fu_1540_p10;

assign mul_ln1352_23_fu_1540_p10 = ipack_12_V_read_int_reg;

assign mul_ln1352_24_fu_1548_p1 = mul_ln1352_24_fu_1548_p10;

assign mul_ln1352_24_fu_1548_p10 = ipack_13_V_read_int_reg;

assign mul_ln1352_25_fu_1556_p1 = mul_ln1352_25_fu_1556_p10;

assign mul_ln1352_25_fu_1556_p10 = ipack_14_V_read_int_reg;

assign mul_ln1352_26_fu_1564_p1 = mul_ln1352_26_fu_1564_p10;

assign mul_ln1352_26_fu_1564_p10 = ipack_15_V_read_int_reg;

assign mul_ln1352_fu_1444_p1 = mul_ln1352_fu_1444_p10;

assign mul_ln1352_fu_1444_p10 = ipack_0_V_read_int_reg;

assign p_Result_65_1_fu_784_p4 = {{add_ln700_29_fu_734_p2[21:11]}};

assign p_Result_65_2_fu_966_p4 = {{add_ln700_52_fu_916_p2[21:11]}};

assign p_Result_65_3_fu_1142_p4 = {{add_ln700_62_fu_1092_p2[21:11]}};

assign p_Result_66_1_fu_812_p4 = {{add_ln700_29_fu_734_p2[32:22]}};

assign p_Result_66_2_fu_994_p4 = {{add_ln700_52_fu_916_p2[32:22]}};

assign p_Result_66_3_fu_1170_p4 = {{add_ln700_62_fu_1092_p2[32:22]}};

assign p_Result_8_fu_636_p4 = {{add_ln700_17_fu_558_p2[32:22]}};

assign p_Result_s_fu_608_p4 = {{add_ln700_17_fu_558_p2[21:11]}};

assign sext_ln215_13_fu_510_p1 = mul_ln1352_reg_1572;

assign sext_ln215_17_fu_1244_p1 = $signed(add_ln78_2_fu_1232_p2);

assign sext_ln215_19_fu_686_p1 = mul_ln1352_15_reg_1636;

assign sext_ln215_24_fu_868_p1 = mul_ln1352_19_reg_1700;

assign sext_ln215_28_fu_1321_p1 = $signed(add_ln78_8_fu_1309_p2);

assign sext_ln215_30_fu_1044_p1 = mul_ln1352_23_reg_1764;

assign sext_ln647_1_fu_1248_p1 = $signed(tmp_s_reg_1858);

assign sext_ln647_2_fu_1303_p1 = $signed(tmp_1_reg_1883);

assign sext_ln647_3_fu_1325_p1 = $signed(tmp_2_reg_1903);

assign sext_ln647_fu_1226_p1 = $signed(tmp_reg_1838);

assign sext_ln700_10_fu_526_p1 = add_ln700_fu_520_p2;

assign sext_ln700_11_fu_530_p1 = mul_ln1352_13_reg_1604;

assign sext_ln700_12_fu_541_p1 = mul_ln1352_14_reg_1620;

assign sext_ln700_13_fu_554_p1 = add_ln700_16_fu_548_p2;

assign sext_ln700_14_fu_682_p1 = $signed(trunc_ln647_fu_604_p1);

assign sext_ln700_15_fu_1238_p1 = $signed(add_ln78_reg_1828);

assign sext_ln700_16_fu_1241_p1 = $signed(add_ln78_1_reg_1833);

assign sext_ln700_17_fu_689_p1 = mul_ln1352_16_reg_1642;

assign sext_ln700_18_fu_702_p1 = add_ln700_25_fu_696_p2;

assign sext_ln700_19_fu_706_p1 = mul_ln1352_17_reg_1668;

assign sext_ln700_20_fu_717_p1 = mul_ln1352_18_reg_1684;

assign sext_ln700_21_fu_730_p1 = add_ln700_28_fu_724_p2;

assign sext_ln700_22_fu_858_p1 = $signed(trunc_ln647_4_fu_780_p1);

assign sext_ln700_23_fu_1260_p1 = $signed(add_ln700_33_reg_1868);

assign sext_ln700_24_fu_1263_p1 = $signed(add_ln78_3_reg_1848);

assign sext_ln700_25_fu_1272_p1 = $signed(add_ln700_34_fu_1266_p2);

assign sext_ln700_26_fu_1276_p1 = $signed(add_ln78_4_reg_1853);

assign sext_ln700_27_fu_1285_p1 = $signed(add_ln700_35_fu_1279_p2);

assign sext_ln700_28_fu_1289_p1 = $signed(add_ln78_5_fu_1254_p2);

assign sext_ln700_29_fu_1299_p1 = $signed(add_ln700_36_fu_1293_p2);

assign sext_ln700_30_fu_871_p1 = mul_ln1352_20_reg_1706;

assign sext_ln700_31_fu_884_p1 = add_ln700_37_fu_878_p2;

assign sext_ln700_32_fu_888_p1 = mul_ln1352_21_reg_1732;

assign sext_ln700_33_fu_899_p1 = mul_ln1352_22_reg_1748;

assign sext_ln700_34_fu_912_p1 = add_ln700_51_fu_906_p2;

assign sext_ln700_35_fu_1040_p1 = $signed(trunc_ln647_5_fu_962_p1);

assign sext_ln700_36_fu_1315_p1 = $signed(add_ln78_6_reg_1873);

assign sext_ln700_37_fu_1318_p1 = $signed(add_ln78_7_reg_1878);

assign sext_ln700_38_fu_1047_p1 = mul_ln1352_24_reg_1770;

assign sext_ln700_39_fu_1060_p1 = add_ln700_44_fu_1054_p2;

assign sext_ln700_40_fu_1064_p1 = mul_ln1352_25_reg_1796;

assign sext_ln700_41_fu_1075_p1 = mul_ln1352_26_reg_1812;

assign sext_ln700_42_fu_1088_p1 = add_ln700_61_fu_1082_p2;

assign sext_ln700_43_fu_1216_p1 = $signed(trunc_ln647_6_fu_1138_p1);

assign sext_ln700_44_fu_1337_p1 = $signed(add_ln700_68_reg_1913);

assign sext_ln700_45_fu_1346_p1 = $signed(add_ln700_47_fu_1340_p2);

assign sext_ln700_46_fu_1350_p1 = $signed(add_ln78_9_reg_1893);

assign sext_ln700_47_fu_1359_p1 = $signed(add_ln700_69_fu_1353_p2);

assign sext_ln700_48_fu_1369_p1 = $signed(add_ln700_48_fu_1363_p2);

assign sext_ln700_49_fu_1373_p1 = $signed(add_ln78_10_reg_1898);

assign sext_ln700_50_fu_1382_p1 = $signed(add_ln700_70_fu_1376_p2);

assign sext_ln700_51_fu_1392_p1 = $signed(add_ln700_49_fu_1386_p2);

assign sext_ln700_52_fu_1396_p1 = $signed(add_ln78_11_fu_1331_p2);

assign sext_ln700_53_fu_1406_p1 = $signed(add_ln700_71_fu_1400_p2);

assign sext_ln700_54_fu_1416_p1 = $signed(add_ln700_50_fu_1410_p2);

assign sext_ln700_fu_513_p1 = mul_ln1352_12_reg_1578;

assign tmp_11_fu_618_p3 = add_ln700_23_fu_599_p2[32'd10];

assign tmp_12_fu_646_p3 = add_ln700_21_fu_589_p2[32'd21];

assign tmp_14_fu_794_p3 = add_ln700_41_fu_775_p2[32'd10];

assign tmp_15_fu_822_p3 = add_ln700_38_fu_765_p2[32'd21];

assign tmp_17_fu_976_p3 = add_ln700_57_fu_957_p2[32'd10];

assign tmp_18_fu_1004_p3 = add_ln700_55_fu_947_p2[32'd21];

assign tmp_20_fu_1152_p3 = add_ln700_67_fu_1133_p2[32'd10];

assign tmp_21_fu_1180_p3 = add_ln700_65_fu_1123_p2[32'd21];

assign trunc_ln647_4_fu_780_p1 = add_ln700_29_fu_734_p2[10:0];

assign trunc_ln647_5_fu_962_p1 = add_ln700_52_fu_916_p2[10:0];

assign trunc_ln647_6_fu_1138_p1 = add_ln700_62_fu_1092_p2[10:0];

assign trunc_ln647_fu_604_p1 = add_ln700_17_fu_558_p2[10:0];

assign trunc_ln700_10_fu_339_p1 = mul_ln1352_14_fu_1468_p2[21:0];

assign trunc_ln700_11_fu_564_p1 = add_ln700_13_fu_516_p2[32:0];

assign trunc_ln700_12_fu_568_p1 = add_ln700_15_fu_544_p2[32:0];

assign trunc_ln700_13_fu_358_p1 = mul_ln1352_16_fu_1484_p2[10:0];

assign trunc_ln700_14_fu_361_p1 = mul_ln1352_15_fu_1476_p2[10:0];

assign trunc_ln700_15_fu_364_p1 = mul_ln1352_16_fu_1484_p2[21:0];

assign trunc_ln700_16_fu_367_p1 = mul_ln1352_15_fu_1476_p2[21:0];

assign trunc_ln700_17_fu_378_p1 = mul_ln1352_17_fu_1492_p2[21:0];

assign trunc_ln700_18_fu_381_p1 = mul_ln1352_17_fu_1492_p2[10:0];

assign trunc_ln700_19_fu_392_p1 = mul_ln1352_18_fu_1500_p2[10:0];

assign trunc_ln700_20_fu_395_p1 = mul_ln1352_18_fu_1500_p2[21:0];

assign trunc_ln700_21_fu_740_p1 = add_ln700_24_fu_692_p2[32:0];

assign trunc_ln700_22_fu_744_p1 = add_ln700_27_fu_720_p2[32:0];

assign trunc_ln700_23_fu_414_p1 = mul_ln1352_20_fu_1516_p2[10:0];

assign trunc_ln700_24_fu_417_p1 = mul_ln1352_19_fu_1508_p2[10:0];

assign trunc_ln700_25_fu_420_p1 = mul_ln1352_20_fu_1516_p2[21:0];

assign trunc_ln700_26_fu_423_p1 = mul_ln1352_19_fu_1508_p2[21:0];

assign trunc_ln700_27_fu_434_p1 = mul_ln1352_21_fu_1524_p2[21:0];

assign trunc_ln700_28_fu_437_p1 = mul_ln1352_21_fu_1524_p2[10:0];

assign trunc_ln700_29_fu_448_p1 = mul_ln1352_22_fu_1532_p2[10:0];

assign trunc_ln700_30_fu_451_p1 = mul_ln1352_22_fu_1532_p2[21:0];

assign trunc_ln700_31_fu_922_p1 = add_ln700_42_fu_874_p2[32:0];

assign trunc_ln700_32_fu_926_p1 = add_ln700_45_fu_902_p2[32:0];

assign trunc_ln700_33_fu_470_p1 = mul_ln1352_24_fu_1548_p2[10:0];

assign trunc_ln700_34_fu_473_p1 = mul_ln1352_23_fu_1540_p2[10:0];

assign trunc_ln700_35_fu_476_p1 = mul_ln1352_24_fu_1548_p2[21:0];

assign trunc_ln700_36_fu_479_p1 = mul_ln1352_23_fu_1540_p2[21:0];

assign trunc_ln700_37_fu_490_p1 = mul_ln1352_25_fu_1556_p2[21:0];

assign trunc_ln700_38_fu_493_p1 = mul_ln1352_25_fu_1556_p2[10:0];

assign trunc_ln700_39_fu_504_p1 = mul_ln1352_26_fu_1564_p2[10:0];

assign trunc_ln700_40_fu_507_p1 = mul_ln1352_26_fu_1564_p2[21:0];

assign trunc_ln700_41_fu_1098_p1 = add_ln700_58_fu_1050_p2[32:0];

assign trunc_ln700_42_fu_1102_p1 = add_ln700_60_fu_1078_p2[32:0];

assign trunc_ln700_4_fu_305_p1 = mul_ln1352_fu_1444_p2[10:0];

assign trunc_ln700_5_fu_308_p1 = mul_ln1352_12_fu_1452_p2[21:0];

assign trunc_ln700_6_fu_311_p1 = mul_ln1352_fu_1444_p2[21:0];

assign trunc_ln700_7_fu_322_p1 = mul_ln1352_13_fu_1460_p2[21:0];

assign trunc_ln700_8_fu_325_p1 = mul_ln1352_13_fu_1460_p2[10:0];

assign trunc_ln700_9_fu_336_p1 = mul_ln1352_14_fu_1468_p2[10:0];

assign trunc_ln700_fu_302_p1 = mul_ln1352_12_fu_1452_p2[10:0];

assign zext_ln78_10_fu_1188_p1 = tmp_21_fu_1180_p3;

assign zext_ln78_11_fu_1328_p1 = tmp_22_reg_1908;

assign zext_ln78_1_fu_654_p1 = tmp_12_fu_646_p3;

assign zext_ln78_2_fu_1229_p1 = tmp_13_reg_1843;

assign zext_ln78_3_fu_802_p1 = tmp_14_fu_794_p3;

assign zext_ln78_4_fu_830_p1 = tmp_15_fu_822_p3;

assign zext_ln78_5_fu_1251_p1 = tmp_16_reg_1863;

assign zext_ln78_6_fu_984_p1 = tmp_17_fu_976_p3;

assign zext_ln78_7_fu_1012_p1 = tmp_18_fu_1004_p3;

assign zext_ln78_8_fu_1306_p1 = tmp_19_reg_1888;

assign zext_ln78_9_fu_1160_p1 = tmp_20_fu_1152_p3;

assign zext_ln78_fu_626_p1 = tmp_11_fu_618_p3;

endmodule //simd_MAC_2
