module wideexpr_00254(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {s7,((ctrl[7]?$signed($unsigned((ctrl[3]?+({4{6'b000000}}):$signed(u5)))):s5))>>>($signed((ctrl[7]?6'sb000001:4'sb1011)))};
  assign y1 = (({3{(-((s3)<<<((((s0)&(s7))^~((s2)^~(2'sb11)))<<<((ctrl[0]?(ctrl[4]?6'sb001101:s0):(ctrl[4]?s3:s1))))))^~($signed(((((ctrl[5]?4'sb0001:s6))^($signed(3'sb110)))<<({(s4)<<(4'sb0011),s6,$unsigned(5'sb10001)}))<<(s5)))}})>=(s5))>>>(s0);
  assign y2 = (-(((ctrl[5]?1'sb0:s3))>>>((ctrl[5]?(3'sb111)>>>((ctrl[1]?6'sb110110:s5)):-((s7)>>>(2'b00))))))&(s1);
  assign y3 = (((4'sb0110)-(((4'sb1000)<<(s3))-(+(s5))))!=(5'sb00001))!=({~(s7)});
  assign y4 = 2'sb00;
  assign y5 = 2'b11;
  assign y6 = (ctrl[1]?(ctrl[0]?1'sb1:s2):-($signed(+((ctrl[7]?$signed(s6):($signed(((ctrl[5]?1'b0:1'sb1))>>($signed(u6))))^~(s7))))));
  assign y7 = $unsigned(-((ctrl[4]?(ctrl[0]?((ctrl[5]?1'sb1:((s3)<<<(s2))^($signed(s4))))-(((s7)+((s7)<<<(s3)))>>(((2'sb01)<<(1'sb1))+((s7)<<(s6)))):$signed(((ctrl[3]?(s6)-(1'sb1):s5))<(6'sb011100))):(s3)|(s1))));
endmodule
