// Seed: 3700501958
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_2;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0
    , id_11,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri0 id_5,
    input logic id_6,
    input supply1 id_7
    , id_12,
    output tri0 id_8,
    input wor id_9
);
  wire id_13;
  wire id_14;
  always @(posedge 1'b0 or posedge id_11 or negedge 1 - id_4) begin : LABEL_0
    id_11 <= id_6;
  end
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_13,
      id_13
  );
endmodule
