TimeQuest Timing Analyzer report for lab3
Wed Nov 08 20:54:51 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Hz'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_100hz_int'
 15. Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Khz_int'
 16. Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_100Khz_int'
 17. Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Khz_int'
 18. Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'
 19. Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Hz_int'
 20. Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Khz_int'
 21. Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_100Khz_int'
 22. Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_100hz_int'
 23. Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Khz_int'
 24. Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'
 25. Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Hz'
 26. Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Hz_int'
 27. Slow 1200mV 85C Model Hold: 'clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Hz'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100Khz_int'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100hz_int'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Hz_int'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Khz_int'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Khz_int'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Slow 1200mV 85C Model Metastability Report
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Hz'
 48. Slow 1200mV 0C Model Setup: 'clk'
 49. Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_100hz_int'
 50. Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Khz_int'
 51. Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_100Khz_int'
 52. Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'
 53. Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Khz_int'
 54. Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Hz_int'
 55. Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Khz_int'
 56. Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_100Khz_int'
 57. Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_100hz_int'
 58. Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Khz_int'
 59. Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'
 60. Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Hz'
 61. Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Hz_int'
 62. Slow 1200mV 0C Model Hold: 'clk'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Hz'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100Khz_int'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100hz_int'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Hz_int'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Khz_int'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Khz_int'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Slow 1200mV 0C Model Metastability Report
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Hz'
 82. Fast 1200mV 0C Model Setup: 'clk'
 83. Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Khz_int'
 84. Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_100Khz_int'
 85. Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'
 86. Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Khz_int'
 87. Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_100hz_int'
 88. Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Hz_int'
 89. Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_100Khz_int'
 90. Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Khz_int'
 91. Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_100hz_int'
 92. Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Khz_int'
 93. Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'
 94. Fast 1200mV 0C Model Hold: 'clk'
 95. Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Hz'
 96. Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Hz_int'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Hz'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100Khz_int'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100hz_int'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Hz_int'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Khz_int'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Khz_int'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Fast 1200mV 0C Model Metastability Report
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Report TCCS
123. Report RSKM
124. Unconstrained Paths
125. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab3                                                              ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; Clock Name                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                             ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; clk                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                             ;
; top:inst|clk_div:clock_divider|clock_1Hz        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { top:inst|clk_div:clock_divider|clock_1Hz }        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { top:inst|clk_div:clock_divider|clock_1Khz_int }   ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { top:inst|clk_div:clock_divider|clock_1Mhz_int }   ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { top:inst|clk_div:clock_divider|clock_10Hz_int }   ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { top:inst|clk_div:clock_divider|clock_10Khz_int }  ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { top:inst|clk_div:clock_divider|clock_100hz_int }  ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { top:inst|clk_div:clock_divider|clock_100Khz_int } ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 398.88 MHz ; 398.88 MHz      ; top:inst|clk_div:clock_divider|clock_1Hz        ;                                                               ;
; 513.08 MHz ; 250.0 MHz       ; clk                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 625.78 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_100hz_int  ; limit due to minimum period restriction (tmin)                ;
; 628.54 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_1Khz_int   ; limit due to minimum period restriction (tmin)                ;
; 629.33 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_100Khz_int ; limit due to minimum period restriction (tmin)                ;
; 630.52 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; limit due to minimum period restriction (tmin)                ;
; 630.91 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; limit due to minimum period restriction (tmin)                ;
; 807.1 MHz  ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_10Hz_int   ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; top:inst|clk_div:clock_divider|clock_1Hz        ; -1.507 ; -7.757        ;
; clk                                             ; -0.949 ; -4.613        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; -0.598 ; -1.058        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; -0.591 ; -1.108        ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; -0.589 ; -1.053        ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; -0.586 ; -1.040        ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; -0.585 ; -1.029        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; -0.239 ; -0.650        ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; -0.433 ; -0.433        ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; -0.417 ; -0.417        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; -0.366 ; -0.366        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; -0.304 ; -0.304        ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; -0.300 ; -0.300        ;
; top:inst|clk_div:clock_divider|clock_1Hz        ; 0.386  ; 0.000         ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; 0.402  ; 0.000         ;
; clk                                             ; 0.504  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; -3.000 ; -11.995       ;
; top:inst|clk_div:clock_divider|clock_1Hz        ; -1.285 ; -12.850       ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; -1.285 ; -5.140        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; -1.285 ; -5.140        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; -1.285 ; -5.140        ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; -1.285 ; -5.140        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; -1.285 ; -5.140        ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; -1.285 ; -5.140        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Hz'                                                                                                                                                                               ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.507 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.426      ;
; -1.465 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.384      ;
; -1.360 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.279      ;
; -1.347 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.266      ;
; -1.313 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.232      ;
; -1.312 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.537     ; 1.773      ;
; -1.305 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.224      ;
; -1.269 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.188      ;
; -1.200 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.119      ;
; -1.164 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.083      ;
; -1.158 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.077      ;
; -1.114 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.033      ;
; -1.105 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.024      ;
; -1.095 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 2.014      ;
; -1.072 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.991      ;
; -1.064 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.361      ; 2.423      ;
; -1.063 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.982      ;
; -1.053 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.972      ;
; -1.019 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.078     ; 1.939      ;
; -0.993 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.912      ;
; -0.990 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.361      ; 2.349      ;
; -0.967 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.886      ;
; -0.948 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.867      ;
; -0.910 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.361      ; 2.269      ;
; -0.890 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.809      ;
; -0.831 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.361      ; 2.190      ;
; -0.793 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.712      ;
; -0.791 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.710      ;
; -0.755 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.361      ; 2.114      ;
; -0.731 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.097     ; 1.632      ;
; -0.715 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.078     ; 1.635      ;
; -0.652 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.361      ; 2.011      ;
; -0.617 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.362      ; 1.977      ;
; -0.524 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.443      ;
; -0.439 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.362      ; 1.799      ;
; -0.418 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.337      ;
; -0.359 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.278      ;
; -0.347 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 1.266      ;
; -0.074 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 0.993      ;
; 0.092  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 0.827      ;
; 0.096  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 0.823      ;
; 0.154  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 0.765      ;
; 0.185  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.079     ; 0.734      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                           ;
+--------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.949 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.865      ;
; -0.859 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.775      ;
; -0.851 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.767      ;
; -0.829 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.745      ;
; -0.817 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.733      ;
; -0.798 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.714      ;
; -0.776 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.692      ;
; -0.776 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.692      ;
; -0.776 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.692      ;
; -0.776 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.692      ;
; -0.776 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.692      ;
; -0.751 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.667      ;
; -0.727 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.643      ;
; -0.720 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.636      ;
; -0.697 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.613      ;
; -0.612 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.528      ;
; -0.612 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.528      ;
; -0.612 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.528      ;
; -0.612 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.528      ;
; -0.386 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 1.000        ; -0.081     ; 1.303      ;
; -0.238 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.154      ;
; -0.214 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.130      ;
; -0.207 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 1.000        ; -0.081     ; 1.124      ;
; -0.195 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.082     ; 1.111      ;
; -0.080 ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz      ; top:inst|clk_div:clock_divider|clock_10Hz_int ; clk         ; 1.000        ; 0.099      ; 1.167      ;
; -0.072 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 1.000        ; -0.081     ; 0.989      ;
+--------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_100hz_int'                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.598 ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 1.515      ;
; -0.419 ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 1.336      ;
; -0.264 ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 1.181      ;
; -0.236 ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 1.153      ;
; -0.176 ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 1.093      ;
; -0.051 ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 0.968      ;
; -0.048 ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 0.965      ;
; 0.097  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 0.820      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.271  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.500        ; 3.105      ; 3.564      ;
; 0.756  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; 3.105      ; 3.579      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Khz_int'                                                                                                                                                                       ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.591 ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 1.508      ;
; -0.399 ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 1.316      ;
; -0.262 ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 1.179      ;
; -0.238 ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 1.155      ;
; -0.229 ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 1.146      ;
; -0.050 ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 0.967      ;
; 0.099  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 0.818      ;
; 0.105  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 0.812      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.257  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.500        ; 2.847      ; 3.320      ;
; 0.744  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; 2.847      ; 3.333      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_100Khz_int'                                                                                                                                                                        ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.589 ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 1.506      ;
; -0.411 ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 1.328      ;
; -0.264 ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 1.181      ;
; -0.234 ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 1.151      ;
; -0.173 ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 1.090      ;
; -0.057 ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 0.974      ;
; -0.052 ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 0.969      ;
; 0.093  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 0.824      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.341  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.500        ; 2.742      ; 3.131      ;
; 0.872  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; 2.742      ; 3.100      ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Khz_int'                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.586 ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 1.502      ;
; -0.409 ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 1.325      ;
; -0.263 ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 1.179      ;
; -0.236 ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 1.152      ;
; -0.171 ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 1.087      ;
; -0.047 ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 0.963      ;
; -0.047 ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 0.963      ;
; 0.095  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 0.821      ;
; 0.151  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.082     ; 0.765      ;
; 0.360  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.500        ; 2.891      ; 3.261      ;
; 0.874  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; 2.891      ; 3.247      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'                                                                                                                                                                          ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.585 ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 1.503      ;
; -0.413 ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 1.331      ;
; -0.263 ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 1.181      ;
; -0.237 ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 1.155      ;
; -0.167 ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 1.085      ;
; -0.044 ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.962      ;
; -0.040 ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.958      ;
; 0.097  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.821      ;
; 0.153  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.230  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.500        ; 2.722      ; 3.222      ;
; 0.752  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; 2.722      ; 3.200      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Hz_int'                                                                                                                                                                  ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.239 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 1.156      ;
; -0.228 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 1.145      ;
; -0.205 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 1.122      ;
; -0.183 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 1.100      ;
; 0.097  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 0.820      ;
; 0.099  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 0.818      ;
; 0.100  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 0.817      ;
; 0.108  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 0.809      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Khz_int'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.433 ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 3.032      ; 3.037      ;
; 0.048  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; -0.500       ; 3.032      ; 3.018      ;
; 0.401  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 0.669      ;
; 0.406  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 0.674      ;
; 0.435  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 0.703      ;
; 0.601  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 0.869      ;
; 0.603  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 0.871      ;
; 0.654  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 0.922      ;
; 0.665  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 0.933      ;
; 0.771  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 1.039      ;
; 0.900  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 1.168      ;
; 1.051  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.082      ; 1.319      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_100Khz_int'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.417 ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 2.876      ; 2.897      ;
; 0.080  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; -0.500       ; 2.876      ; 2.894      ;
; 0.402  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.437  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 0.704      ;
; 0.605  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 0.872      ;
; 0.611  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 0.878      ;
; 0.658  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 0.925      ;
; 0.665  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 0.932      ;
; 0.774  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 1.041      ;
; 0.904  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 1.171      ;
; 1.057  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.081      ; 1.324      ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_100hz_int'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.366 ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 3.254      ; 3.326      ;
; 0.124  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; -0.500       ; 3.254      ; 3.316      ;
; 0.402  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.434  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 0.701      ;
; 0.605  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 0.872      ;
; 0.605  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 0.872      ;
; 0.653  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 0.920      ;
; 0.668  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 0.935      ;
; 0.773  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 1.040      ;
; 0.906  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 1.173      ;
; 1.079  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.081      ; 1.346      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Khz_int'                                                                                                                                                                        ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.304 ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 2.985      ; 3.119      ;
; 0.153  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; -0.500       ; 2.985      ; 3.076      ;
; 0.402  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.434  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 0.701      ;
; 0.445  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 0.712      ;
; 0.604  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 0.871      ;
; 0.668  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 0.935      ;
; 0.743  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 1.010      ;
; 0.774  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 1.041      ;
; 0.889  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 1.156      ;
; 1.057  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.081      ; 1.324      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'                                                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.300 ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 2.855      ; 2.993      ;
; 0.189  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; -0.500       ; 2.855      ; 2.982      ;
; 0.403  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.437  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.703      ;
; 0.601  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.867      ;
; 0.602  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.868      ;
; 0.655  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.921      ;
; 0.669  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.935      ;
; 0.775  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 1.041      ;
; 0.907  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 1.173      ;
; 1.055  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.080      ; 1.321      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Hz'                                                                                                                                                                               ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.386 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.404 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 0.674      ;
; 0.439 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 0.704      ;
; 0.462 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 0.727      ;
; 0.625 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 0.890      ;
; 0.753 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.018      ;
; 0.795 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.537      ; 1.518      ;
; 0.798 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.537      ; 1.521      ;
; 0.841 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.106      ;
; 0.848 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.113      ;
; 0.851 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.116      ;
; 0.883 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.537      ; 1.606      ;
; 0.886 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.538      ; 1.610      ;
; 0.996 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.538      ; 1.720      ;
; 1.001 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.537      ; 1.724      ;
; 1.033 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.537      ; 1.756      ;
; 1.056 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.321      ;
; 1.085 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.350      ;
; 1.100 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.365      ;
; 1.100 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.365      ;
; 1.103 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.368      ;
; 1.169 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.537      ; 1.892      ;
; 1.173 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.438      ;
; 1.178 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.443      ;
; 1.178 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.443      ;
; 1.234 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.499      ;
; 1.237 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.080      ; 1.503      ;
; 1.249 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.514      ;
; 1.282 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.547      ;
; 1.282 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.547      ;
; 1.294 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.559      ;
; 1.317 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.582      ;
; 1.323 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.588      ;
; 1.329 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.594      ;
; 1.354 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.619      ;
; 1.379 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.644      ;
; 1.448 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.713      ;
; 1.462 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.727      ;
; 1.488 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.080      ; 1.754      ;
; 1.530 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.079      ; 1.795      ;
; 1.807 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; -0.361     ; 1.632      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Hz_int'                                                                                                                                                                  ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.402 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.426 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.693      ;
; 0.433 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.700      ;
; 0.434 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.701      ;
; 0.436 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.703      ;
; 0.653 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.920      ;
; 0.654 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.921      ;
; 0.697 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.964      ;
; 0.717 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.081      ; 0.984      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                           ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.504 ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz      ; top:inst|clk_div:clock_divider|clock_10Hz_int ; clk         ; 0.000        ; 0.347      ; 1.067      ;
; 0.636 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 0.904      ;
; 0.641 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 0.000        ; 0.082      ; 0.909      ;
; 0.661 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 0.929      ;
; 0.662 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 0.930      ;
; 0.665 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 0.933      ;
; 0.666 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 0.934      ;
; 0.740 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.008      ;
; 0.911 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.179      ;
; 0.953 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.221      ;
; 0.966 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.234      ;
; 0.971 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.239      ;
; 0.982 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.250      ;
; 0.988 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.256      ;
; 0.993 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.261      ;
; 1.074 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.342      ;
; 1.079 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.347      ;
; 1.092 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.360      ;
; 1.097 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.365      ;
; 1.164 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.432      ;
; 1.164 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.432      ;
; 1.164 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.432      ;
; 1.288 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.556      ;
; 1.288 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.556      ;
; 1.288 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.556      ;
; 1.288 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.082      ; 1.556      ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz      ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz      ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                   ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|clock_1Hz|clk              ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|clock_1Mhz_int|clk         ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[0]|clk          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[1]|clk          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[2]|clk          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[3]|clk          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                   ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|clock_1Mhz_int|clk         ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[0]|clk          ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[1]|clk          ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[2]|clk          ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[3]|clk          ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[4]|clk          ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|clock_1Hz|clk              ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Hz'                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_A|int_q|clk                          ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_B|int_q|clk                          ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_C|int_q|clk                          ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_D|int_q|clk                          ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|first|int_q|clk                        ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|second|int_q|clk                       ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_A|int_q|clk                   ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_B|int_q|clk                   ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_C|int_q|clk                   ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_D|int_q|clk                   ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|inclk[0]         ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz|q                        ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|inclk[0]         ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|outclk           ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_A|int_q|clk                          ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_B|int_q|clk                          ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_C|int_q|clk                          ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_D|int_q|clk                          ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|first|int_q|clk                        ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|second|int_q|clk                       ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_B|int_q|clk                   ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_C|int_q|clk                   ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_D|int_q|clk                   ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_A|int_q|clk                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100Khz_int'                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Khz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[2]        ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Khz_int       ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[0]        ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[1]        ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[2]        ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Khz_int       ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[0]        ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[1]        ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[2]        ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|outclk   ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|clk               ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[0]|clk                ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[1]|clk                ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|q                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|clk               ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[0]|clk                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[1]|clk                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[2]|clk                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100hz_int'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Hz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[2]        ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Hz_int       ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[0]        ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[1]        ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[2]        ;
; 0.354  ; 0.542        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Hz_int       ;
; 0.354  ; 0.542        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[0]        ;
; 0.354  ; 0.542        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[1]        ;
; 0.354  ; 0.542        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[2]        ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|clk               ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[0]|clk                ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[1]|clk                ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[2]|clk                ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|inclk[0] ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int|q                ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|inclk[0] ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|outclk   ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[0]|clk                ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[1]|clk                ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Hz_int'                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[2]        ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz_int       ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[0]        ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[1]        ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[2]        ;
; 0.296  ; 0.516        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz_int       ;
; 0.296  ; 0.516        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[0]        ;
; 0.296  ; 0.516        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[1]        ;
; 0.296  ; 0.516        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[2]        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|outclk   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_1Hz_int|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[0]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[1]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|q                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_1Hz_int|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[0]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[1]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[2]|clk                ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Khz_int'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Khz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[2]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Khz_int       ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[0]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[1]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[2]        ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Khz_int       ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[0]        ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[1]        ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[2]        ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|outclk   ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|clk               ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[0]|clk                ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[1]|clk                ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|q                ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|clk               ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[0]|clk                ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[1]|clk                ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[2]|clk                ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Khz_int'                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100hz_int     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[2]      ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100hz_int     ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[0]      ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[1]      ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[2]      ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100hz_int     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[0]      ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[1]      ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[2]      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|outclk   ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_100hz_int|clk             ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[0]|clk              ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[1]|clk              ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|q                ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_100hz_int|clk             ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[0]|clk              ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[1]|clk              ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[2]|clk              ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100Khz_int    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[2]     ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100Khz_int    ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[0]     ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[1]     ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[2]     ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100Khz_int    ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[0]     ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[1]     ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[2]     ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|outclk   ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[0]|clk             ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[1]|clk             ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int|q                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|clk            ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[0]|clk             ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[1]|clk             ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[2]|clk             ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; pbs       ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.082 ; 1.446 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw1[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.173 ; 2.513 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.160 ; 2.513 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.173 ; 2.506 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.961 ; 2.329 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.811 ; 2.193 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw2[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.839 ; 3.167 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.839 ; 3.167 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.622 ; 2.973 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.581 ; 2.968 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.491 ; 2.824 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; pbs       ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.528 ; -0.845 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw1[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.971 ; -1.284 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.240 ; -1.627 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.284 ; -1.621 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.108 ; -1.445 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.971 ; -1.284 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw2[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.437 ; -1.803 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.783 ; -2.100 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.566 ; -1.914 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.551 ; -1.911 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.437 ; -1.803 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; MSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 12.308 ; 12.157 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 11.993 ; 12.100 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 12.308 ; 12.157 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 10.995 ; 11.085 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; SSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 13.935 ; 13.960 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 9.840  ; 9.979  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 9.383  ; 9.568  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 13.935 ; 13.960 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; MSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 10.149 ; 10.223 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 11.528 ; 11.632 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 11.832 ; 11.685 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 10.149 ; 10.223 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; SSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 9.026  ; 9.201  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 9.465  ; 9.597  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 9.026  ; 9.201  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 13.327 ; 13.276 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 442.28 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_1Hz        ; limit due to minimum period restriction (tmin)                ;
; 573.07 MHz ; 250.0 MHz       ; clk                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 690.61 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_100hz_int  ; limit due to minimum period restriction (tmin)                ;
; 699.79 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_1Khz_int   ; limit due to minimum period restriction (tmin)                ;
; 700.28 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_100Khz_int ; limit due to minimum period restriction (tmin)                ;
; 702.25 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; limit due to minimum period restriction (tmin)                ;
; 702.74 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; limit due to minimum period restriction (tmin)                ;
; 894.45 MHz ; 437.64 MHz      ; top:inst|clk_div:clock_divider|clock_10Hz_int   ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; top:inst|clk_div:clock_divider|clock_1Hz        ; -1.261 ; -6.281        ;
; clk                                             ; -0.745 ; -3.503        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; -0.448 ; -0.611        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; -0.429 ; -0.646        ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; -0.428 ; -0.587        ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; -0.424 ; -0.581        ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; -0.423 ; -0.580        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; -0.118 ; -0.284        ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; -0.300 ; -0.300        ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; -0.292 ; -0.292        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; -0.253 ; -0.253        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; -0.187 ; -0.187        ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; -0.173 ; -0.173        ;
; top:inst|clk_div:clock_divider|clock_1Hz        ; 0.338  ; 0.000         ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; 0.353  ; 0.000         ;
; clk                                             ; 0.432  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; -3.000 ; -11.995       ;
; top:inst|clk_div:clock_divider|clock_1Hz        ; -1.285 ; -12.850       ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; -1.285 ; -5.140        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; -1.285 ; -5.140        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; -1.285 ; -5.140        ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; -1.285 ; -5.140        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; -1.285 ; -5.140        ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; -1.285 ; -5.140        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Hz'                                                                                                                                                                                ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.261 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 2.188      ;
; -1.221 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 2.148      ;
; -1.136 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 2.063      ;
; -1.129 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 2.056      ;
; -1.128 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.494     ; 1.633      ;
; -1.116 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 2.043      ;
; -1.101 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 2.028      ;
; -1.081 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 2.008      ;
; -0.981 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.908      ;
; -0.974 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.901      ;
; -0.951 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.878      ;
; -0.939 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.866      ;
; -0.902 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.829      ;
; -0.898 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.825      ;
; -0.889 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.334      ; 2.222      ;
; -0.885 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.812      ;
; -0.861 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.788      ;
; -0.844 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.771      ;
; -0.843 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.071     ; 1.771      ;
; -0.809 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.736      ;
; -0.773 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.334      ; 2.106      ;
; -0.770 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.697      ;
; -0.753 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.680      ;
; -0.752 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.679      ;
; -0.749 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.334      ; 2.082      ;
; -0.660 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.587      ;
; -0.640 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.334      ; 1.973      ;
; -0.633 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.560      ;
; -0.607 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.334      ; 1.940      ;
; -0.576 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.088     ; 1.487      ;
; -0.536 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.071     ; 1.464      ;
; -0.503 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.334      ; 1.836      ;
; -0.441 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.335      ; 1.775      ;
; -0.413 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.340      ;
; -0.295 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.335      ; 1.629      ;
; -0.268 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.195      ;
; -0.220 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.147      ;
; -0.208 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 1.135      ;
; 0.034  ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 0.893      ;
; 0.180  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 0.747      ;
; 0.183  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 0.744      ;
; 0.244  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 0.683      ;
; 0.268  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.072     ; 0.659      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                            ;
+--------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.745 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.671      ;
; -0.666 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.592      ;
; -0.659 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.585      ;
; -0.648 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.574      ;
; -0.629 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.555      ;
; -0.623 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.549      ;
; -0.623 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.549      ;
; -0.623 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.549      ;
; -0.623 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.549      ;
; -0.623 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.549      ;
; -0.600 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.526      ;
; -0.571 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.497      ;
; -0.553 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.479      ;
; -0.550 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.476      ;
; -0.532 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.458      ;
; -0.472 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.398      ;
; -0.472 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.398      ;
; -0.472 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.398      ;
; -0.472 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.398      ;
; -0.235 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 1.000        ; -0.072     ; 1.162      ;
; -0.110 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.036      ;
; -0.089 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.015      ;
; -0.081 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 1.000        ; -0.072     ; 1.008      ;
; -0.078 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.073     ; 1.004      ;
; 0.040  ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 1.000        ; -0.072     ; 0.887      ;
; 0.061  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz      ; top:inst|clk_div:clock_divider|clock_10Hz_int ; clk         ; 1.000        ; 0.131      ; 1.059      ;
+--------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_100hz_int'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.448 ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 1.374      ;
; -0.279 ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 1.205      ;
; -0.153 ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 1.079      ;
; -0.109 ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 1.035      ;
; -0.054 ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 0.980      ;
; 0.052  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 0.874      ;
; 0.054  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 0.872      ;
; 0.180  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 0.746      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.301  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.500        ; 2.804      ; 3.215      ;
; 0.709  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; 2.804      ; 3.307      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Khz_int'                                                                                                                                                                        ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.429 ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 1.356      ;
; -0.260 ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 1.187      ;
; -0.150 ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 1.077      ;
; -0.112 ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 1.039      ;
; -0.105 ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 1.032      ;
; 0.055  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 0.872      ;
; 0.184  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 0.743      ;
; 0.196  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 0.731      ;
; 0.244  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.302  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.500        ; 2.563      ; 2.973      ;
; 0.673  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; 2.563      ; 3.102      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_100Khz_int'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.428 ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 1.354      ;
; -0.272 ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 1.198      ;
; -0.152 ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 1.078      ;
; -0.108 ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 1.034      ;
; -0.051 ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 0.977      ;
; 0.046  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 0.880      ;
; 0.054  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 0.872      ;
; 0.178  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 0.748      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.356  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.500        ; 2.455      ; 2.811      ;
; 0.791  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; 2.455      ; 2.876      ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'                                                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.424 ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.351      ;
; -0.274 ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.201      ;
; -0.151 ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.078      ;
; -0.111 ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.038      ;
; -0.046 ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.973      ;
; 0.058  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.869      ;
; 0.061  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.866      ;
; 0.182  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.745      ;
; 0.244  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.251  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.500        ; 2.434      ; 2.895      ;
; 0.669  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; 2.434      ; 2.977      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Khz_int'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.423 ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 1.349      ;
; -0.268 ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 1.194      ;
; -0.150 ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 1.076      ;
; -0.109 ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 1.035      ;
; -0.048 ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 0.974      ;
; 0.056  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 0.870      ;
; 0.058  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 0.868      ;
; 0.181  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 0.745      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.398  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.500        ; 2.604      ; 2.918      ;
; 0.788  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; 2.604      ; 3.028      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Hz_int'                                                                                                                                                                   ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.118 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 1.044      ;
; -0.104 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 1.030      ;
; -0.083 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 1.009      ;
; -0.062 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 0.988      ;
; 0.182  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 0.744      ;
; 0.184  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 0.742      ;
; 0.185  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 0.741      ;
; 0.192  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 0.734      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.073     ; 0.683      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Khz_int'                                                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.300 ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 2.730      ; 2.834      ;
; 0.067  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; -0.500       ; 2.730      ; 2.701      ;
; 0.353  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.364  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.393  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 0.637      ;
; 0.555  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 0.799      ;
; 0.560  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 0.804      ;
; 0.598  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 0.842      ;
; 0.608  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 0.852      ;
; 0.696  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 0.940      ;
; 0.813  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 1.057      ;
; 0.966  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.073      ; 1.210      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_100Khz_int'                                                                                                                                                                          ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.292 ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 2.576      ; 2.688      ;
; 0.118  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; -0.500       ; 2.576      ; 2.598      ;
; 0.353  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.364  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.395  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 0.639      ;
; 0.558  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 0.802      ;
; 0.566  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 0.810      ;
; 0.601  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 0.845      ;
; 0.607  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 0.851      ;
; 0.698  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 0.942      ;
; 0.817  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 1.061      ;
; 0.969  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.073      ; 1.213      ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_100hz_int'                                                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.253 ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 2.938      ; 3.089      ;
; 0.134  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; -0.500       ; 2.938      ; 2.976      ;
; 0.353  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.364  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.393  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 0.637      ;
; 0.561  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 0.805      ;
; 0.561  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 0.805      ;
; 0.595  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 0.839      ;
; 0.609  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 0.853      ;
; 0.698  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 0.942      ;
; 0.819  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 1.063      ;
; 0.993  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.073      ; 1.237      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Khz_int'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.187 ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 2.687      ; 2.904      ;
; 0.163  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; -0.500       ; 2.687      ; 2.754      ;
; 0.354  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.393  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.411  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 0.654      ;
; 0.558  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 0.801      ;
; 0.612  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 0.855      ;
; 0.678  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 0.921      ;
; 0.699  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 0.942      ;
; 0.804  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 1.047      ;
; 0.971  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.072      ; 1.214      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'                                                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.173 ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 2.554      ; 2.785      ;
; 0.222  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; -0.500       ; 2.554      ; 2.680      ;
; 0.354  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.394  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.637      ;
; 0.558  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.801      ;
; 0.559  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.802      ;
; 0.599  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.611  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.854      ;
; 0.699  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.942      ;
; 0.820  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 1.063      ;
; 0.968  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.072      ; 1.211      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Hz'                                                                                                                                                                                ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.338 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.354 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 0.608      ;
; 0.395 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 0.638      ;
; 0.425 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 0.668      ;
; 0.575 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 0.818      ;
; 0.689 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 0.932      ;
; 0.713 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.494      ; 1.378      ;
; 0.714 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.494      ; 1.379      ;
; 0.776 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.019      ;
; 0.782 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.025      ;
; 0.783 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.494      ; 1.448      ;
; 0.785 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.028      ;
; 0.795 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.495      ; 1.461      ;
; 0.906 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.494      ; 1.571      ;
; 0.916 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.495      ; 1.582      ;
; 0.922 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.494      ; 1.587      ;
; 0.976 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.219      ;
; 0.986 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.229      ;
; 1.004 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.247      ;
; 1.004 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.247      ;
; 1.005 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.248      ;
; 1.056 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.299      ;
; 1.058 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.494      ; 1.723      ;
; 1.074 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.317      ;
; 1.110 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.353      ;
; 1.113 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.356      ;
; 1.146 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.073      ; 1.390      ;
; 1.173 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.416      ;
; 1.174 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.417      ;
; 1.179 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.422      ;
; 1.195 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.438      ;
; 1.207 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.450      ;
; 1.208 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.451      ;
; 1.213 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.456      ;
; 1.243 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.486      ;
; 1.292 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.535      ;
; 1.331 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.574      ;
; 1.338 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.073      ; 1.582      ;
; 1.356 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.072      ; 1.599      ;
; 1.631 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; -0.334     ; 1.468      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Hz_int'                                                                                                                                                                   ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.353 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.385 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.629      ;
; 0.391 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.635      ;
; 0.392 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.636      ;
; 0.393 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.637      ;
; 0.598 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.842      ;
; 0.637 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.881      ;
; 0.656 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.073      ; 0.900      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                            ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.432 ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz      ; top:inst|clk_div:clock_divider|clock_10Hz_int ; clk         ; 0.000        ; 0.352      ; 0.985      ;
; 0.583 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 0.827      ;
; 0.589 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 0.000        ; 0.074      ; 0.834      ;
; 0.605 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 0.849      ;
; 0.606 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 0.850      ;
; 0.608 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 0.852      ;
; 0.609 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 0.853      ;
; 0.690 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 0.000        ; 0.074      ; 0.935      ;
; 0.839 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 0.000        ; 0.074      ; 1.084      ;
; 0.870 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.114      ;
; 0.873 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.117      ;
; 0.884 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.128      ;
; 0.893 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.137      ;
; 0.896 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.140      ;
; 0.904 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.148      ;
; 0.969 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.213      ;
; 0.980 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.224      ;
; 0.983 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.227      ;
; 0.994 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.238      ;
; 1.076 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.320      ;
; 1.076 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.320      ;
; 1.076 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.320      ;
; 1.189 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.433      ;
; 1.189 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.433      ;
; 1.189 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.433      ;
; 1.189 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.073      ; 1.433      ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz      ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz      ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                   ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|clock_1Hz|clk              ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|clock_1Mhz_int|clk         ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[0]|clk          ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[1]|clk          ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[2]|clk          ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[3]|clk          ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                   ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|clock_1Hz|clk              ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|clock_1Mhz_int|clk         ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[0]|clk          ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[1]|clk          ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[2]|clk          ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[3]|clk          ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[4]|clk          ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Hz'                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ;
; 0.181  ; 0.399        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ;
; 0.392  ; 0.578        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ;
; 0.392  ; 0.578        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ;
; 0.392  ; 0.578        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ;
; 0.392  ; 0.578        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ;
; 0.392  ; 0.578        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ;
; 0.392  ; 0.578        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ;
; 0.392  ; 0.578        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ;
; 0.392  ; 0.578        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ;
; 0.392  ; 0.578        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ;
; 0.410  ; 0.596        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_A|int_q|clk                   ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_A|int_q|clk                          ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_B|int_q|clk                          ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_C|int_q|clk                          ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_D|int_q|clk                          ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|first|int_q|clk                        ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|second|int_q|clk                       ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_B|int_q|clk                   ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_C|int_q|clk                   ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_D|int_q|clk                   ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|inclk[0]         ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz|q                        ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|inclk[0]         ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|outclk           ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_A|int_q|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_B|int_q|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_C|int_q|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_D|int_q|clk                          ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|first|int_q|clk                        ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|second|int_q|clk                       ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_B|int_q|clk                   ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_C|int_q|clk                   ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_D|int_q|clk                   ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_A|int_q|clk                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100Khz_int'                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Khz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[2]        ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Khz_int       ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[0]        ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[1]        ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[2]        ;
; 0.322  ; 0.508        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Khz_int       ;
; 0.322  ; 0.508        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[0]        ;
; 0.322  ; 0.508        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[1]        ;
; 0.322  ; 0.508        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[2]        ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|outclk   ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|clk               ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[0]|clk                ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[1]|clk                ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|clk               ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[0]|clk                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[1]|clk                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[2]|clk                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100hz_int'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Hz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[2]        ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Hz_int       ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[0]        ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[1]        ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[2]        ;
; 0.385  ; 0.571        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Hz_int       ;
; 0.385  ; 0.571        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[0]        ;
; 0.385  ; 0.571        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[1]        ;
; 0.385  ; 0.571        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[2]        ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|clk               ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[0]|clk                ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[1]|clk                ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[2]|clk                ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|inclk[0] ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int|q                ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|inclk[0] ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|outclk   ;
; 0.533  ; 0.533        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|clk               ;
; 0.533  ; 0.533        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[0]|clk                ;
; 0.533  ; 0.533        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[1]|clk                ;
; 0.533  ; 0.533        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Hz_int'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[2]        ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz_int       ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[0]        ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[1]        ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[2]        ;
; 0.312  ; 0.498        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz_int       ;
; 0.312  ; 0.498        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[0]        ;
; 0.312  ; 0.498        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[1]        ;
; 0.312  ; 0.498        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[2]        ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|outclk   ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_1Hz_int|clk               ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[0]|clk                ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[1]|clk                ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|q                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_1Hz_int|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[0]|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[1]|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[2]|clk                ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Khz_int'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Khz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[2]        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Khz_int       ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[0]        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[1]        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[2]        ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Khz_int       ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[0]        ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[1]        ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[2]        ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|clk               ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[0]|clk                ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[1]|clk                ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[2]|clk                ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|q                ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|outclk   ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|clk               ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[0]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[1]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Khz_int'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100hz_int     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[2]      ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100hz_int     ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[0]      ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[1]      ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[2]      ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100hz_int     ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[0]      ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[1]      ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[2]      ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_100hz_int|clk             ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[0]|clk              ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[1]|clk              ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[2]|clk              ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|q                ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|outclk   ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_100hz_int|clk             ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[0]|clk              ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[1]|clk              ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100Khz_int    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[2]     ;
; 0.279  ; 0.497        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100Khz_int    ;
; 0.279  ; 0.497        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[0]     ;
; 0.279  ; 0.497        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[1]     ;
; 0.279  ; 0.497        ; 0.218          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[2]     ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100Khz_int    ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[0]     ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[1]     ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[2]     ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|outclk   ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[0]|clk             ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[1]|clk             ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int|q                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[0]|clk             ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[1]|clk             ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[2]|clk             ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; pbs       ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.929 ; 1.169 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw1[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.942 ; 2.148 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.909 ; 2.148 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.942 ; 2.136 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.737 ; 1.981 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.591 ; 1.859 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw2[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.546 ; 2.756 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.546 ; 2.756 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.331 ; 2.553 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.306 ; 2.551 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.224 ; 2.438 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; pbs       ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.430 ; -0.633 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw1[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.821 ; -1.054 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.091 ; -1.335 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.139 ; -1.322 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.936 ; -1.201 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.821 ; -1.054 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw2[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.230 ; -1.488 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.553 ; -1.752 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.379 ; -1.584 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.336 ; -1.623 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -1.230 ; -1.488 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; MSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 11.257 ; 11.056 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 10.783 ; 11.056 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 11.257 ; 10.925 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 10.038 ; 9.935  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; SSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 12.730 ; 12.754 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 8.963  ; 8.942  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 8.522  ; 8.573  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 12.730 ; 12.754 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; MSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 9.250  ; 9.134  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 10.347 ; 10.610 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 10.802 ; 10.482 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 9.250  ; 9.134  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; SSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 8.178  ; 8.226  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 8.602  ; 8.581  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 8.178  ; 8.226  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 12.082 ; 11.916 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; top:inst|clk_div:clock_divider|clock_1Hz        ; -0.224 ; -0.587        ;
; clk                                             ; 0.052  ; 0.000         ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; 0.218  ; 0.000         ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.221  ; 0.000         ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; 0.224  ; 0.000         ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; 0.226  ; 0.000         ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; 0.233  ; 0.000         ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; 0.391  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; top:inst|clk_div:clock_divider|clock_100Khz_int ; -0.373 ; -0.373        ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; -0.367 ; -0.367        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; -0.325 ; -0.325        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; -0.321 ; -0.321        ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; -0.314 ; -0.314        ;
; clk                                             ; 0.168  ; 0.000         ;
; top:inst|clk_div:clock_divider|clock_1Hz        ; 0.174  ; 0.000         ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; 0.181  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; -3.000 ; -10.425       ;
; top:inst|clk_div:clock_divider|clock_1Hz        ; -1.000 ; -10.000       ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; -1.000 ; -4.000        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; -1.000 ; -4.000        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; -1.000 ; -4.000        ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; -1.000 ; -4.000        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; -1.000 ; -4.000        ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; -1.000 ; -4.000        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Hz'                                                                                                                                                                                ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.224 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 1.170      ;
; -0.205 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 1.151      ;
; -0.152 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 1.098      ;
; -0.145 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 1.091      ;
; -0.137 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 1.083      ;
; -0.133 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 1.079      ;
; -0.118 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 1.064      ;
; -0.087 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.253     ; 0.821      ;
; -0.073 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 1.019      ;
; -0.058 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 1.004      ;
; -0.048 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.994      ;
; -0.047 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.993      ;
; -0.035 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.981      ;
; -0.033 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.979      ;
; -0.029 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.975      ;
; -0.028 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.974      ;
; -0.016 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.962      ;
; -0.013 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.163      ; 1.163      ;
; 0.000  ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.163      ; 1.150      ;
; 0.031  ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.915      ;
; 0.032  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.914      ;
; 0.044  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.902      ;
; 0.044  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.040     ; 0.903      ;
; 0.051  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.895      ;
; 0.069  ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.877      ;
; 0.074  ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.163      ; 1.076      ;
; 0.088  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.163      ; 1.062      ;
; 0.153  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.040     ; 0.794      ;
; 0.159  ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.787      ;
; 0.163  ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.163      ; 0.987      ;
; 0.176  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.163      ; 0.974      ;
; 0.178  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.049     ; 0.760      ;
; 0.193  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.164      ; 0.958      ;
; 0.238  ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.708      ;
; 0.293  ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.653      ;
; 0.300  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; 0.164      ; 0.851      ;
; 0.325  ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.621      ;
; 0.333  ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.613      ;
; 0.467  ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.479      ;
; 0.552  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.040     ; 0.395      ;
; 0.563  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.040     ; 0.384      ;
; 0.587  ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.041     ; 0.359      ;
; 0.588  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.040     ; 0.359      ;
; 0.597  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.000        ; -0.040     ; 0.350      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                           ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.052 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.893      ;
; 0.100 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.845      ;
; 0.103 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.842      ;
; 0.116 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.829      ;
; 0.120 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.825      ;
; 0.131 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.814      ;
; 0.157 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.788      ;
; 0.168 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.777      ;
; 0.170 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.775      ;
; 0.170 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.775      ;
; 0.170 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.775      ;
; 0.170 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.775      ;
; 0.170 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.775      ;
; 0.187 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.758      ;
; 0.199 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.746      ;
; 0.244 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.701      ;
; 0.244 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.701      ;
; 0.244 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.701      ;
; 0.244 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.701      ;
; 0.311 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.634      ;
; 0.393 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.552      ;
; 0.404 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.541      ;
; 0.407 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.538      ;
; 0.413 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.532      ;
; 0.467 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 1.000        ; -0.042     ; 0.478      ;
; 0.490 ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz      ; top:inst|clk_div:clock_divider|clock_10Hz_int ; clk         ; 1.000        ; 0.064      ; 0.551      ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Khz_int'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.218 ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.727      ;
; 0.321 ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.624      ;
; 0.347 ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.500        ; 1.491      ; 1.736      ;
; 0.390 ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.555      ;
; 0.390 ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.555      ;
; 0.395 ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.550      ;
; 0.482 ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.463      ;
; 0.559 ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.386      ;
; 0.562 ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.383      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.017 ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 1.000        ; 1.491      ; 1.566      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_100Khz_int'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.221 ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.724      ;
; 0.314 ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.631      ;
; 0.386 ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.559      ;
; 0.396 ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.549      ;
; 0.409 ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.500        ; 1.457      ; 1.640      ;
; 0.418 ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.527      ;
; 0.476 ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.469      ;
; 0.485 ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.460      ;
; 0.556 ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.389      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.074 ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1.000        ; 1.457      ; 1.475      ;
+-------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'                                                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.224 ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.722      ;
; 0.312 ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.634      ;
; 0.336 ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.500        ; 1.445      ; 1.701      ;
; 0.388 ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.558      ;
; 0.393 ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.553      ;
; 0.425 ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.521      ;
; 0.487 ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.459      ;
; 0.488 ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.458      ;
; 0.560 ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.386      ;
; 0.587 ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.359      ;
; 1.014 ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 1.000        ; 1.445      ; 1.523      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Khz_int'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.226 ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.719      ;
; 0.318 ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.627      ;
; 0.389 ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.556      ;
; 0.395 ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.500        ; 1.515      ; 1.712      ;
; 0.395 ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.550      ;
; 0.423 ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.522      ;
; 0.483 ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.462      ;
; 0.489 ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.456      ;
; 0.560 ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.385      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.064 ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 1.000        ; 1.515      ; 1.543      ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_100hz_int'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.233 ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.712      ;
; 0.311 ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.634      ;
; 0.327 ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.500        ; 1.614      ; 1.879      ;
; 0.387 ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.558      ;
; 0.393 ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.552      ;
; 0.421 ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.524      ;
; 0.482 ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.463      ;
; 0.484 ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.461      ;
; 0.560 ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.385      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.990 ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; 1.000        ; 1.614      ; 1.716      ;
+-------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'top:inst|clk_div:clock_divider|clock_10Hz_int'                                                                                                                                                                  ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.391 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.554      ;
; 0.397 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.548      ;
; 0.413 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.532      ;
; 0.416 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.529      ;
; 0.558 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.387      ;
; 0.560 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.385      ;
; 0.562 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.383      ;
; 0.571 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.374      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_100Khz_int'                                                                                                                                                                          ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.373 ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 1.529      ; 1.365      ;
; 0.181  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.199  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.325      ;
; 0.271  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.397      ;
; 0.272  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.398      ;
; 0.281  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; -0.500       ; 1.529      ; 1.519      ;
; 0.301  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.304  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.430      ;
; 0.349  ; top:inst|clk_div:clock_divider|count_10Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.475      ;
; 0.412  ; top:inst|clk_div:clock_divider|count_10Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.538      ;
; 0.481  ; top:inst|clk_div:clock_divider|count_10Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 0.000        ; 0.042      ; 0.607      ;
+--------+------------------------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Khz_int'                                                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.367 ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 1.588      ; 1.430      ;
; 0.181  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.196  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.266  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.392      ;
; 0.270  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.396      ;
; 0.289  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; -0.500       ; 1.588      ; 1.586      ;
; 0.298  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.305  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.431      ;
; 0.348  ; top:inst|clk_div:clock_divider|count_1Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.474      ;
; 0.409  ; top:inst|clk_div:clock_divider|count_1Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.535      ;
; 0.477  ; top:inst|clk_div:clock_divider|count_1Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; top:inst|clk_div:clock_divider|clock_10Khz_int ; 0.000        ; 0.042      ; 0.603      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_100hz_int'                                                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.325 ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 1.691      ; 1.575      ;
; 0.181  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.196  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.267  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.393      ;
; 0.272  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.398      ;
; 0.298  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.307  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.433      ;
; 0.349  ; top:inst|clk_div:clock_divider|count_10hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.475      ;
; 0.362  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int ; -0.500       ; 1.691      ; 1.762      ;
; 0.413  ; top:inst|clk_div:clock_divider|count_10hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.539      ;
; 0.489  ; top:inst|clk_div:clock_divider|count_10hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; 0.000        ; 0.042      ; 0.615      ;
+--------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Khz_int'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.321 ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 1.564      ; 1.452      ;
; 0.181  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.195  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.321      ;
; 0.197  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.323      ;
; 0.268  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.394      ;
; 0.307  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.433      ;
; 0.338  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int ; -0.500       ; 1.564      ; 1.611      ;
; 0.338  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.464      ;
; 0.348  ; top:inst|clk_div:clock_divider|count_100hz[1]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.474      ;
; 0.404  ; top:inst|clk_div:clock_divider|count_100hz[2]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.530      ;
; 0.482  ; top:inst|clk_div:clock_divider|count_100hz[0]  ; top:inst|clk_div:clock_divider|clock_100hz_int ; top:inst|clk_div:clock_divider|clock_1Khz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; 0.000        ; 0.042      ; 0.608      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'                                                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.314 ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 1.515      ; 1.410      ;
; 0.182  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.189  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.198  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.323      ;
; 0.264  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.389      ;
; 0.270  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.395      ;
; 0.299  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.424      ;
; 0.308  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.433      ;
; 0.350  ; top:inst|clk_div:clock_divider|count_100Khz[1]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.475      ;
; 0.354  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; -0.500       ; 1.515      ; 1.578      ;
; 0.415  ; top:inst|clk_div:clock_divider|count_100Khz[2]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.540      ;
; 0.479  ; top:inst|clk_div:clock_divider|count_100Khz[0]  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.604      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                            ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.168 ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz      ; top:inst|clk_div:clock_divider|clock_10Hz_int ; clk         ; 0.000        ; 0.197      ; 0.479      ;
; 0.276 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 0.000        ; 0.043      ; 0.403      ;
; 0.289 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.415      ;
; 0.301 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.428      ;
; 0.305 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.431      ;
; 0.326 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 0.000        ; 0.043      ; 0.453      ;
; 0.404 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; clk                                           ; clk         ; 0.000        ; 0.043      ; 0.531      ;
; 0.438 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.564      ;
; 0.448 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.451 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.577      ;
; 0.454 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.580      ;
; 0.460 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.586      ;
; 0.463 ; top:inst|clk_div:clock_divider|count_1Mhz[2] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.589      ;
; 0.501 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.627      ;
; 0.504 ; top:inst|clk_div:clock_divider|count_1Mhz[1] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.630      ;
; 0.514 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.640      ;
; 0.517 ; top:inst|clk_div:clock_divider|count_1Mhz[0] ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; top:inst|clk_div:clock_divider|count_1Mhz[3] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.644      ;
; 0.578 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; top:inst|clk_div:clock_divider|count_1Mhz[4] ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ; clk                                           ; clk         ; 0.000        ; 0.042      ; 0.704      ;
+-------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_1Hz'                                                                                                                                                                                ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.174 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.040      ; 0.314      ;
; 0.205 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.040      ; 0.329      ;
; 0.208 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.040      ; 0.332      ;
; 0.280 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.405      ;
; 0.349 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.474      ;
; 0.379 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.504      ;
; 0.383 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.508      ;
; 0.385 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.253      ; 0.722      ;
; 0.386 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.511      ;
; 0.386 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.253      ; 0.723      ;
; 0.393 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.253      ; 0.730      ;
; 0.418 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.253      ; 0.755      ;
; 0.442 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.253      ; 0.779      ;
; 0.448 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.253      ; 0.785      ;
; 0.469 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.594      ;
; 0.472 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.253      ; 0.809      ;
; 0.515 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.641      ;
; 0.527 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.253      ; 0.864      ;
; 0.530 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.655      ;
; 0.531 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.656      ;
; 0.531 ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.656      ;
; 0.555 ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.680      ;
; 0.563 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.688      ;
; 0.579 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.704      ;
; 0.580 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.705      ;
; 0.580 ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.705      ;
; 0.592 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.717      ;
; 0.602 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.727      ;
; 0.609 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.734      ;
; 0.610 ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.735      ;
; 0.622 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.747      ;
; 0.642 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.767      ;
; 0.659 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.784      ;
; 0.664 ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.789      ;
; 0.674 ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.799      ;
; 0.710 ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; 0.041      ; 0.835      ;
; 0.857 ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ; top:inst|clk_div:clock_divider|clock_1Hz ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.000        ; -0.163     ; 0.778      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'top:inst|clk_div:clock_divider|clock_10Hz_int'                                                                                                                                                                   ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.181 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.195 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.323      ;
; 0.300 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|count_1hz[0]  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.321 ; top:inst|clk_div:clock_divider|count_1hz[1]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.447      ;
; 0.326 ; top:inst|clk_div:clock_divider|count_1hz[2]  ; top:inst|clk_div:clock_divider|clock_1Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; top:inst|clk_div:clock_divider|clock_10Hz_int ; 0.000        ; 0.042      ; 0.452      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz      ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|clock_1Hz|clk              ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|clock_1Mhz_int|clk         ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[0]|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[1]|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[2]|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[3]|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[4]|clk          ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                   ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                   ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz      ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[0]  ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[1]  ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[2]  ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[3]  ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; top:inst|clk_div:clock_divider|count_1Mhz[4]  ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                   ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|clock_1Hz|clk              ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|clock_1Mhz_int|clk         ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[0]|clk          ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[1]|clk          ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[2]|clk          ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[3]|clk          ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|clock_divider|count_1Mhz[4]|clk          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Hz'                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_A|int_q   ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_B|int_q   ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_C|int_q   ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|counter_4bit:counter|enARdFF_2:reg_D|int_q   ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:first|int_q  ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|debouncer_2:debouncer|enARdFF_2:second|int_q ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_B|int_q     ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_C|int_q     ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2:reg_D|int_q     ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; top:inst|fsm:fsm_controller|enARdFF_2_rr:reg_A|int_q  ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_A|int_q|clk                   ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|first|int_q|clk                        ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|second|int_q|clk                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_A|int_q|clk                          ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_B|int_q|clk                          ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_C|int_q|clk                          ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_D|int_q|clk                          ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_B|int_q|clk                   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_C|int_q|clk                   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_D|int_q|clk                   ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|inclk[0]         ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz|q                        ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|inclk[0]         ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|clock_divider|clock_1Hz~clkctrl|outclk           ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_A|int_q|clk                          ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_B|int_q|clk                          ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_C|int_q|clk                          ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|counter|reg_D|int_q|clk                          ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|first|int_q|clk                        ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|debouncer|second|int_q|clk                       ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_B|int_q|clk                   ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_C|int_q|clk                   ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_D|int_q|clk                   ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Hz ; Rise       ; inst|fsm_controller|reg_A|int_q|clk                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100Khz_int'                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Khz_int       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[2]        ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Khz_int       ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[0]        ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[1]        ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[2]        ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Khz_int       ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[0]        ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[1]        ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10Khz[2]        ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|clk               ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[0]|clk                ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[1]|clk                ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[2]|clk                ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|q                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_100Khz_int~clkctrl|outclk   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[0]|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[1]|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100Khz_int ; Rise       ; inst|clock_divider|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_100hz_int'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Hz_int       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[2]        ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Hz_int       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[0]        ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[1]        ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[2]        ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_10Hz_int       ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[0]        ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[1]        ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_10hz[2]        ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[0]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[1]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[2]|clk                ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|inclk[0] ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int|q                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|inclk[0] ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_100hz_int~clkctrl|outclk   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|clk               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[0]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[1]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_100hz_int ; Rise       ; inst|clock_divider|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Hz_int'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz_int       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[2]        ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz_int       ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[0]        ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[1]        ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[2]        ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz_int       ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[0]        ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[1]        ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1hz[2]        ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_1Hz_int|clk               ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[0]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[1]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[2]|clk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int|q                ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_10Hz_int~clkctrl|outclk   ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|clock_1Hz_int|clk               ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[0]|clk                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[1]|clk                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Hz_int ; Rise       ; inst|clock_divider|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_10Khz_int'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Khz_int       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[2]        ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Khz_int       ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[0]        ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[1]        ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[2]        ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_1Khz_int       ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[0]        ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[1]        ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_1Khz[2]        ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|clk               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[0]|clk                ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[1]|clk                ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[2]|clk                ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_10Khz_int~clkctrl|outclk   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[0]|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[1]|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_10Khz_int ; Rise       ; inst|clock_divider|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Khz_int'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100hz_int     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[2]      ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100hz_int     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[0]      ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[1]      ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[2]      ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100hz_int     ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[0]      ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[1]      ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100hz[2]      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_100hz_int|clk             ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[0]|clk              ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[1]|clk              ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[2]|clk              ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int|q                ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_1Khz_int~clkctrl|outclk   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|clock_100hz_int|clk             ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[0]|clk              ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[1]|clk              ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Khz_int ; Rise       ; inst|clock_divider|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'top:inst|clk_div:clock_divider|clock_1Mhz_int'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100Khz_int    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[2]     ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100Khz_int    ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[0]     ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[1]     ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[2]     ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|clock_100Khz_int    ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[0]     ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[1]     ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; top:inst|clk_div:clock_divider|count_100Khz[2]     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|clk            ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[0]|clk             ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[1]|clk             ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[2]|clk             ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_1Mhz_int~clkctrl|outclk   ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|clock_100Khz_int|clk            ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[0]|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[1]|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; top:inst|clk_div:clock_divider|clock_1Mhz_int ; Rise       ; inst|clock_divider|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; pbs       ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.506 ; 1.089 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw1[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.062 ; 1.645 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.062 ; 1.641 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.057 ; 1.645 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.963 ; 1.554 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 0.888 ; 1.454 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw2[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.385 ; 1.991 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.385 ; 1.991 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.288 ; 1.865 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.281 ; 1.872 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.213 ; 1.800 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; pbs       ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.234 ; -0.789 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw1[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.451 ; -0.987 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.590 ; -1.189 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.598 ; -1.198 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.534 ; -1.092 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.451 ; -0.987 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw2[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.691 ; -1.246 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.831 ; -1.448 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.725 ; -1.322 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.746 ; -1.306 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.691 ; -1.246 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; MSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 6.523 ; 6.676 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 6.523 ; 6.176 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 6.314 ; 6.676 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 5.657 ; 5.985 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; SSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 7.472 ; 7.595 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 5.135 ; 5.416 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 4.909 ; 5.176 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 7.472 ; 7.595 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; MSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 5.227 ; 5.525 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 6.275 ; 5.941 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 6.073 ; 6.422 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 5.227 ; 5.525 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; SSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 4.726 ; 4.983 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 4.944 ; 5.214 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 4.726 ; 4.983 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 6.837 ; 6.950 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; -1.507  ; -0.433 ; N/A      ; N/A     ; -3.000              ;
;  clk                                             ; -0.949  ; 0.168  ; N/A      ; N/A     ; -3.000              ;
;  top:inst|clk_div:clock_divider|clock_100Khz_int ; -0.589  ; -0.417 ; N/A      ; N/A     ; -1.285              ;
;  top:inst|clk_div:clock_divider|clock_100hz_int  ; -0.598  ; -0.366 ; N/A      ; N/A     ; -1.285              ;
;  top:inst|clk_div:clock_divider|clock_10Hz_int   ; -0.239  ; 0.181  ; N/A      ; N/A     ; -1.285              ;
;  top:inst|clk_div:clock_divider|clock_10Khz_int  ; -0.586  ; -0.433 ; N/A      ; N/A     ; -1.285              ;
;  top:inst|clk_div:clock_divider|clock_1Hz        ; -1.507  ; 0.174  ; N/A      ; N/A     ; -1.285              ;
;  top:inst|clk_div:clock_divider|clock_1Khz_int   ; -0.591  ; -0.321 ; N/A      ; N/A     ; -1.285              ;
;  top:inst|clk_div:clock_divider|clock_1Mhz_int   ; -0.585  ; -0.314 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                  ; -18.308 ; -1.82  ; 0.0      ; 0.0     ; -55.685             ;
;  clk                                             ; -4.613  ; 0.000  ; N/A      ; N/A     ; -11.995             ;
;  top:inst|clk_div:clock_divider|clock_100Khz_int ; -1.053  ; -0.417 ; N/A      ; N/A     ; -5.140              ;
;  top:inst|clk_div:clock_divider|clock_100hz_int  ; -1.058  ; -0.366 ; N/A      ; N/A     ; -5.140              ;
;  top:inst|clk_div:clock_divider|clock_10Hz_int   ; -0.650  ; 0.000  ; N/A      ; N/A     ; -5.140              ;
;  top:inst|clk_div:clock_divider|clock_10Khz_int  ; -1.040  ; -0.433 ; N/A      ; N/A     ; -5.140              ;
;  top:inst|clk_div:clock_divider|clock_1Hz        ; -7.757  ; 0.000  ; N/A      ; N/A     ; -12.850             ;
;  top:inst|clk_div:clock_divider|clock_1Khz_int   ; -1.108  ; -0.321 ; N/A      ; N/A     ; -5.140              ;
;  top:inst|clk_div:clock_divider|clock_1Mhz_int   ; -1.029  ; -0.314 ; N/A      ; N/A     ; -5.140              ;
+--------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; pbs       ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.082 ; 1.446 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw1[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.173 ; 2.513 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.160 ; 2.513 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.173 ; 2.506 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.961 ; 2.329 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 1.811 ; 2.193 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw2[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.839 ; 3.167 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.839 ; 3.167 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.622 ; 2.973 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.581 ; 2.968 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 2.491 ; 2.824 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; pbs       ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.234 ; -0.633 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw1[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.451 ; -0.987 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.590 ; -1.189 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.598 ; -1.198 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.534 ; -1.092 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw1[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.451 ; -0.987 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; sw2[*]    ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.691 ; -1.246 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[0]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.831 ; -1.448 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[1]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.725 ; -1.322 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[2]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.746 ; -1.306 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  sw2[3]   ; top:inst|clk_div:clock_divider|clock_1Hz ; -0.691 ; -1.246 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; MSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 12.308 ; 12.157 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 11.993 ; 12.100 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 12.308 ; 12.157 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 10.995 ; 11.085 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; SSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 13.935 ; 13.960 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 9.840  ; 9.979  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 9.383  ; 9.568  ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 13.935 ; 13.960 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; MSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 5.227 ; 5.525 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 6.275 ; 5.941 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 6.073 ; 6.422 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  MSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 5.227 ; 5.525 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
; SSTL[*]   ; top:inst|clk_div:clock_divider|clock_1Hz ; 4.726 ; 4.983 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[0]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 4.944 ; 5.214 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[1]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 4.726 ; 4.983 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
;  SSTL[2]  ; top:inst|clk_div:clock_divider|clock_1Hz ; 6.837 ; 6.950 ; Rise       ; top:inst|clk_div:clock_divider|clock_1Hz ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MSTL[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTL[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTL[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSTL[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSTL[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSTL[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; timer[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; timer[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; timer[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; timer[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw1[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; resetbar                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pbs                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; timer[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; timer[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; timer[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; timer[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; timer[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; timer[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; timer[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; timer[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; timer[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; timer[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; timer[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; timer[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 28       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; clk                                             ; 1        ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_1Hz        ; top:inst|clk_div:clock_divider|clock_1Hz        ; 83       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; top:inst|clk_div:clock_divider|clock_1Khz_int   ; 11       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int   ; 1        ; 1        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; 11       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; 1        ; 1        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; top:inst|clk_div:clock_divider|clock_10Hz_int   ; 12       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; 1        ; 1        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; 11       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; top:inst|clk_div:clock_divider|clock_100hz_int  ; 1        ; 1        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int  ; 11       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1        ; 1        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 11       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clk                                             ; clk                                             ; 28       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; clk                                             ; 1        ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_1Hz        ; top:inst|clk_div:clock_divider|clock_1Hz        ; 83       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; top:inst|clk_div:clock_divider|clock_1Khz_int   ; 11       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; top:inst|clk_div:clock_divider|clock_1Khz_int   ; 1        ; 1        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; 11       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_1Mhz_int   ; 1        ; 1        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; top:inst|clk_div:clock_divider|clock_10Hz_int   ; 12       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_1Khz_int   ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; 1        ; 1        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_10Khz_int  ; 11       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_10Hz_int   ; top:inst|clk_div:clock_divider|clock_100hz_int  ; 1        ; 1        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_100hz_int  ; top:inst|clk_div:clock_divider|clock_100hz_int  ; 11       ; 0        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_10Khz_int  ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 1        ; 1        ; 0        ; 0        ;
; top:inst|clk_div:clock_divider|clock_100Khz_int ; top:inst|clk_div:clock_divider|clock_100Khz_int ; 11       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 08 20:54:41 2023
Info: Command: quartus_sta lab3 -c lab3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name top:inst|clk_div:clock_divider|clock_1Hz top:inst|clk_div:clock_divider|clock_1Hz
    Info (332105): create_clock -period 1.000 -name top:inst|clk_div:clock_divider|clock_10Hz_int top:inst|clk_div:clock_divider|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name top:inst|clk_div:clock_divider|clock_100hz_int top:inst|clk_div:clock_divider|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name top:inst|clk_div:clock_divider|clock_1Khz_int top:inst|clk_div:clock_divider|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name top:inst|clk_div:clock_divider|clock_10Khz_int top:inst|clk_div:clock_divider|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name top:inst|clk_div:clock_divider|clock_100Khz_int top:inst|clk_div:clock_divider|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name top:inst|clk_div:clock_divider|clock_1Mhz_int top:inst|clk_div:clock_divider|clock_1Mhz_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.507
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.507        -7.757 top:inst|clk_div:clock_divider|clock_1Hz 
    Info (332119):    -0.949        -4.613 clk 
    Info (332119):    -0.598        -1.058 top:inst|clk_div:clock_divider|clock_100hz_int 
    Info (332119):    -0.591        -1.108 top:inst|clk_div:clock_divider|clock_1Khz_int 
    Info (332119):    -0.589        -1.053 top:inst|clk_div:clock_divider|clock_100Khz_int 
    Info (332119):    -0.586        -1.040 top:inst|clk_div:clock_divider|clock_10Khz_int 
    Info (332119):    -0.585        -1.029 top:inst|clk_div:clock_divider|clock_1Mhz_int 
    Info (332119):    -0.239        -0.650 top:inst|clk_div:clock_divider|clock_10Hz_int 
Info (332146): Worst-case hold slack is -0.433
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.433        -0.433 top:inst|clk_div:clock_divider|clock_10Khz_int 
    Info (332119):    -0.417        -0.417 top:inst|clk_div:clock_divider|clock_100Khz_int 
    Info (332119):    -0.366        -0.366 top:inst|clk_div:clock_divider|clock_100hz_int 
    Info (332119):    -0.304        -0.304 top:inst|clk_div:clock_divider|clock_1Khz_int 
    Info (332119):    -0.300        -0.300 top:inst|clk_div:clock_divider|clock_1Mhz_int 
    Info (332119):     0.386         0.000 top:inst|clk_div:clock_divider|clock_1Hz 
    Info (332119):     0.402         0.000 top:inst|clk_div:clock_divider|clock_10Hz_int 
    Info (332119):     0.504         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -11.995 clk 
    Info (332119):    -1.285       -12.850 top:inst|clk_div:clock_divider|clock_1Hz 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_100Khz_int 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_100hz_int 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_10Hz_int 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_10Khz_int 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_1Khz_int 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_1Mhz_int 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.261
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.261        -6.281 top:inst|clk_div:clock_divider|clock_1Hz 
    Info (332119):    -0.745        -3.503 clk 
    Info (332119):    -0.448        -0.611 top:inst|clk_div:clock_divider|clock_100hz_int 
    Info (332119):    -0.429        -0.646 top:inst|clk_div:clock_divider|clock_1Khz_int 
    Info (332119):    -0.428        -0.587 top:inst|clk_div:clock_divider|clock_100Khz_int 
    Info (332119):    -0.424        -0.581 top:inst|clk_div:clock_divider|clock_1Mhz_int 
    Info (332119):    -0.423        -0.580 top:inst|clk_div:clock_divider|clock_10Khz_int 
    Info (332119):    -0.118        -0.284 top:inst|clk_div:clock_divider|clock_10Hz_int 
Info (332146): Worst-case hold slack is -0.300
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.300        -0.300 top:inst|clk_div:clock_divider|clock_10Khz_int 
    Info (332119):    -0.292        -0.292 top:inst|clk_div:clock_divider|clock_100Khz_int 
    Info (332119):    -0.253        -0.253 top:inst|clk_div:clock_divider|clock_100hz_int 
    Info (332119):    -0.187        -0.187 top:inst|clk_div:clock_divider|clock_1Khz_int 
    Info (332119):    -0.173        -0.173 top:inst|clk_div:clock_divider|clock_1Mhz_int 
    Info (332119):     0.338         0.000 top:inst|clk_div:clock_divider|clock_1Hz 
    Info (332119):     0.353         0.000 top:inst|clk_div:clock_divider|clock_10Hz_int 
    Info (332119):     0.432         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -11.995 clk 
    Info (332119):    -1.285       -12.850 top:inst|clk_div:clock_divider|clock_1Hz 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_100Khz_int 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_100hz_int 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_10Hz_int 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_10Khz_int 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_1Khz_int 
    Info (332119):    -1.285        -5.140 top:inst|clk_div:clock_divider|clock_1Mhz_int 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.224
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.224        -0.587 top:inst|clk_div:clock_divider|clock_1Hz 
    Info (332119):     0.052         0.000 clk 
    Info (332119):     0.218         0.000 top:inst|clk_div:clock_divider|clock_1Khz_int 
    Info (332119):     0.221         0.000 top:inst|clk_div:clock_divider|clock_100Khz_int 
    Info (332119):     0.224         0.000 top:inst|clk_div:clock_divider|clock_1Mhz_int 
    Info (332119):     0.226         0.000 top:inst|clk_div:clock_divider|clock_10Khz_int 
    Info (332119):     0.233         0.000 top:inst|clk_div:clock_divider|clock_100hz_int 
    Info (332119):     0.391         0.000 top:inst|clk_div:clock_divider|clock_10Hz_int 
Info (332146): Worst-case hold slack is -0.373
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.373        -0.373 top:inst|clk_div:clock_divider|clock_100Khz_int 
    Info (332119):    -0.367        -0.367 top:inst|clk_div:clock_divider|clock_10Khz_int 
    Info (332119):    -0.325        -0.325 top:inst|clk_div:clock_divider|clock_100hz_int 
    Info (332119):    -0.321        -0.321 top:inst|clk_div:clock_divider|clock_1Khz_int 
    Info (332119):    -0.314        -0.314 top:inst|clk_div:clock_divider|clock_1Mhz_int 
    Info (332119):     0.168         0.000 clk 
    Info (332119):     0.174         0.000 top:inst|clk_div:clock_divider|clock_1Hz 
    Info (332119):     0.181         0.000 top:inst|clk_div:clock_divider|clock_10Hz_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -10.425 clk 
    Info (332119):    -1.000       -10.000 top:inst|clk_div:clock_divider|clock_1Hz 
    Info (332119):    -1.000        -4.000 top:inst|clk_div:clock_divider|clock_100Khz_int 
    Info (332119):    -1.000        -4.000 top:inst|clk_div:clock_divider|clock_100hz_int 
    Info (332119):    -1.000        -4.000 top:inst|clk_div:clock_divider|clock_10Hz_int 
    Info (332119):    -1.000        -4.000 top:inst|clk_div:clock_divider|clock_10Khz_int 
    Info (332119):    -1.000        -4.000 top:inst|clk_div:clock_divider|clock_1Khz_int 
    Info (332119):    -1.000        -4.000 top:inst|clk_div:clock_divider|clock_1Mhz_int 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 563 megabytes
    Info: Processing ended: Wed Nov 08 20:54:51 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:05


