Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Jan 23 20:09:57 2016
| Host         : ideapad_yht running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/flag_reg/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/flag_reg/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/flag_reg/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/flag_reg/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1024 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.576        0.000                      0                 2796        0.034        0.000                      0                 2796        9.020        0.000                       0                  1293  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.576        0.000                      0                 2796        0.034        0.000                      0                 2796        9.020        0.000                       0                  1293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.939ns (28.670%)  route 4.824ns (71.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.491     5.855    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.979 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.674     6.653    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.802 f  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.306     9.108    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.332     9.440 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.354     9.794    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.469    22.648    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    22.370    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.939ns (28.670%)  route 4.824ns (71.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.491     5.855    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.979 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.674     6.653    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.802 f  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.306     9.108    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.332     9.440 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.354     9.794    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.469    22.648    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    22.370    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.939ns (28.670%)  route 4.824ns (71.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.491     5.855    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.979 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.674     6.653    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.802 f  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.306     9.108    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.332     9.440 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.354     9.794    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.469    22.648    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    22.370    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.939ns (28.670%)  route 4.824ns (71.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.491     5.855    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.979 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.674     6.653    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.802 f  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.306     9.108    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.332     9.440 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.354     9.794    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.469    22.648    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    22.370    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.939ns (28.670%)  route 4.824ns (71.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.491     5.855    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.979 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.674     6.653    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.802 f  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.306     9.108    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.332     9.440 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.354     9.794    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.469    22.648    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    22.370    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.939ns (28.670%)  route 4.824ns (71.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.491     5.855    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.979 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.674     6.653    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.802 f  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.306     9.108    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.332     9.440 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.354     9.794    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.469    22.648    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    22.370    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.939ns (28.670%)  route 4.824ns (71.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.491     5.855    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.979 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.674     6.653    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.802 f  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.306     9.108    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.332     9.440 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.354     9.794    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.469    22.648    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    22.370    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.939ns (28.670%)  route 4.824ns (71.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.491     5.855    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.979 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.674     6.653    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.802 f  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.306     9.108    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.332     9.440 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.354     9.794    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.469    22.648    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    22.370    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 1.939ns (28.521%)  route 4.860ns (71.479%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.491     5.855    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.979 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.674     6.653    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.802 f  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.316     9.118    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.332     9.450 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.379     9.829    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.471    22.650    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y83         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.229    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X46Y83         FDRE (Setup_fdre_C_CE)      -0.169    22.408    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         22.408    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 1.939ns (28.521%)  route 4.860ns (71.479%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.491     5.855    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y96         LUT5 (Prop_lut5_I4_O)        0.124     5.979 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.674     6.653    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.149     6.802 f  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.316     9.118    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.332     9.450 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.379     9.829    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.471    22.650    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y83         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                         clock pessimism              0.229    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X46Y83         FDRE (Setup_fdre_C_CE)      -0.169    22.408    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         22.408    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                 12.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.056%)  route 0.267ns (58.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.557     0.893    system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.105     1.139    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[89]
    SLICE_X41Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.184 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_1/O
                         net (fo=2, routed)           0.162     1.346    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[28]
    SLICE_X40Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.911     1.277    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.070     1.312    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.065%)  route 0.273ns (65.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.639     0.975    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.273     1.389    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X32Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.825     1.191    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.556     0.892    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.100     1.156    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X36Y94         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.824     1.190    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y94         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.858%)  route 0.288ns (67.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.639     0.975    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.288     1.404    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.825     1.191    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.639     0.975    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.254     1.370    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y94         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.825     1.191    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.271    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.507%)  route 0.256ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.639     0.975    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.256     1.372    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.825     1.191    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.010%)  route 0.209ns (61.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.639     0.975    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.209     1.312    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y97         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.826     1.192    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     1.212    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.246ns (41.766%)  route 0.343ns (58.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.574     0.910    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.343     1.401    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.098     1.499 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.499    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.930     1.296    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.656     0.992    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    system_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.885     1.251    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.990%)  route 0.172ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.556     0.892    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.172     1.205    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X38Y93         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.824     1.190    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y93         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X38Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y94    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y94    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y100   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y100   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y100   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y104   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y104   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y97    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y103   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y103   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y103   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y97    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y83    system_i/rst_processing_system7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y95    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y95    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



