
final_integrate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  0800c350  0800c350  0000d350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c950  0800c950  0000e264  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c950  0800c950  0000d950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c958  0800c958  0000e264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c958  0800c958  0000d958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c95c  0800c95c  0000d95c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  20000000  0800c960  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e264  2**0
                  CONTENTS
 10 .bss          00000694  20000268  20000268  0000e268  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200008fc  200008fc  0000e268  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e264  2**0
                  CONTENTS, READONLY
 13 .debug_info   000125e5  00000000  00000000  0000e294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028a2  00000000  00000000  00020879  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001100  00000000  00000000  00023120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d68  00000000  00000000  00024220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000400d  00000000  00000000  00024f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015e4a  00000000  00000000  00028f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0cc6  00000000  00000000  0003eddf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010faa5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f1c  00000000  00000000  0010fae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  00115a04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000268 	.word	0x20000268
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c334 	.word	0x0800c334

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000026c 	.word	0x2000026c
 80001cc:	0800c334 	.word	0x0800c334

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <HC_SR04_Delay_Init>:
/**
  * @brief  Initialize microsecond delay timer
  * @param  htim: Timer handle for delay
  * @retval None
  */
void HC_SR04_Delay_Init(TIM_HandleTypeDef *htim) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    delay_timer = htim;
 8001028:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6013      	str	r3, [r2, #0]
    HAL_TIM_Base_Start(delay_timer);
 800102e:	4b04      	ldr	r3, [pc, #16]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f004 fada 	bl	80055ec <HAL_TIM_Base_Start>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000468 	.word	0x20000468

08001044 <delay_us>:
/**
  * @brief  Microsecond delay function
  * @param  us: Delay time in microseconds
  * @retval None
  */
void delay_us(uint32_t us) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
    if (delay_timer == NULL) return;
 800104c:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <delay_us+0x38>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d00d      	beq.n	8001070 <delay_us+0x2c>
    __HAL_TIM_SET_COUNTER(delay_timer, 0);
 8001054:	4b09      	ldr	r3, [pc, #36]	@ (800107c <delay_us+0x38>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(delay_timer) < us);
 800105e:	bf00      	nop
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <delay_us+0x38>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	429a      	cmp	r2, r3
 800106c:	d8f8      	bhi.n	8001060 <delay_us+0x1c>
 800106e:	e000      	b.n	8001072 <delay_us+0x2e>
    if (delay_timer == NULL) return;
 8001070:	bf00      	nop
}
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	20000468 	.word	0x20000468

08001080 <Sensors_Pin_Init>:

/**
  * @brief  Initialize sensor pin mapping
  * @retval None
  */
static void Sensors_Pin_Init(void) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
    // Sensor 1: TIM1_CH1 (PE9) - Trig PE10
    sensors[0].htim = &htim1;
 8001086:	4b86      	ldr	r3, [pc, #536]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001088:	4a86      	ldr	r2, [pc, #536]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 800108a:	601a      	str	r2, [r3, #0]
    sensors[0].channel = TIM_CHANNEL_1;
 800108c:	4b84      	ldr	r3, [pc, #528]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800108e:	2200      	movs	r2, #0
 8001090:	605a      	str	r2, [r3, #4]
    sensors[0].TRIG_PORT = GPIOE;
 8001092:	4b83      	ldr	r3, [pc, #524]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001094:	4a84      	ldr	r2, [pc, #528]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 8001096:	609a      	str	r2, [r3, #8]
    sensors[0].TRIG_PIN = Trig_1_Pin;
 8001098:	4b81      	ldr	r3, [pc, #516]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800109a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800109e:	819a      	strh	r2, [r3, #12]
    sensors[0].name = "US1";
 80010a0:	4b7f      	ldr	r3, [pc, #508]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a2:	4a82      	ldr	r2, [pc, #520]	@ (80012ac <Sensors_Pin_Init+0x22c>)
 80010a4:	611a      	str	r2, [r3, #16]

    // Sensor 2: TIM1_CH2 (PE11) - Trig PE12
    sensors[1].htim = &htim1;
 80010a6:	4b7e      	ldr	r3, [pc, #504]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a8:	4a7e      	ldr	r2, [pc, #504]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    sensors[1].channel = TIM_CHANNEL_2;
 80010ac:	4b7c      	ldr	r3, [pc, #496]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ae:	2204      	movs	r2, #4
 80010b0:	641a      	str	r2, [r3, #64]	@ 0x40
    sensors[1].TRIG_PORT = GPIOE;
 80010b2:	4b7b      	ldr	r3, [pc, #492]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010b4:	4a7c      	ldr	r2, [pc, #496]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010b6:	645a      	str	r2, [r3, #68]	@ 0x44
    sensors[1].TRIG_PIN = Trig_2_Pin;
 80010b8:	4b79      	ldr	r3, [pc, #484]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010be:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    sensors[1].name = "US2";
 80010c2:	4b77      	ldr	r3, [pc, #476]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010c4:	4a7a      	ldr	r2, [pc, #488]	@ (80012b0 <Sensors_Pin_Init+0x230>)
 80010c6:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Sensor 3: TIM1_CH3 (PE13) - Trig PE14
    sensors[2].htim = &htim1;
 80010c8:	4b75      	ldr	r3, [pc, #468]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ca:	4a76      	ldr	r2, [pc, #472]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010cc:	679a      	str	r2, [r3, #120]	@ 0x78
    sensors[2].channel = TIM_CHANNEL_3;
 80010ce:	4b74      	ldr	r3, [pc, #464]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d0:	2208      	movs	r2, #8
 80010d2:	67da      	str	r2, [r3, #124]	@ 0x7c
    sensors[2].TRIG_PORT = GPIOE;
 80010d4:	4b72      	ldr	r3, [pc, #456]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d6:	4a74      	ldr	r2, [pc, #464]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    sensors[2].TRIG_PIN = Trig_3_Pin;
 80010dc:	4b70      	ldr	r3, [pc, #448]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010e2:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    sensors[2].name = "US3";
 80010e6:	4b6e      	ldr	r3, [pc, #440]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010e8:	4a72      	ldr	r2, [pc, #456]	@ (80012b4 <Sensors_Pin_Init+0x234>)
 80010ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    // Sensor 4: TIM1_CH4 (PA11) - Trig PA12
    sensors[3].htim = &htim1;
 80010ee:	4b6c      	ldr	r3, [pc, #432]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f0:	4a6c      	ldr	r2, [pc, #432]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010f2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
    sensors[3].channel = TIM_CHANNEL_4;
 80010f6:	4b6a      	ldr	r3, [pc, #424]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f8:	220c      	movs	r2, #12
 80010fa:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    sensors[3].TRIG_PORT = Trig_4_GPIO_Port;
 80010fe:	4b68      	ldr	r3, [pc, #416]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001100:	4a6d      	ldr	r2, [pc, #436]	@ (80012b8 <Sensors_Pin_Init+0x238>)
 8001102:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    sensors[3].TRIG_PIN = Trig_4_Pin;
 8001106:	4b66      	ldr	r3, [pc, #408]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001108:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800110c:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
    sensors[3].name = "US4";
 8001110:	4b63      	ldr	r3, [pc, #396]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001112:	4a6a      	ldr	r2, [pc, #424]	@ (80012bc <Sensors_Pin_Init+0x23c>)
 8001114:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    // Sensor 5: TIM8_CH4 (PC9) - Trig PD15
    sensors[4].htim = &htim8;
 8001118:	4b61      	ldr	r3, [pc, #388]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800111a:	4a69      	ldr	r2, [pc, #420]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800111c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    sensors[4].channel = TIM_CHANNEL_4;
 8001120:	4b5f      	ldr	r3, [pc, #380]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001122:	220c      	movs	r2, #12
 8001124:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    sensors[4].TRIG_PORT = GPIOD;
 8001128:	4b5d      	ldr	r3, [pc, #372]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800112a:	4a66      	ldr	r2, [pc, #408]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 800112c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
    sensors[4].TRIG_PIN = Trig_5_Pin;
 8001130:	4b5b      	ldr	r3, [pc, #364]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001132:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001136:	f8a3 20fc 	strh.w	r2, [r3, #252]	@ 0xfc
    sensors[4].name = "US5";
 800113a:	4b59      	ldr	r3, [pc, #356]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800113c:	4a62      	ldr	r2, [pc, #392]	@ (80012c8 <Sensors_Pin_Init+0x248>)
 800113e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    // Sensor 6: TIM8_CH3 (PC8) - Trig PD14
    sensors[5].htim = &htim8;
 8001142:	4b57      	ldr	r3, [pc, #348]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001144:	4a5e      	ldr	r2, [pc, #376]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001146:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    sensors[5].channel = TIM_CHANNEL_3;
 800114a:	4b55      	ldr	r3, [pc, #340]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800114c:	2208      	movs	r2, #8
 800114e:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    sensors[5].TRIG_PORT = GPIOD;
 8001152:	4b53      	ldr	r3, [pc, #332]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001154:	4a5b      	ldr	r2, [pc, #364]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001156:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    sensors[5].TRIG_PIN = Trig_6_Pin;
 800115a:	4b51      	ldr	r3, [pc, #324]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800115c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001160:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
    sensors[5].name = "US6";
 8001164:	4b4e      	ldr	r3, [pc, #312]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001166:	4a59      	ldr	r2, [pc, #356]	@ (80012cc <Sensors_Pin_Init+0x24c>)
 8001168:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c

    // Sensor 7: TIM8_CH2 (PC7) - Trig PD13
    sensors[6].htim = &htim8;
 800116c:	4b4c      	ldr	r3, [pc, #304]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001170:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
    sensors[6].channel = TIM_CHANNEL_2;
 8001174:	4b4a      	ldr	r3, [pc, #296]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001176:	2204      	movs	r2, #4
 8001178:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
    sensors[6].TRIG_PORT = GPIOD;
 800117c:	4b48      	ldr	r3, [pc, #288]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800117e:	4a51      	ldr	r2, [pc, #324]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001180:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
    sensors[6].TRIG_PIN = Trig_7_Pin;
 8001184:	4b46      	ldr	r3, [pc, #280]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001186:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800118a:	f8a3 2174 	strh.w	r2, [r3, #372]	@ 0x174
    sensors[6].name = "US7";
 800118e:	4b44      	ldr	r3, [pc, #272]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001190:	4a4f      	ldr	r2, [pc, #316]	@ (80012d0 <Sensors_Pin_Init+0x250>)
 8001192:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178

    // Sensor 8: TIM8_CH1 (PC6) - Trig PD12
    sensors[7].htim = &htim8;
 8001196:	4b42      	ldr	r3, [pc, #264]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001198:	4a49      	ldr	r2, [pc, #292]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800119a:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
    sensors[7].channel = TIM_CHANNEL_1;
 800119e:	4b40      	ldr	r3, [pc, #256]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
    sensors[7].TRIG_PORT = GPIOD;
 80011a6:	4b3e      	ldr	r3, [pc, #248]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a8:	4a46      	ldr	r2, [pc, #280]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 80011aa:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
    sensors[7].TRIG_PIN = Trig_8_Pin;
 80011ae:	4b3c      	ldr	r3, [pc, #240]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011b4:	f8a3 21b0 	strh.w	r2, [r3, #432]	@ 0x1b0
    sensors[7].name = "US8";
 80011b8:	4b39      	ldr	r3, [pc, #228]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011ba:	4a46      	ldr	r2, [pc, #280]	@ (80012d4 <Sensors_Pin_Init+0x254>)
 80011bc:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4

    // Initialize all sensor variables
    for (int i = 0; i < NUM_SENSORS; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	e061      	b.n	800128a <Sensors_Pin_Init+0x20a>
        sensors[i].is_first_captured = false;
 80011c6:	4936      	ldr	r1, [pc, #216]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	4613      	mov	r3, r2
 80011cc:	011b      	lsls	r3, r3, #4
 80011ce:	1a9b      	subs	r3, r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	3320      	adds	r3, #32
 80011d6:	2200      	movs	r2, #0
 80011d8:	701a      	strb	r2, [r3, #0]
        sensors[i].is_captured = false;
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4613      	mov	r3, r2
 80011e0:	011b      	lsls	r3, r3, #4
 80011e2:	1a9b      	subs	r3, r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	440b      	add	r3, r1
 80011e8:	3321      	adds	r3, #33	@ 0x21
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
        sensors[i].difference = 0;
 80011ee:	492c      	ldr	r1, [pc, #176]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	4613      	mov	r3, r2
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	1a9b      	subs	r3, r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	440b      	add	r3, r1
 80011fc:	331c      	adds	r3, #28
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
        sensors[i].distance = 0.0f;
 8001202:	4927      	ldr	r1, [pc, #156]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	4613      	mov	r3, r2
 8001208:	011b      	lsls	r3, r3, #4
 800120a:	1a9b      	subs	r3, r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	440b      	add	r3, r1
 8001210:	3334      	adds	r3, #52	@ 0x34
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
        sensors[i].filtered_distance = 0.0f;
 8001218:	4921      	ldr	r1, [pc, #132]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	4613      	mov	r3, r2
 800121e:	011b      	lsls	r3, r3, #4
 8001220:	1a9b      	subs	r3, r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	3338      	adds	r3, #56	@ 0x38
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
        sensors[i].buffer_index = 0;
 800122e:	491c      	ldr	r1, [pc, #112]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	4613      	mov	r3, r2
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	1a9b      	subs	r3, r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	440b      	add	r3, r1
 800123c:	3330      	adds	r3, #48	@ 0x30
 800123e:	2200      	movs	r2, #0
 8001240:	701a      	strb	r2, [r3, #0]
        sensors[i].buffer_full = false;
 8001242:	4917      	ldr	r1, [pc, #92]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	4613      	mov	r3, r2
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	1a9b      	subs	r3, r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	440b      	add	r3, r1
 8001250:	3331      	adds	r3, #49	@ 0x31
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]

        for (int j = 0; j < FILTER_SIZE; j++) {
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	e010      	b.n	800127e <Sensors_Pin_Init+0x1fe>
            sensors[i].buffer[j] = 0.0f;
 800125c:	4910      	ldr	r1, [pc, #64]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	4613      	mov	r3, r2
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	1a9b      	subs	r3, r3, r2
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	4413      	add	r3, r2
 800126a:	3308      	adds	r3, #8
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	440b      	add	r3, r1
 8001270:	3304      	adds	r3, #4
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < FILTER_SIZE; j++) {
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	3301      	adds	r3, #1
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	2b02      	cmp	r3, #2
 8001282:	ddeb      	ble.n	800125c <Sensors_Pin_Init+0x1dc>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3301      	adds	r3, #1
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b07      	cmp	r3, #7
 800128e:	dd9a      	ble.n	80011c6 <Sensors_Pin_Init+0x146>
        }
    }
}
 8001290:	bf00      	nop
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000284 	.word	0x20000284
 80012a4:	200004c0 	.word	0x200004c0
 80012a8:	40021000 	.word	0x40021000
 80012ac:	0800c350 	.word	0x0800c350
 80012b0:	0800c354 	.word	0x0800c354
 80012b4:	0800c358 	.word	0x0800c358
 80012b8:	40020000 	.word	0x40020000
 80012bc:	0800c35c 	.word	0x0800c35c
 80012c0:	200005e0 	.word	0x200005e0
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	0800c360 	.word	0x0800c360
 80012cc:	0800c364 	.word	0x0800c364
 80012d0:	0800c368 	.word	0x0800c368
 80012d4:	0800c36c 	.word	0x0800c36c

080012d8 <HC_SR04_Init>:

/**
  * @brief  Initialize all sensors and start input capture
  * @retval None
  */
void HC_SR04_Init(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
    // Initialize pin mapping
    Sensors_Pin_Init();
 80012dc:	f7ff fed0 	bl	8001080 <Sensors_Pin_Init>

    // Start TIM1 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80012e0:	2100      	movs	r1, #0
 80012e2:	4810      	ldr	r0, [pc, #64]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012e4:	f004 fb5c 	bl	80059a0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80012e8:	2104      	movs	r1, #4
 80012ea:	480e      	ldr	r0, [pc, #56]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012ec:	f004 fb58 	bl	80059a0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 80012f0:	2108      	movs	r1, #8
 80012f2:	480c      	ldr	r0, [pc, #48]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012f4:	f004 fb54 	bl	80059a0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 80012f8:	210c      	movs	r1, #12
 80012fa:	480a      	ldr	r0, [pc, #40]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012fc:	f004 fb50 	bl	80059a0 <HAL_TIM_IC_Start_IT>

    // Start TIM8 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 8001300:	2100      	movs	r1, #0
 8001302:	4809      	ldr	r0, [pc, #36]	@ (8001328 <HC_SR04_Init+0x50>)
 8001304:	f004 fb4c 	bl	80059a0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_2);
 8001308:	2104      	movs	r1, #4
 800130a:	4807      	ldr	r0, [pc, #28]	@ (8001328 <HC_SR04_Init+0x50>)
 800130c:	f004 fb48 	bl	80059a0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_3);
 8001310:	2108      	movs	r1, #8
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <HC_SR04_Init+0x50>)
 8001314:	f004 fb44 	bl	80059a0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_4);
 8001318:	210c      	movs	r1, #12
 800131a:	4803      	ldr	r0, [pc, #12]	@ (8001328 <HC_SR04_Init+0x50>)
 800131c:	f004 fb40 	bl	80059a0 <HAL_TIM_IC_Start_IT>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200004c0 	.word	0x200004c0
 8001328:	200005e0 	.word	0x200005e0

0800132c <HC_SR04_Trigger_All>:

/**
  * @brief  Trigger all sensors simultaneously
  * @retval None
  */
void HC_SR04_Trigger_All(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
    // Reset flags and counter
    sensors_captured_count = 0;
 8001332:	4b9b      	ldr	r3, [pc, #620]	@ (80015a0 <HC_SR04_Trigger_All+0x274>)
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	e106      	b.n	800154c <HC_SR04_Trigger_All+0x220>
        sensors[i].is_captured = false;
 800133e:	4999      	ldr	r1, [pc, #612]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	4613      	mov	r3, r2
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	440b      	add	r3, r1
 800134c:	3321      	adds	r3, #33	@ 0x21
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
        sensors[i].is_first_captured = false;
 8001352:	4994      	ldr	r1, [pc, #592]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	4613      	mov	r3, r2
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	1a9b      	subs	r3, r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	3320      	adds	r3, #32
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
        // Ensure polarity is set to RISING
        __HAL_TIM_SET_CAPTUREPOLARITY(sensors[i].htim, sensors[i].channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001366:	498f      	ldr	r1, [pc, #572]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	4613      	mov	r3, r2
 800136c:	011b      	lsls	r3, r3, #4
 800136e:	1a9b      	subs	r3, r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	440b      	add	r3, r1
 8001374:	3304      	adds	r3, #4
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d116      	bne.n	80013aa <HC_SR04_Trigger_All+0x7e>
 800137c:	4989      	ldr	r1, [pc, #548]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4613      	mov	r3, r2
 8001382:	011b      	lsls	r3, r3, #4
 8001384:	1a9b      	subs	r3, r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6a19      	ldr	r1, [r3, #32]
 8001390:	4884      	ldr	r0, [pc, #528]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	4613      	mov	r3, r2
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	1a9b      	subs	r3, r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4403      	add	r3, r0
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f021 020a 	bic.w	r2, r1, #10
 80013a6:	621a      	str	r2, [r3, #32]
 80013a8:	e059      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013aa:	497e      	ldr	r1, [pc, #504]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	4613      	mov	r3, r2
 80013b0:	011b      	lsls	r3, r3, #4
 80013b2:	1a9b      	subs	r3, r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	3304      	adds	r3, #4
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d116      	bne.n	80013ee <HC_SR04_Trigger_All+0xc2>
 80013c0:	4978      	ldr	r1, [pc, #480]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	4613      	mov	r3, r2
 80013c6:	011b      	lsls	r3, r3, #4
 80013c8:	1a9b      	subs	r3, r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	440b      	add	r3, r1
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6a19      	ldr	r1, [r3, #32]
 80013d4:	4873      	ldr	r0, [pc, #460]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	4613      	mov	r3, r2
 80013da:	011b      	lsls	r3, r3, #4
 80013dc:	1a9b      	subs	r3, r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4403      	add	r3, r0
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	f021 03a0 	bic.w	r3, r1, #160	@ 0xa0
 80013ea:	6213      	str	r3, [r2, #32]
 80013ec:	e037      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013ee:	496d      	ldr	r1, [pc, #436]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	4613      	mov	r3, r2
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	1a9b      	subs	r3, r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	3304      	adds	r3, #4
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b08      	cmp	r3, #8
 8001402:	d116      	bne.n	8001432 <HC_SR04_Trigger_All+0x106>
 8001404:	4967      	ldr	r1, [pc, #412]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	4613      	mov	r3, r2
 800140a:	011b      	lsls	r3, r3, #4
 800140c:	1a9b      	subs	r3, r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6a19      	ldr	r1, [r3, #32]
 8001418:	4862      	ldr	r0, [pc, #392]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	4613      	mov	r3, r2
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	1a9b      	subs	r3, r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4403      	add	r3, r0
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	f421 6320 	bic.w	r3, r1, #2560	@ 0xa00
 800142e:	6213      	str	r3, [r2, #32]
 8001430:	e015      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 8001432:	495c      	ldr	r1, [pc, #368]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	4613      	mov	r3, r2
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	1a9b      	subs	r3, r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	440b      	add	r3, r1
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6a19      	ldr	r1, [r3, #32]
 8001446:	4857      	ldr	r0, [pc, #348]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001448:	68fa      	ldr	r2, [r7, #12]
 800144a:	4613      	mov	r3, r2
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	1a9b      	subs	r3, r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4403      	add	r3, r0
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	f421 4320 	bic.w	r3, r1, #40960	@ 0xa000
 800145c:	6213      	str	r3, [r2, #32]
 800145e:	4951      	ldr	r1, [pc, #324]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4613      	mov	r3, r2
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	1a9b      	subs	r3, r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	440b      	add	r3, r1
 800146c:	3304      	adds	r3, #4
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d114      	bne.n	800149e <HC_SR04_Trigger_All+0x172>
 8001474:	494b      	ldr	r1, [pc, #300]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	4613      	mov	r3, r2
 800147a:	011b      	lsls	r3, r3, #4
 800147c:	1a9b      	subs	r3, r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	440b      	add	r3, r1
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6819      	ldr	r1, [r3, #0]
 8001486:	4847      	ldr	r0, [pc, #284]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	4613      	mov	r3, r2
 800148c:	011b      	lsls	r3, r3, #4
 800148e:	1a9b      	subs	r3, r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4403      	add	r3, r0
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6a0a      	ldr	r2, [r1, #32]
 800149a:	621a      	str	r2, [r3, #32]
 800149c:	e053      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800149e:	4941      	ldr	r1, [pc, #260]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014a0:	68fa      	ldr	r2, [r7, #12]
 80014a2:	4613      	mov	r3, r2
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	1a9b      	subs	r3, r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	3304      	adds	r3, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d114      	bne.n	80014de <HC_SR04_Trigger_All+0x1b2>
 80014b4:	493b      	ldr	r1, [pc, #236]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4613      	mov	r3, r2
 80014ba:	011b      	lsls	r3, r3, #4
 80014bc:	1a9b      	subs	r3, r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6819      	ldr	r1, [r3, #0]
 80014c6:	4837      	ldr	r0, [pc, #220]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	4613      	mov	r3, r2
 80014cc:	011b      	lsls	r3, r3, #4
 80014ce:	1a9b      	subs	r3, r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4403      	add	r3, r0
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	6a0b      	ldr	r3, [r1, #32]
 80014da:	6213      	str	r3, [r2, #32]
 80014dc:	e033      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 80014de:	4931      	ldr	r1, [pc, #196]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4613      	mov	r3, r2
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	1a9b      	subs	r3, r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	3304      	adds	r3, #4
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b08      	cmp	r3, #8
 80014f2:	d114      	bne.n	800151e <HC_SR04_Trigger_All+0x1f2>
 80014f4:	492b      	ldr	r1, [pc, #172]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	4613      	mov	r3, r2
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	1a9b      	subs	r3, r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	440b      	add	r3, r1
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6819      	ldr	r1, [r3, #0]
 8001506:	4827      	ldr	r0, [pc, #156]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	4613      	mov	r3, r2
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	1a9b      	subs	r3, r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4403      	add	r3, r0
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	6a0b      	ldr	r3, [r1, #32]
 800151a:	6213      	str	r3, [r2, #32]
 800151c:	e013      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800151e:	4921      	ldr	r1, [pc, #132]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	4613      	mov	r3, r2
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	1a9b      	subs	r3, r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	440b      	add	r3, r1
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6819      	ldr	r1, [r3, #0]
 8001530:	481c      	ldr	r0, [pc, #112]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	4613      	mov	r3, r2
 8001536:	011b      	lsls	r3, r3, #4
 8001538:	1a9b      	subs	r3, r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4403      	add	r3, r0
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	6a0b      	ldr	r3, [r1, #32]
 8001544:	6213      	str	r3, [r2, #32]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3301      	adds	r3, #1
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2b07      	cmp	r3, #7
 8001550:	f77f aef5 	ble.w	800133e <HC_SR04_Trigger_All+0x12>
    }

    // Set all trigger pins HIGH
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001554:	2300      	movs	r3, #0
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	e018      	b.n	800158c <HC_SR04_Trigger_All+0x260>
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_SET);
 800155a:	4912      	ldr	r1, [pc, #72]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800155c:	68ba      	ldr	r2, [r7, #8]
 800155e:	4613      	mov	r3, r2
 8001560:	011b      	lsls	r3, r3, #4
 8001562:	1a9b      	subs	r3, r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	440b      	add	r3, r1
 8001568:	3308      	adds	r3, #8
 800156a:	6818      	ldr	r0, [r3, #0]
 800156c:	490d      	ldr	r1, [pc, #52]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	4613      	mov	r3, r2
 8001572:	011b      	lsls	r3, r3, #4
 8001574:	1a9b      	subs	r3, r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	330c      	adds	r3, #12
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	2201      	movs	r2, #1
 8001580:	4619      	mov	r1, r3
 8001582:	f002 fb4d 	bl	8003c20 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	3301      	adds	r3, #1
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	2b07      	cmp	r3, #7
 8001590:	dde3      	ble.n	800155a <HC_SR04_Trigger_All+0x22e>
    }

    delay_us(12);  // 10-12us trigger pulse
 8001592:	200c      	movs	r0, #12
 8001594:	f7ff fd56 	bl	8001044 <delay_us>

    // Set all trigger pins LOW
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	e01d      	b.n	80015da <HC_SR04_Trigger_All+0x2ae>
 800159e:	bf00      	nop
 80015a0:	20000464 	.word	0x20000464
 80015a4:	20000284 	.word	0x20000284
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_RESET);
 80015a8:	4914      	ldr	r1, [pc, #80]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	1a9b      	subs	r3, r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	3308      	adds	r3, #8
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	4910      	ldr	r1, [pc, #64]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	4613      	mov	r3, r2
 80015c0:	011b      	lsls	r3, r3, #4
 80015c2:	1a9b      	subs	r3, r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	440b      	add	r3, r1
 80015c8:	330c      	adds	r3, #12
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	2200      	movs	r2, #0
 80015ce:	4619      	mov	r1, r3
 80015d0:	f002 fb26 	bl	8003c20 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3301      	adds	r3, #1
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b07      	cmp	r3, #7
 80015de:	dde3      	ble.n	80015a8 <HC_SR04_Trigger_All+0x27c>
    }

    // Start timeout timer
    if (delay_timer != NULL) {
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d004      	beq.n	80015f2 <HC_SR04_Trigger_All+0x2c6>
        __HAL_TIM_SET_COUNTER(delay_timer, 0);
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2200      	movs	r2, #0
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
    }
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000284 	.word	0x20000284
 8001600:	20000468 	.word	0x20000468

08001604 <HC_SR04_Capture_Callback>:
/**
  * @brief  Input Capture Callback (to be called from main.c)
  * @param  htim: Timer handle
  * @retval None
  */
void HC_SR04_Capture_Callback(TIM_HandleTypeDef *htim) {
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    HC_SR04_IC *sensor = NULL;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
    uint32_t capture_value;

    // Fast sensor lookup
    if (htim->Instance == TIM1) {
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a90      	ldr	r2, [pc, #576]	@ (8001858 <HC_SR04_Capture_Callback+0x254>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d124      	bne.n	8001664 <HC_SR04_Capture_Callback+0x60>
        switch (htim->Channel) {
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	7f1b      	ldrb	r3, [r3, #28]
 800161e:	3b01      	subs	r3, #1
 8001620:	2b07      	cmp	r3, #7
 8001622:	f200 8164 	bhi.w	80018ee <HC_SR04_Capture_Callback+0x2ea>
 8001626:	a201      	add	r2, pc, #4	@ (adr r2, 800162c <HC_SR04_Capture_Callback+0x28>)
 8001628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800162c:	0800164d 	.word	0x0800164d
 8001630:	08001653 	.word	0x08001653
 8001634:	080018ef 	.word	0x080018ef
 8001638:	08001659 	.word	0x08001659
 800163c:	080018ef 	.word	0x080018ef
 8001640:	080018ef 	.word	0x080018ef
 8001644:	080018ef 	.word	0x080018ef
 8001648:	0800165f 	.word	0x0800165f
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[0]; break;
 800164c:	4b83      	ldr	r3, [pc, #524]	@ (800185c <HC_SR04_Capture_Callback+0x258>)
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	e034      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[1]; break;
 8001652:	4b83      	ldr	r3, [pc, #524]	@ (8001860 <HC_SR04_Capture_Callback+0x25c>)
 8001654:	60fb      	str	r3, [r7, #12]
 8001656:	e031      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[2]; break;
 8001658:	4b82      	ldr	r3, [pc, #520]	@ (8001864 <HC_SR04_Capture_Callback+0x260>)
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	e02e      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[3]; break;
 800165e:	4b82      	ldr	r3, [pc, #520]	@ (8001868 <HC_SR04_Capture_Callback+0x264>)
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	e02b      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            default: return;
        }
    }
    else if (htim->Instance == TIM8) {
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a80      	ldr	r2, [pc, #512]	@ (800186c <HC_SR04_Capture_Callback+0x268>)
 800166a:	4293      	cmp	r3, r2
 800166c:	f040 8141 	bne.w	80018f2 <HC_SR04_Capture_Callback+0x2ee>
        switch (htim->Channel) {
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	7f1b      	ldrb	r3, [r3, #28]
 8001674:	3b01      	subs	r3, #1
 8001676:	2b07      	cmp	r3, #7
 8001678:	f200 813d 	bhi.w	80018f6 <HC_SR04_Capture_Callback+0x2f2>
 800167c:	a201      	add	r2, pc, #4	@ (adr r2, 8001684 <HC_SR04_Capture_Callback+0x80>)
 800167e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001682:	bf00      	nop
 8001684:	080016a5 	.word	0x080016a5
 8001688:	080016ab 	.word	0x080016ab
 800168c:	080018f7 	.word	0x080018f7
 8001690:	080016b1 	.word	0x080016b1
 8001694:	080018f7 	.word	0x080018f7
 8001698:	080018f7 	.word	0x080018f7
 800169c:	080018f7 	.word	0x080018f7
 80016a0:	080016b7 	.word	0x080016b7
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[7]; break;
 80016a4:	4b72      	ldr	r3, [pc, #456]	@ (8001870 <HC_SR04_Capture_Callback+0x26c>)
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	e008      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[6]; break;
 80016aa:	4b72      	ldr	r3, [pc, #456]	@ (8001874 <HC_SR04_Capture_Callback+0x270>)
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	e005      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[5]; break;
 80016b0:	4b71      	ldr	r3, [pc, #452]	@ (8001878 <HC_SR04_Capture_Callback+0x274>)
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	e002      	b.n	80016bc <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[4]; break;
 80016b6:	4b71      	ldr	r3, [pc, #452]	@ (800187c <HC_SR04_Capture_Callback+0x278>)
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	bf00      	nop
    }
    else {
        return;
    }

    capture_value = HAL_TIM_ReadCapturedValue(htim, sensor->channel);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	4619      	mov	r1, r3
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f004 fdaa 	bl	800621c <HAL_TIM_ReadCapturedValue>
 80016c8:	60b8      	str	r0, [r7, #8]

    if (!sensor->is_first_captured) {
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	f083 0301 	eor.w	r3, r3, #1
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d065      	beq.n	80017a8 <HC_SR04_Capture_Callback+0x1a4>
        // First capture (RISING edge)
        sensor->ic_val1 = capture_value;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	615a      	str	r2, [r3, #20]
        sensor->is_first_captured = true;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	2201      	movs	r2, #1
 80016e6:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d108      	bne.n	8001704 <HC_SR04_Capture_Callback+0x100>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	6a1a      	ldr	r2, [r3, #32]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 020a 	bic.w	r2, r2, #10
 8001700:	621a      	str	r2, [r3, #32]
 8001702:	e021      	b.n	8001748 <HC_SR04_Capture_Callback+0x144>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	2b04      	cmp	r3, #4
 800170a:	d108      	bne.n	800171e <HC_SR04_Capture_Callback+0x11a>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6a1b      	ldr	r3, [r3, #32]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	6812      	ldr	r2, [r2, #0]
 8001716:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800171a:	6213      	str	r3, [r2, #32]
 800171c:	e014      	b.n	8001748 <HC_SR04_Capture_Callback+0x144>
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2b08      	cmp	r3, #8
 8001724:	d108      	bne.n	8001738 <HC_SR04_Capture_Callback+0x134>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6a1b      	ldr	r3, [r3, #32]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6812      	ldr	r2, [r2, #0]
 8001730:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8001734:	6213      	str	r3, [r2, #32]
 8001736:	e007      	b.n	8001748 <HC_SR04_Capture_Callback+0x144>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6a1b      	ldr	r3, [r3, #32]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	6812      	ldr	r2, [r2, #0]
 8001742:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8001746:	6213      	str	r3, [r2, #32]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d108      	bne.n	8001762 <HC_SR04_Capture_Callback+0x15e>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	6a1a      	ldr	r2, [r3, #32]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f042 0202 	orr.w	r2, r2, #2
 800175e:	621a      	str	r2, [r3, #32]
 8001760:	e0ca      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b04      	cmp	r3, #4
 8001768:	d108      	bne.n	800177c <HC_SR04_Capture_Callback+0x178>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	f043 0320 	orr.w	r3, r3, #32
 8001778:	6213      	str	r3, [r2, #32]
 800177a:	e0bd      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	2b08      	cmp	r3, #8
 8001782:	d108      	bne.n	8001796 <HC_SR04_Capture_Callback+0x192>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	6a1b      	ldr	r3, [r3, #32]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001792:	6213      	str	r3, [r2, #32]
 8001794:	e0b0      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	6a1b      	ldr	r3, [r3, #32]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	6812      	ldr	r2, [r2, #0]
 80017a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80017a4:	6213      	str	r3, [r2, #32]
 80017a6:	e0a7      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
    }
    else {
        // Second capture (FALLING edge)
        sensor->ic_val2 = capture_value;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	68ba      	ldr	r2, [r7, #8]
 80017ac:	619a      	str	r2, [r3, #24]

        // Calculate pulse width (handle timer overflow)
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	699a      	ldr	r2, [r3, #24]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	695b      	ldr	r3, [r3, #20]
                           (sensor->ic_val2 - sensor->ic_val1) :
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d305      	bcc.n	80017c6 <HC_SR04_Capture_Callback+0x1c2>
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	699a      	ldr	r2, [r3, #24]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	e007      	b.n	80017d6 <HC_SR04_Capture_Callback+0x1d2>
                           (0xFFFF - sensor->ic_val1 + sensor->ic_val2);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	699a      	ldr	r2, [r3, #24]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	1ad3      	subs	r3, r2, r3
                           (sensor->ic_val2 - sensor->ic_val1) :
 80017d0:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80017d4:	33ff      	adds	r3, #255	@ 0xff
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 80017d6:	68fa      	ldr	r2, [r7, #12]
 80017d8:	61d3      	str	r3, [r2, #28]

        // Validate pulse width (150us - 23200us = 2.5cm - 400cm)
        sensor->is_captured = (sensor->difference >= 150 && sensor->difference <= 23200);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	2b95      	cmp	r3, #149	@ 0x95
 80017e0:	d907      	bls.n	80017f2 <HC_SR04_Capture_Callback+0x1ee>
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	f645 22a0 	movw	r2, #23200	@ 0x5aa0
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d801      	bhi.n	80017f2 <HC_SR04_Capture_Callback+0x1ee>
 80017ee:	2301      	movs	r3, #1
 80017f0:	e000      	b.n	80017f4 <HC_SR04_Capture_Callback+0x1f0>
 80017f2:	2300      	movs	r3, #0
 80017f4:	f003 0301 	and.w	r3, r3, #1
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        // Reset for next measurement
        sensor->is_first_captured = false;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d108      	bne.n	8001822 <HC_SR04_Capture_Callback+0x21e>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	6a1a      	ldr	r2, [r3, #32]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f022 020a 	bic.w	r2, r2, #10
 800181e:	621a      	str	r2, [r3, #32]
 8001820:	e036      	b.n	8001890 <HC_SR04_Capture_Callback+0x28c>
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b04      	cmp	r3, #4
 8001828:	d108      	bne.n	800183c <HC_SR04_Capture_Callback+0x238>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	6a1b      	ldr	r3, [r3, #32]
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	6812      	ldr	r2, [r2, #0]
 8001834:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001838:	6213      	str	r3, [r2, #32]
 800183a:	e029      	b.n	8001890 <HC_SR04_Capture_Callback+0x28c>
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	2b08      	cmp	r3, #8
 8001842:	d11d      	bne.n	8001880 <HC_SR04_Capture_Callback+0x27c>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	6812      	ldr	r2, [r2, #0]
 800184e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8001852:	6213      	str	r3, [r2, #32]
 8001854:	e01c      	b.n	8001890 <HC_SR04_Capture_Callback+0x28c>
 8001856:	bf00      	nop
 8001858:	40010000 	.word	0x40010000
 800185c:	20000284 	.word	0x20000284
 8001860:	200002c0 	.word	0x200002c0
 8001864:	200002fc 	.word	0x200002fc
 8001868:	20000338 	.word	0x20000338
 800186c:	40010400 	.word	0x40010400
 8001870:	20000428 	.word	0x20000428
 8001874:	200003ec 	.word	0x200003ec
 8001878:	200003b0 	.word	0x200003b0
 800187c:	20000374 	.word	0x20000374
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	6a1b      	ldr	r3, [r3, #32]
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	6812      	ldr	r2, [r2, #0]
 800188a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800188e:	6213      	str	r3, [r2, #32]
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d106      	bne.n	80018a6 <HC_SR04_Capture_Callback+0x2a2>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6a12      	ldr	r2, [r2, #32]
 80018a2:	621a      	str	r2, [r3, #32]
 80018a4:	e01b      	b.n	80018de <HC_SR04_Capture_Callback+0x2da>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d106      	bne.n	80018bc <HC_SR04_Capture_Callback+0x2b8>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	6812      	ldr	r2, [r2, #0]
 80018b6:	6a1b      	ldr	r3, [r3, #32]
 80018b8:	6213      	str	r3, [r2, #32]
 80018ba:	e010      	b.n	80018de <HC_SR04_Capture_Callback+0x2da>
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	2b08      	cmp	r3, #8
 80018c2:	d106      	bne.n	80018d2 <HC_SR04_Capture_Callback+0x2ce>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	6812      	ldr	r2, [r2, #0]
 80018cc:	6a1b      	ldr	r3, [r3, #32]
 80018ce:	6213      	str	r3, [r2, #32]
 80018d0:	e005      	b.n	80018de <HC_SR04_Capture_Callback+0x2da>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	6812      	ldr	r2, [r2, #0]
 80018da:	6a1b      	ldr	r3, [r3, #32]
 80018dc:	6213      	str	r3, [r2, #32]

        // Increment completion counter
        sensors_captured_count++;
 80018de:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <HC_SR04_Capture_Callback+0x2fc>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	3301      	adds	r3, #1
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	4b05      	ldr	r3, [pc, #20]	@ (8001900 <HC_SR04_Capture_Callback+0x2fc>)
 80018ea:	701a      	strb	r2, [r3, #0]
 80018ec:	e004      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 80018ee:	bf00      	nop
 80018f0:	e002      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
        return;
 80018f2:	bf00      	nop
 80018f4:	e000      	b.n	80018f8 <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 80018f6:	bf00      	nop
    }
}
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000464 	.word	0x20000464

08001904 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001908:	4b12      	ldr	r3, [pc, #72]	@ (8001954 <MX_I2C1_Init+0x50>)
 800190a:	4a13      	ldr	r2, [pc, #76]	@ (8001958 <MX_I2C1_Init+0x54>)
 800190c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800190e:	4b11      	ldr	r3, [pc, #68]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001910:	4a12      	ldr	r2, [pc, #72]	@ (800195c <MX_I2C1_Init+0x58>)
 8001912:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001914:	4b0f      	ldr	r3, [pc, #60]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800191a:	4b0e      	ldr	r3, [pc, #56]	@ (8001954 <MX_I2C1_Init+0x50>)
 800191c:	2200      	movs	r2, #0
 800191e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001920:	4b0c      	ldr	r3, [pc, #48]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001922:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001926:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001928:	4b0a      	ldr	r3, [pc, #40]	@ (8001954 <MX_I2C1_Init+0x50>)
 800192a:	2200      	movs	r2, #0
 800192c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800192e:	4b09      	ldr	r3, [pc, #36]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001934:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001936:	2200      	movs	r2, #0
 8001938:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800193a:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <MX_I2C1_Init+0x50>)
 800193c:	2200      	movs	r2, #0
 800193e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001940:	4804      	ldr	r0, [pc, #16]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001942:	f002 f987 	bl	8003c54 <HAL_I2C_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800194c:	f000 fd67 	bl	800241e <Error_Handler>
  }

}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}
 8001954:	2000046c 	.word	0x2000046c
 8001958:	40005400 	.word	0x40005400
 800195c:	00061a80 	.word	0x00061a80

08001960 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	@ 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a19      	ldr	r2, [pc, #100]	@ (80019e4 <HAL_I2C_MspInit+0x84>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d12b      	bne.n	80019da <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b18      	ldr	r3, [pc, #96]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	4a17      	ldr	r2, [pc, #92]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 800198c:	f043 0302 	orr.w	r3, r3, #2
 8001990:	6313      	str	r3, [r2, #48]	@ 0x30
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800199e:	23c0      	movs	r3, #192	@ 0xc0
 80019a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019a2:	2312      	movs	r3, #18
 80019a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019a6:	2301      	movs	r3, #1
 80019a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019aa:	2303      	movs	r3, #3
 80019ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019ae:	2304      	movs	r3, #4
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	4619      	mov	r1, r3
 80019b8:	480c      	ldr	r0, [pc, #48]	@ (80019ec <HAL_I2C_MspInit+0x8c>)
 80019ba:	f001 ff95 	bl	80038e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	60fb      	str	r3, [r7, #12]
 80019c2:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c6:	4a08      	ldr	r2, [pc, #32]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 80019c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ce:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <HAL_I2C_MspInit+0x88>)
 80019d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	@ 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40005400 	.word	0x40005400
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020400 	.word	0x40020400

080019f0 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ==================== Override printf untuk UART ====================
int _write(int file, char *ptr, int len) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
 8001a04:	68b9      	ldr	r1, [r7, #8]
 8001a06:	4804      	ldr	r0, [pc, #16]	@ (8001a18 <_write+0x28>)
 8001a08:	f005 f994 	bl	8006d34 <HAL_UART_Transmit>
    return len;
 8001a0c:	687b      	ldr	r3, [r7, #4]
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	200006b8 	.word	0x200006b8

08001a1c <main>:
    yawAngle_deg = 0.0f;
    printf("IMU Yaw telah di-reset kalibrasi ke 0.\r\n");
}

int main(void)
{
 8001a1c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a20:	b086      	sub	sp, #24
 8001a22:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a24:	f001 fdb8 	bl	8003598 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a28:	f000 f8b6 	bl	8001b98 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a2c:	f000 fc42 	bl	80022b4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001a30:	f000 f91c 	bl	8001c6c <MX_TIM1_Init>
  MX_TIM8_Init();
 8001a34:	f000 fae0 	bl	8001ff8 <MX_TIM8_Init>
  MX_TIM2_Init();
 8001a38:	f000 f9ac 	bl	8001d94 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001a3c:	f000 fc10 	bl	8002260 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8001a40:	f000 fa28 	bl	8001e94 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001a44:	f000 fa8a 	bl	8001f5c <MX_TIM5_Init>
  MX_TIM9_Init();
 8001a48:	f000 fb6a 	bl	8002120 <MX_TIM9_Init>
  MX_TIM12_Init();
 8001a4c:	f000 fbb8 	bl	80021c0 <MX_TIM12_Init>
  MX_I2C1_Init();
 8001a50:	f7ff ff58 	bl	8001904 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // Initialize HC-SR04 sensor library
  HC_SR04_Delay_Init(&htim5);  // Initialize delay timer
 8001a54:	4845      	ldr	r0, [pc, #276]	@ (8001b6c <main+0x150>)
 8001a56:	f7ff fae3 	bl	8001020 <HC_SR04_Delay_Init>
  HAL_Delay(100);              // Wait for timers to stabilize
 8001a5a:	2064      	movs	r0, #100	@ 0x64
 8001a5c:	f001 fe0e 	bl	800367c <HAL_Delay>
  HC_SR04_Init();              // Initialize all 8 sensors + start input capture
 8001a60:	f7ff fc3a 	bl	80012d8 <HC_SR04_Init>
  HAL_Delay(200);              // Wait for sensors to settle after power-on
 8001a64:	20c8      	movs	r0, #200	@ 0xc8
 8001a66:	f001 fe09 	bl	800367c <HAL_Delay>

  // Dummy reads to clear any noise
  HC_SR04_Trigger_All();
 8001a6a:	f7ff fc5f 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001a6e:	203c      	movs	r0, #60	@ 0x3c
 8001a70:	f001 fe04 	bl	800367c <HAL_Delay>
  HC_SR04_Trigger_All();
 8001a74:	f7ff fc5a 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001a78:	203c      	movs	r0, #60	@ 0x3c
 8001a7a:	f001 fdff 	bl	800367c <HAL_Delay>

  Motor_Init();
 8001a7e:	f000 fcd5 	bl	800242c <Motor_Init>

  // Initialize MPU6050
  MPU6050_Init(&hi2c1);
 8001a82:	483b      	ldr	r0, [pc, #236]	@ (8001b70 <main+0x154>)
 8001a84:	f000 fdf2 	bl	800266c <MPU6050_Init>
  printf("MPU6050 initialized.\r\n");
 8001a88:	483a      	ldr	r0, [pc, #232]	@ (8001b74 <main+0x158>)
 8001a8a:	f006 fc9d 	bl	80083c8 <puts>
  HAL_Delay(100);
 8001a8e:	2064      	movs	r0, #100	@ 0x64
 8001a90:	f001 fdf4 	bl	800367c <HAL_Delay>

  // Initialize timing untuk yaw calculation
  lastTick = HAL_GetTick();
 8001a94:	f001 fde6 	bl	8003664 <HAL_GetTick>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	4a37      	ldr	r2, [pc, #220]	@ (8001b78 <main+0x15c>)
 8001a9c:	6013      	str	r3, [r2, #0]

  printf("SYSTEM READY - CONTINUOUS FORWARD MODE\r\n");
 8001a9e:	4837      	ldr	r0, [pc, #220]	@ (8001b7c <main+0x160>)
 8001aa0:	f006 fc92 	bl	80083c8 <puts>
  printf("Sensor settling complete.\r\n");
 8001aa4:	4836      	ldr	r0, [pc, #216]	@ (8001b80 <main+0x164>)
 8001aa6:	f006 fc8f 	bl	80083c8 <puts>
  HAL_Delay(2000);
 8001aaa:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001aae:	f001 fde5 	bl	800367c <HAL_Delay>


	  //Motor_Forward(kecepatan_motor);

	  // 1. Hitung delta time (dt)
	      uint32_t currentTick = HAL_GetTick();
 8001ab2:	f001 fdd7 	bl	8003664 <HAL_GetTick>
 8001ab6:	6078      	str	r0, [r7, #4]
	      dt = (float)(currentTick - lastTick) / 1000.0f; // Konversi ke detik
 8001ab8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b78 <main+0x15c>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	ee07 3a90 	vmov	s15, r3
 8001ac4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ac8:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8001b84 <main+0x168>
 8001acc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b88 <main+0x16c>)
 8001ad2:	edc3 7a00 	vstr	s15, [r3]
	      lastTick = currentTick;
 8001ad6:	4a28      	ldr	r2, [pc, #160]	@ (8001b78 <main+0x15c>)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6013      	str	r3, [r2, #0]

	      // 2. Baca data MPU6050
	      MPU6050_Read_All(&hi2c1, &MPU6050);
 8001adc:	492b      	ldr	r1, [pc, #172]	@ (8001b8c <main+0x170>)
 8001ade:	4824      	ldr	r0, [pc, #144]	@ (8001b70 <main+0x154>)
 8001ae0:	f000 fe1e 	bl	8002720 <MPU6050_Read_All>

	      // 3. Update yaw angle dengan integrasi gyroscope
	      yawAngle_deg += MPU6050.Gz * dt;
 8001ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b90 <main+0x174>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fd2d 	bl	8000548 <__aeabi_f2d>
 8001aee:	4680      	mov	r8, r0
 8001af0:	4689      	mov	r9, r1
 8001af2:	4b26      	ldr	r3, [pc, #152]	@ (8001b8c <main+0x170>)
 8001af4:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001af8:	4b23      	ldr	r3, [pc, #140]	@ (8001b88 <main+0x16c>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7fe fd23 	bl	8000548 <__aeabi_f2d>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	4620      	mov	r0, r4
 8001b08:	4629      	mov	r1, r5
 8001b0a:	f7fe fd75 	bl	80005f8 <__aeabi_dmul>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	460b      	mov	r3, r1
 8001b12:	4640      	mov	r0, r8
 8001b14:	4649      	mov	r1, r9
 8001b16:	f7fe fbb9 	bl	800028c <__adddf3>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	4610      	mov	r0, r2
 8001b20:	4619      	mov	r1, r3
 8001b22:	f7ff f861 	bl	8000be8 <__aeabi_d2f>
 8001b26:	4603      	mov	r3, r0
 8001b28:	4a19      	ldr	r2, [pc, #100]	@ (8001b90 <main+0x174>)
 8001b2a:	6013      	str	r3, [r2, #0]


	  printf("dt: %.4f | Gz: %.2f | Yaw: %.1f\r\n", dt, MPU6050.Gz, yawAngle_deg);
 8001b2c:	4b16      	ldr	r3, [pc, #88]	@ (8001b88 <main+0x16c>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fd09 	bl	8000548 <__aeabi_f2d>
 8001b36:	4680      	mov	r8, r0
 8001b38:	4689      	mov	r9, r1
 8001b3a:	4b14      	ldr	r3, [pc, #80]	@ (8001b8c <main+0x170>)
 8001b3c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001b40:	4b13      	ldr	r3, [pc, #76]	@ (8001b90 <main+0x174>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7fe fcff 	bl	8000548 <__aeabi_f2d>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b52:	e9cd 4500 	strd	r4, r5, [sp]
 8001b56:	4642      	mov	r2, r8
 8001b58:	464b      	mov	r3, r9
 8001b5a:	480e      	ldr	r0, [pc, #56]	@ (8001b94 <main+0x178>)
 8001b5c:	f006 fbcc 	bl	80082f8 <iprintf>
	  HAL_Delay(100); // Tambahkan delay untuk stabilitas
 8001b60:	2064      	movs	r0, #100	@ 0x64
 8001b62:	f001 fd8b 	bl	800367c <HAL_Delay>
  {
 8001b66:	bf00      	nop
 8001b68:	e7a3      	b.n	8001ab2 <main+0x96>
 8001b6a:	bf00      	nop
 8001b6c:	20000598 	.word	0x20000598
 8001b70:	2000046c 	.word	0x2000046c
 8001b74:	0800c408 	.word	0x0800c408
 8001b78:	2000075c 	.word	0x2000075c
 8001b7c:	0800c420 	.word	0x0800c420
 8001b80:	0800c448 	.word	0x0800c448
 8001b84:	447a0000 	.word	0x447a0000
 8001b88:	20000760 	.word	0x20000760
 8001b8c:	20000700 	.word	0x20000700
 8001b90:	20000758 	.word	0x20000758
 8001b94:	0800c464 	.word	0x0800c464

08001b98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b094      	sub	sp, #80	@ 0x50
 8001b9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b9e:	f107 0320 	add.w	r3, r7, #32
 8001ba2:	2230      	movs	r2, #48	@ 0x30
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f006 fd10 	bl	80085cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bac:	f107 030c 	add.w	r3, r7, #12
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
 8001bba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60bb      	str	r3, [r7, #8]
 8001bc0:	4b28      	ldr	r3, [pc, #160]	@ (8001c64 <SystemClock_Config+0xcc>)
 8001bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc4:	4a27      	ldr	r2, [pc, #156]	@ (8001c64 <SystemClock_Config+0xcc>)
 8001bc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bcc:	4b25      	ldr	r3, [pc, #148]	@ (8001c64 <SystemClock_Config+0xcc>)
 8001bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd4:	60bb      	str	r3, [r7, #8]
 8001bd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bd8:	2300      	movs	r3, #0
 8001bda:	607b      	str	r3, [r7, #4]
 8001bdc:	4b22      	ldr	r3, [pc, #136]	@ (8001c68 <SystemClock_Config+0xd0>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a21      	ldr	r2, [pc, #132]	@ (8001c68 <SystemClock_Config+0xd0>)
 8001be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001be6:	6013      	str	r3, [r2, #0]
 8001be8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c68 <SystemClock_Config+0xd0>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bf0:	607b      	str	r3, [r7, #4]
 8001bf2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bfc:	2310      	movs	r3, #16
 8001bfe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c00:	2302      	movs	r3, #2
 8001c02:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c04:	2300      	movs	r3, #0
 8001c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c08:	2308      	movs	r3, #8
 8001c0a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c0c:	23a8      	movs	r3, #168	@ 0xa8
 8001c0e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c10:	2302      	movs	r3, #2
 8001c12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c14:	2304      	movs	r3, #4
 8001c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c18:	f107 0320 	add.w	r3, r7, #32
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f003 f83d 	bl	8004c9c <HAL_RCC_OscConfig>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c28:	f000 fbf9 	bl	800241e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c2c:	230f      	movs	r3, #15
 8001c2e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c30:	2302      	movs	r3, #2
 8001c32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c38:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c3c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c42:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	2105      	movs	r1, #5
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f003 fa9e 	bl	800518c <HAL_RCC_ClockConfig>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c56:	f000 fbe2 	bl	800241e <Error_Handler>
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	3750      	adds	r7, #80	@ 0x50
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40007000 	.word	0x40007000

08001c6c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c72:	f107 0318 	add.w	r3, r7, #24
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c80:	f107 0310 	add.w	r3, r7, #16
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c8a:	463b      	mov	r3, r7
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
 8001c94:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c96:	4b3d      	ldr	r3, [pc, #244]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001c98:	4a3d      	ldr	r2, [pc, #244]	@ (8001d90 <MX_TIM1_Init+0x124>)
 8001c9a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001c9c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001c9e:	22a7      	movs	r2, #167	@ 0xa7
 8001ca0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca2:	4b3a      	ldr	r3, [pc, #232]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ca8:	4b38      	ldr	r3, [pc, #224]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001caa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb0:	4b36      	ldr	r3, [pc, #216]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cb6:	4b35      	ldr	r3, [pc, #212]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cbc:	4b33      	ldr	r3, [pc, #204]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001cc2:	4832      	ldr	r0, [pc, #200]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001cc4:	f003 fc42 	bl	800554c <HAL_TIM_Base_Init>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001cce:	f000 fba6 	bl	800241e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001cd8:	f107 0318 	add.w	r3, r7, #24
 8001cdc:	4619      	mov	r1, r3
 8001cde:	482b      	ldr	r0, [pc, #172]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001ce0:	f004 f9d4 	bl	800608c <HAL_TIM_ConfigClockSource>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001cea:	f000 fb98 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001cee:	4827      	ldr	r0, [pc, #156]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001cf0:	f003 fdfc 	bl	80058ec <HAL_TIM_IC_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001cfa:	f000 fb90 	bl	800241e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d06:	f107 0310 	add.w	r3, r7, #16
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	481f      	ldr	r0, [pc, #124]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001d0e:	f004 ff31 	bl	8006b74 <HAL_TIMEx_MasterConfigSynchronization>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8001d18:	f000 fb81 	bl	800241e <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d20:	2301      	movs	r3, #1
 8001d22:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d24:	2300      	movs	r3, #0
 8001d26:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	2200      	movs	r2, #0
 8001d30:	4619      	mov	r1, r3
 8001d32:	4816      	ldr	r0, [pc, #88]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001d34:	f004 f84c 	bl	8005dd0 <HAL_TIM_IC_ConfigChannel>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001d3e:	f000 fb6e 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001d42:	463b      	mov	r3, r7
 8001d44:	2204      	movs	r2, #4
 8001d46:	4619      	mov	r1, r3
 8001d48:	4810      	ldr	r0, [pc, #64]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001d4a:	f004 f841 	bl	8005dd0 <HAL_TIM_IC_ConfigChannel>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8001d54:	f000 fb63 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001d58:	463b      	mov	r3, r7
 8001d5a:	2208      	movs	r2, #8
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	480b      	ldr	r0, [pc, #44]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001d60:	f004 f836 	bl	8005dd0 <HAL_TIM_IC_ConfigChannel>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 8001d6a:	f000 fb58 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001d6e:	463b      	mov	r3, r7
 8001d70:	220c      	movs	r2, #12
 8001d72:	4619      	mov	r1, r3
 8001d74:	4805      	ldr	r0, [pc, #20]	@ (8001d8c <MX_TIM1_Init+0x120>)
 8001d76:	f004 f82b 	bl	8005dd0 <HAL_TIM_IC_ConfigChannel>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001d80:	f000 fb4d 	bl	800241e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */

}
 8001d84:	bf00      	nop
 8001d86:	3728      	adds	r7, #40	@ 0x28
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	200004c0 	.word	0x200004c0
 8001d90:	40010000 	.word	0x40010000

08001d94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08e      	sub	sp, #56	@ 0x38
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]
 8001da4:	609a      	str	r2, [r3, #8]
 8001da6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da8:	f107 0320 	add.w	r3, r7, #32
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001db2:	1d3b      	adds	r3, r7, #4
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
 8001dc0:	615a      	str	r2, [r3, #20]
 8001dc2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dc4:	4b32      	ldr	r3, [pc, #200]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001dc6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8001dcc:	4b30      	ldr	r3, [pc, #192]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001dce:	2201      	movs	r2, #1
 8001dd0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd2:	4b2f      	ldr	r3, [pc, #188]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 8001dd8:	4b2d      	ldr	r3, [pc, #180]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001dda:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001dde:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de0:	4b2b      	ldr	r3, [pc, #172]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001de6:	4b2a      	ldr	r3, [pc, #168]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001de8:	2280      	movs	r2, #128	@ 0x80
 8001dea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dec:	4828      	ldr	r0, [pc, #160]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001dee:	f003 fbad 	bl	800554c <HAL_TIM_Base_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001df8:	f000 fb11 	bl	800241e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e00:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e02:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e06:	4619      	mov	r1, r3
 8001e08:	4821      	ldr	r0, [pc, #132]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001e0a:	f004 f93f 	bl	800608c <HAL_TIM_ConfigClockSource>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001e14:	f000 fb03 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e18:	481d      	ldr	r0, [pc, #116]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001e1a:	f003 fc4f 	bl	80056bc <HAL_TIM_PWM_Init>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001e24:	f000 fafb 	bl	800241e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e30:	f107 0320 	add.w	r3, r7, #32
 8001e34:	4619      	mov	r1, r3
 8001e36:	4816      	ldr	r0, [pc, #88]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001e38:	f004 fe9c 	bl	8006b74 <HAL_TIMEx_MasterConfigSynchronization>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001e42:	f000 faec 	bl	800241e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e46:	2360      	movs	r3, #96	@ 0x60
 8001e48:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e52:	2300      	movs	r3, #0
 8001e54:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e56:	1d3b      	adds	r3, r7, #4
 8001e58:	2200      	movs	r2, #0
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	480c      	ldr	r0, [pc, #48]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001e5e:	f004 f853 	bl	8005f08 <HAL_TIM_PWM_ConfigChannel>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e68:	f000 fad9 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e6c:	1d3b      	adds	r3, r7, #4
 8001e6e:	2204      	movs	r2, #4
 8001e70:	4619      	mov	r1, r3
 8001e72:	4807      	ldr	r0, [pc, #28]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001e74:	f004 f848 	bl	8005f08 <HAL_TIM_PWM_ConfigChannel>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001e7e:	f000 face 	bl	800241e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e82:	4803      	ldr	r0, [pc, #12]	@ (8001e90 <MX_TIM2_Init+0xfc>)
 8001e84:	f001 f924 	bl	80030d0 <HAL_TIM_MspPostInit>

}
 8001e88:	bf00      	nop
 8001e8a:	3738      	adds	r7, #56	@ 0x38
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000508 	.word	0x20000508

08001e94 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08a      	sub	sp, #40	@ 0x28
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e9a:	f107 0320 	add.w	r3, r7, #32
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ea4:	1d3b      	adds	r3, r7, #4
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	609a      	str	r2, [r3, #8]
 8001eae:	60da      	str	r2, [r3, #12]
 8001eb0:	611a      	str	r2, [r3, #16]
 8001eb2:	615a      	str	r2, [r3, #20]
 8001eb4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001eb6:	4b27      	ldr	r3, [pc, #156]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001eb8:	4a27      	ldr	r2, [pc, #156]	@ (8001f58 <MX_TIM3_Init+0xc4>)
 8001eba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8001ebc:	4b25      	ldr	r3, [pc, #148]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec2:	4b24      	ldr	r3, [pc, #144]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 8001ec8:	4b22      	ldr	r3, [pc, #136]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001eca:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001ece:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed0:	4b20      	ldr	r3, [pc, #128]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001edc:	481d      	ldr	r0, [pc, #116]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001ede:	f003 fbed 	bl	80056bc <HAL_TIM_PWM_Init>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001ee8:	f000 fa99 	bl	800241e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eec:	2300      	movs	r3, #0
 8001eee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ef4:	f107 0320 	add.w	r3, r7, #32
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4816      	ldr	r0, [pc, #88]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001efc:	f004 fe3a 	bl	8006b74 <HAL_TIMEx_MasterConfigSynchronization>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001f06:	f000 fa8a 	bl	800241e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f0a:	2360      	movs	r3, #96	@ 0x60
 8001f0c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	2208      	movs	r2, #8
 8001f1e:	4619      	mov	r1, r3
 8001f20:	480c      	ldr	r0, [pc, #48]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001f22:	f003 fff1 	bl	8005f08 <HAL_TIM_PWM_ConfigChannel>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001f2c:	f000 fa77 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f30:	1d3b      	adds	r3, r7, #4
 8001f32:	220c      	movs	r2, #12
 8001f34:	4619      	mov	r1, r3
 8001f36:	4807      	ldr	r0, [pc, #28]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001f38:	f003 ffe6 	bl	8005f08 <HAL_TIM_PWM_ConfigChannel>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001f42:	f000 fa6c 	bl	800241e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f46:	4803      	ldr	r0, [pc, #12]	@ (8001f54 <MX_TIM3_Init+0xc0>)
 8001f48:	f001 f8c2 	bl	80030d0 <HAL_TIM_MspPostInit>

}
 8001f4c:	bf00      	nop
 8001f4e:	3728      	adds	r7, #40	@ 0x28
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	20000550 	.word	0x20000550
 8001f58:	40000400 	.word	0x40000400

08001f5c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f62:	f107 0308 	add.w	r3, r7, #8
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]
 8001f6c:	609a      	str	r2, [r3, #8]
 8001f6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f70:	463b      	mov	r3, r7
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001f78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff0 <MX_TIM5_Init+0x94>)
 8001f7a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ff4 <MX_TIM5_Init+0x98>)
 8001f7c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 15;
 8001f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ff0 <MX_TIM5_Init+0x94>)
 8001f80:	220f      	movs	r2, #15
 8001f82:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f84:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff0 <MX_TIM5_Init+0x94>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001f8a:	4b19      	ldr	r3, [pc, #100]	@ (8001ff0 <MX_TIM5_Init+0x94>)
 8001f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f90:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f92:	4b17      	ldr	r3, [pc, #92]	@ (8001ff0 <MX_TIM5_Init+0x94>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f98:	4b15      	ldr	r3, [pc, #84]	@ (8001ff0 <MX_TIM5_Init+0x94>)
 8001f9a:	2280      	movs	r2, #128	@ 0x80
 8001f9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001f9e:	4814      	ldr	r0, [pc, #80]	@ (8001ff0 <MX_TIM5_Init+0x94>)
 8001fa0:	f003 fad4 	bl	800554c <HAL_TIM_Base_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001faa:	f000 fa38 	bl	800241e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fb2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001fb4:	f107 0308 	add.w	r3, r7, #8
 8001fb8:	4619      	mov	r1, r3
 8001fba:	480d      	ldr	r0, [pc, #52]	@ (8001ff0 <MX_TIM5_Init+0x94>)
 8001fbc:	f004 f866 	bl	800608c <HAL_TIM_ConfigClockSource>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_TIM5_Init+0x6e>





    Error_Handler();
 8001fc6:	f000 fa2a 	bl	800241e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001fd2:	463b      	mov	r3, r7
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4806      	ldr	r0, [pc, #24]	@ (8001ff0 <MX_TIM5_Init+0x94>)
 8001fd8:	f004 fdcc 	bl	8006b74 <HAL_TIMEx_MasterConfigSynchronization>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001fe2:	f000 fa1c 	bl	800241e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001fe6:	bf00      	nop
 8001fe8:	3718      	adds	r7, #24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000598 	.word	0x20000598
 8001ff4:	40000c00 	.word	0x40000c00

08001ff8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08a      	sub	sp, #40	@ 0x28
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */
  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ffe:	f107 0318 	add.w	r3, r7, #24
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]
 8002008:	609a      	str	r2, [r3, #8]
 800200a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002016:	463b      	mov	r3, r7
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	609a      	str	r2, [r3, #8]
 8002020:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */
  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002022:	4b3d      	ldr	r3, [pc, #244]	@ (8002118 <MX_TIM8_Init+0x120>)
 8002024:	4a3d      	ldr	r2, [pc, #244]	@ (800211c <MX_TIM8_Init+0x124>)
 8002026:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 8002028:	4b3b      	ldr	r3, [pc, #236]	@ (8002118 <MX_TIM8_Init+0x120>)
 800202a:	22a7      	movs	r2, #167	@ 0xa7
 800202c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800202e:	4b3a      	ldr	r3, [pc, #232]	@ (8002118 <MX_TIM8_Init+0x120>)
 8002030:	2200      	movs	r2, #0
 8002032:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002034:	4b38      	ldr	r3, [pc, #224]	@ (8002118 <MX_TIM8_Init+0x120>)
 8002036:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800203a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800203c:	4b36      	ldr	r3, [pc, #216]	@ (8002118 <MX_TIM8_Init+0x120>)
 800203e:	2200      	movs	r2, #0
 8002040:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002042:	4b35      	ldr	r3, [pc, #212]	@ (8002118 <MX_TIM8_Init+0x120>)
 8002044:	2200      	movs	r2, #0
 8002046:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002048:	4b33      	ldr	r3, [pc, #204]	@ (8002118 <MX_TIM8_Init+0x120>)
 800204a:	2200      	movs	r2, #0
 800204c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800204e:	4832      	ldr	r0, [pc, #200]	@ (8002118 <MX_TIM8_Init+0x120>)
 8002050:	f003 fa7c 	bl	800554c <HAL_TIM_Base_Init>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 800205a:	f000 f9e0 	bl	800241e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800205e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002062:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002064:	f107 0318 	add.w	r3, r7, #24
 8002068:	4619      	mov	r1, r3
 800206a:	482b      	ldr	r0, [pc, #172]	@ (8002118 <MX_TIM8_Init+0x120>)
 800206c:	f004 f80e 	bl	800608c <HAL_TIM_ConfigClockSource>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8002076:	f000 f9d2 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 800207a:	4827      	ldr	r0, [pc, #156]	@ (8002118 <MX_TIM8_Init+0x120>)
 800207c:	f003 fc36 	bl	80058ec <HAL_TIM_IC_Init>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 8002086:	f000 f9ca 	bl	800241e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800208a:	2300      	movs	r3, #0
 800208c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002092:	f107 0310 	add.w	r3, r7, #16
 8002096:	4619      	mov	r1, r3
 8002098:	481f      	ldr	r0, [pc, #124]	@ (8002118 <MX_TIM8_Init+0x120>)
 800209a:	f004 fd6b 	bl	8006b74 <HAL_TIMEx_MasterConfigSynchronization>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 80020a4:	f000 f9bb 	bl	800241e <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80020a8:	2300      	movs	r3, #0
 80020aa:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80020ac:	2301      	movs	r3, #1
 80020ae:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80020b8:	463b      	mov	r3, r7
 80020ba:	2200      	movs	r2, #0
 80020bc:	4619      	mov	r1, r3
 80020be:	4816      	ldr	r0, [pc, #88]	@ (8002118 <MX_TIM8_Init+0x120>)
 80020c0:	f003 fe86 	bl	8005dd0 <HAL_TIM_IC_ConfigChannel>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 80020ca:	f000 f9a8 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80020ce:	463b      	mov	r3, r7
 80020d0:	2204      	movs	r2, #4
 80020d2:	4619      	mov	r1, r3
 80020d4:	4810      	ldr	r0, [pc, #64]	@ (8002118 <MX_TIM8_Init+0x120>)
 80020d6:	f003 fe7b 	bl	8005dd0 <HAL_TIM_IC_ConfigChannel>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 80020e0:	f000 f99d 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80020e4:	463b      	mov	r3, r7
 80020e6:	2208      	movs	r2, #8
 80020e8:	4619      	mov	r1, r3
 80020ea:	480b      	ldr	r0, [pc, #44]	@ (8002118 <MX_TIM8_Init+0x120>)
 80020ec:	f003 fe70 	bl	8005dd0 <HAL_TIM_IC_ConfigChannel>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <MX_TIM8_Init+0x102>
  {
    Error_Handler();
 80020f6:	f000 f992 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80020fa:	463b      	mov	r3, r7
 80020fc:	220c      	movs	r2, #12
 80020fe:	4619      	mov	r1, r3
 8002100:	4805      	ldr	r0, [pc, #20]	@ (8002118 <MX_TIM8_Init+0x120>)
 8002102:	f003 fe65 	bl	8005dd0 <HAL_TIM_IC_ConfigChannel>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 800210c:	f000 f987 	bl	800241e <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  /* USER CODE END TIM8_Init 2 */

}
 8002110:	bf00      	nop
 8002112:	3728      	adds	r7, #40	@ 0x28
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	200005e0 	.word	0x200005e0
 800211c:	40010400 	.word	0x40010400

08002120 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b088      	sub	sp, #32
 8002124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002126:	1d3b      	adds	r3, r7, #4
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	605a      	str	r2, [r3, #4]
 800212e:	609a      	str	r2, [r3, #8]
 8002130:	60da      	str	r2, [r3, #12]
 8002132:	611a      	str	r2, [r3, #16]
 8002134:	615a      	str	r2, [r3, #20]
 8002136:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002138:	4b1f      	ldr	r3, [pc, #124]	@ (80021b8 <MX_TIM9_Init+0x98>)
 800213a:	4a20      	ldr	r2, [pc, #128]	@ (80021bc <MX_TIM9_Init+0x9c>)
 800213c:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1;
 800213e:	4b1e      	ldr	r3, [pc, #120]	@ (80021b8 <MX_TIM9_Init+0x98>)
 8002140:	2201      	movs	r2, #1
 8002142:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002144:	4b1c      	ldr	r3, [pc, #112]	@ (80021b8 <MX_TIM9_Init+0x98>)
 8002146:	2200      	movs	r2, #0
 8002148:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 8799;
 800214a:	4b1b      	ldr	r3, [pc, #108]	@ (80021b8 <MX_TIM9_Init+0x98>)
 800214c:	f242 225f 	movw	r2, #8799	@ 0x225f
 8002150:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002152:	4b19      	ldr	r3, [pc, #100]	@ (80021b8 <MX_TIM9_Init+0x98>)
 8002154:	2200      	movs	r2, #0
 8002156:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002158:	4b17      	ldr	r3, [pc, #92]	@ (80021b8 <MX_TIM9_Init+0x98>)
 800215a:	2200      	movs	r2, #0
 800215c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800215e:	4816      	ldr	r0, [pc, #88]	@ (80021b8 <MX_TIM9_Init+0x98>)
 8002160:	f003 faac 	bl	80056bc <HAL_TIM_PWM_Init>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 800216a:	f000 f958 	bl	800241e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800216e:	2360      	movs	r3, #96	@ 0x60
 8002170:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002172:	2300      	movs	r3, #0
 8002174:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800217e:	1d3b      	adds	r3, r7, #4
 8002180:	2200      	movs	r2, #0
 8002182:	4619      	mov	r1, r3
 8002184:	480c      	ldr	r0, [pc, #48]	@ (80021b8 <MX_TIM9_Init+0x98>)
 8002186:	f003 febf 	bl	8005f08 <HAL_TIM_PWM_ConfigChannel>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8002190:	f000 f945 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002194:	1d3b      	adds	r3, r7, #4
 8002196:	2204      	movs	r2, #4
 8002198:	4619      	mov	r1, r3
 800219a:	4807      	ldr	r0, [pc, #28]	@ (80021b8 <MX_TIM9_Init+0x98>)
 800219c:	f003 feb4 	bl	8005f08 <HAL_TIM_PWM_ConfigChannel>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 80021a6:	f000 f93a 	bl	800241e <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80021aa:	4803      	ldr	r0, [pc, #12]	@ (80021b8 <MX_TIM9_Init+0x98>)
 80021ac:	f000 ff90 	bl	80030d0 <HAL_TIM_MspPostInit>

}
 80021b0:	bf00      	nop
 80021b2:	3720      	adds	r7, #32
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	20000628 	.word	0x20000628
 80021bc:	40014000 	.word	0x40014000

080021c0 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b088      	sub	sp, #32
 80021c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80021c6:	1d3b      	adds	r3, r7, #4
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
 80021ce:	609a      	str	r2, [r3, #8]
 80021d0:	60da      	str	r2, [r3, #12]
 80021d2:	611a      	str	r2, [r3, #16]
 80021d4:	615a      	str	r2, [r3, #20]
 80021d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80021d8:	4b1f      	ldr	r3, [pc, #124]	@ (8002258 <MX_TIM12_Init+0x98>)
 80021da:	4a20      	ldr	r2, [pc, #128]	@ (800225c <MX_TIM12_Init+0x9c>)
 80021dc:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 80021de:	4b1e      	ldr	r3, [pc, #120]	@ (8002258 <MX_TIM12_Init+0x98>)
 80021e0:	2201      	movs	r2, #1
 80021e2:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002258 <MX_TIM12_Init+0x98>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4199;
 80021ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002258 <MX_TIM12_Init+0x98>)
 80021ec:	f241 0267 	movw	r2, #4199	@ 0x1067
 80021f0:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f2:	4b19      	ldr	r3, [pc, #100]	@ (8002258 <MX_TIM12_Init+0x98>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021f8:	4b17      	ldr	r3, [pc, #92]	@ (8002258 <MX_TIM12_Init+0x98>)
 80021fa:	2280      	movs	r2, #128	@ 0x80
 80021fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80021fe:	4816      	ldr	r0, [pc, #88]	@ (8002258 <MX_TIM12_Init+0x98>)
 8002200:	f003 fa5c 	bl	80056bc <HAL_TIM_PWM_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800220a:	f000 f908 	bl	800241e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800220e:	2360      	movs	r3, #96	@ 0x60
 8002210:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002212:	2300      	movs	r3, #0
 8002214:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800221e:	1d3b      	adds	r3, r7, #4
 8002220:	2200      	movs	r2, #0
 8002222:	4619      	mov	r1, r3
 8002224:	480c      	ldr	r0, [pc, #48]	@ (8002258 <MX_TIM12_Init+0x98>)
 8002226:	f003 fe6f 	bl	8005f08 <HAL_TIM_PWM_ConfigChannel>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8002230:	f000 f8f5 	bl	800241e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002234:	1d3b      	adds	r3, r7, #4
 8002236:	2204      	movs	r2, #4
 8002238:	4619      	mov	r1, r3
 800223a:	4807      	ldr	r0, [pc, #28]	@ (8002258 <MX_TIM12_Init+0x98>)
 800223c:	f003 fe64 	bl	8005f08 <HAL_TIM_PWM_ConfigChannel>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8002246:	f000 f8ea 	bl	800241e <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800224a:	4803      	ldr	r0, [pc, #12]	@ (8002258 <MX_TIM12_Init+0x98>)
 800224c:	f000 ff40 	bl	80030d0 <HAL_TIM_MspPostInit>

}
 8002250:	bf00      	nop
 8002252:	3720      	adds	r7, #32
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20000670 	.word	0x20000670
 800225c:	40001800 	.word	0x40001800

08002260 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002264:	4b11      	ldr	r3, [pc, #68]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002266:	4a12      	ldr	r2, [pc, #72]	@ (80022b0 <MX_USART1_UART_Init+0x50>)
 8002268:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800226a:	4b10      	ldr	r3, [pc, #64]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 800226c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002270:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002272:	4b0e      	ldr	r3, [pc, #56]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002278:	4b0c      	ldr	r3, [pc, #48]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 800227a:	2200      	movs	r2, #0
 800227c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800227e:	4b0b      	ldr	r3, [pc, #44]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002284:	4b09      	ldr	r3, [pc, #36]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002286:	220c      	movs	r2, #12
 8002288:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800228a:	4b08      	ldr	r3, [pc, #32]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002290:	4b06      	ldr	r3, [pc, #24]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002292:	2200      	movs	r2, #0
 8002294:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002296:	4805      	ldr	r0, [pc, #20]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002298:	f004 fcfc 	bl	8006c94 <HAL_UART_Init>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022a2:	f000 f8bc 	bl	800241e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	200006b8 	.word	0x200006b8
 80022b0:	40011000 	.word	0x40011000

080022b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08c      	sub	sp, #48	@ 0x30
 80022b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ba:	f107 031c 	add.w	r3, r7, #28
 80022be:	2200      	movs	r2, #0
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	605a      	str	r2, [r3, #4]
 80022c4:	609a      	str	r2, [r3, #8]
 80022c6:	60da      	str	r2, [r3, #12]
 80022c8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	61bb      	str	r3, [r7, #24]
 80022ce:	4b4a      	ldr	r3, [pc, #296]	@ (80023f8 <MX_GPIO_Init+0x144>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	4a49      	ldr	r2, [pc, #292]	@ (80023f8 <MX_GPIO_Init+0x144>)
 80022d4:	f043 0310 	orr.w	r3, r3, #16
 80022d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022da:	4b47      	ldr	r3, [pc, #284]	@ (80023f8 <MX_GPIO_Init+0x144>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	f003 0310 	and.w	r3, r3, #16
 80022e2:	61bb      	str	r3, [r7, #24]
 80022e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	617b      	str	r3, [r7, #20]
 80022ea:	4b43      	ldr	r3, [pc, #268]	@ (80023f8 <MX_GPIO_Init+0x144>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	4a42      	ldr	r2, [pc, #264]	@ (80023f8 <MX_GPIO_Init+0x144>)
 80022f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f6:	4b40      	ldr	r3, [pc, #256]	@ (80023f8 <MX_GPIO_Init+0x144>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	613b      	str	r3, [r7, #16]
 8002306:	4b3c      	ldr	r3, [pc, #240]	@ (80023f8 <MX_GPIO_Init+0x144>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230a:	4a3b      	ldr	r2, [pc, #236]	@ (80023f8 <MX_GPIO_Init+0x144>)
 800230c:	f043 0301 	orr.w	r3, r3, #1
 8002310:	6313      	str	r3, [r2, #48]	@ 0x30
 8002312:	4b39      	ldr	r3, [pc, #228]	@ (80023f8 <MX_GPIO_Init+0x144>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	613b      	str	r3, [r7, #16]
 800231c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	4b35      	ldr	r3, [pc, #212]	@ (80023f8 <MX_GPIO_Init+0x144>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	4a34      	ldr	r2, [pc, #208]	@ (80023f8 <MX_GPIO_Init+0x144>)
 8002328:	f043 0302 	orr.w	r3, r3, #2
 800232c:	6313      	str	r3, [r2, #48]	@ 0x30
 800232e:	4b32      	ldr	r3, [pc, #200]	@ (80023f8 <MX_GPIO_Init+0x144>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	60bb      	str	r3, [r7, #8]
 800233e:	4b2e      	ldr	r3, [pc, #184]	@ (80023f8 <MX_GPIO_Init+0x144>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	4a2d      	ldr	r2, [pc, #180]	@ (80023f8 <MX_GPIO_Init+0x144>)
 8002344:	f043 0308 	orr.w	r3, r3, #8
 8002348:	6313      	str	r3, [r2, #48]	@ 0x30
 800234a:	4b2b      	ldr	r3, [pc, #172]	@ (80023f8 <MX_GPIO_Init+0x144>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	f003 0308 	and.w	r3, r3, #8
 8002352:	60bb      	str	r3, [r7, #8]
 8002354:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	607b      	str	r3, [r7, #4]
 800235a:	4b27      	ldr	r3, [pc, #156]	@ (80023f8 <MX_GPIO_Init+0x144>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a26      	ldr	r2, [pc, #152]	@ (80023f8 <MX_GPIO_Init+0x144>)
 8002360:	f043 0304 	orr.w	r3, r3, #4
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b24      	ldr	r3, [pc, #144]	@ (80023f8 <MX_GPIO_Init+0x144>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0304 	and.w	r3, r3, #4
 800236e:	607b      	str	r3, [r7, #4]
 8002370:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Trig_1_Pin|Trig_2_Pin|Trig_3_Pin, GPIO_PIN_RESET);
 8002372:	2200      	movs	r2, #0
 8002374:	f44f 41a8 	mov.w	r1, #21504	@ 0x5400
 8002378:	4820      	ldr	r0, [pc, #128]	@ (80023fc <MX_GPIO_Init+0x148>)
 800237a:	f001 fc51 	bl	8003c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Trig_8_Pin|Trig_7_Pin|Trig_6_Pin|Trig_5_Pin, GPIO_PIN_RESET);
 800237e:	2200      	movs	r2, #0
 8002380:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8002384:	481e      	ldr	r0, [pc, #120]	@ (8002400 <MX_GPIO_Init+0x14c>)
 8002386:	f001 fc4b 	bl	8003c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_4_GPIO_Port, Trig_4_Pin, GPIO_PIN_RESET);
 800238a:	2200      	movs	r2, #0
 800238c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002390:	481c      	ldr	r0, [pc, #112]	@ (8002404 <MX_GPIO_Init+0x150>)
 8002392:	f001 fc45 	bl	8003c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Trig_1_Pin Trig_2_Pin Trig_3_Pin */
  GPIO_InitStruct.Pin = Trig_1_Pin|Trig_2_Pin|Trig_3_Pin;
 8002396:	f44f 43a8 	mov.w	r3, #21504	@ 0x5400
 800239a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800239c:	2301      	movs	r3, #1
 800239e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a4:	2300      	movs	r3, #0
 80023a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023a8:	f107 031c 	add.w	r3, r7, #28
 80023ac:	4619      	mov	r1, r3
 80023ae:	4813      	ldr	r0, [pc, #76]	@ (80023fc <MX_GPIO_Init+0x148>)
 80023b0:	f001 fa9a 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_8_Pin Trig_7_Pin Trig_6_Pin Trig_5_Pin */
  GPIO_InitStruct.Pin = Trig_8_Pin|Trig_7_Pin|Trig_6_Pin|Trig_5_Pin;
 80023b4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80023b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ba:	2301      	movs	r3, #1
 80023bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c2:	2300      	movs	r3, #0
 80023c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023c6:	f107 031c 	add.w	r3, r7, #28
 80023ca:	4619      	mov	r1, r3
 80023cc:	480c      	ldr	r0, [pc, #48]	@ (8002400 <MX_GPIO_Init+0x14c>)
 80023ce:	f001 fa8b 	bl	80038e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_4_Pin */
  GPIO_InitStruct.Pin = Trig_4_Pin;
 80023d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d8:	2301      	movs	r3, #1
 80023da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e0:	2300      	movs	r3, #0
 80023e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Trig_4_GPIO_Port, &GPIO_InitStruct);
 80023e4:	f107 031c 	add.w	r3, r7, #28
 80023e8:	4619      	mov	r1, r3
 80023ea:	4806      	ldr	r0, [pc, #24]	@ (8002404 <MX_GPIO_Init+0x150>)
 80023ec:	f001 fa7c 	bl	80038e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80023f0:	bf00      	nop
 80023f2:	3730      	adds	r7, #48	@ 0x30
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40023800 	.word	0x40023800
 80023fc:	40021000 	.word	0x40021000
 8002400:	40020c00 	.word	0x40020c00
 8002404:	40020000 	.word	0x40020000

08002408 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

// Forward interrupt to sensor library
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
    HC_SR04_Capture_Callback(htim);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7ff f8f7 	bl	8001604 <HC_SR04_Capture_Callback>
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800241e:	b480      	push	{r7}
 8002420:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002422:	b672      	cpsid	i
}
 8002424:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8002426:	bf00      	nop
 8002428:	e7fd      	b.n	8002426 <Error_Handler+0x8>
	...

0800242c <Motor_Init>:
  * @note   IMPORTANT: Motor kiri (C & D) polaritas terbalik!
  *         - Motor Kanan (A & B): RPWM = maju, LPWM = mundur (normal)
  *         - Motor Kiri (C & D): LPWM = maju, RPWM = mundur (inversi)
  * @retval None
  */
void Motor_Init(void) {
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
    // Motor 1 (B - Kanan Depan): TIM9 CH1+CH2 (PE5/PE6) - Full H-bridge control
    motors[MOTOR_1].htim = &htim9;
 8002430:	4b37      	ldr	r3, [pc, #220]	@ (8002510 <Motor_Init+0xe4>)
 8002432:	4a38      	ldr	r2, [pc, #224]	@ (8002514 <Motor_Init+0xe8>)
 8002434:	601a      	str	r2, [r3, #0]
    motors[MOTOR_1].channel_rpwm = TIM_CHANNEL_1;  // PE5 - RPWM (forward)
 8002436:	4b36      	ldr	r3, [pc, #216]	@ (8002510 <Motor_Init+0xe4>)
 8002438:	2200      	movs	r2, #0
 800243a:	605a      	str	r2, [r3, #4]
    motors[MOTOR_1].channel_lpwm = TIM_CHANNEL_2;  // PE6 - LPWM (reverse)
 800243c:	4b34      	ldr	r3, [pc, #208]	@ (8002510 <Motor_Init+0xe4>)
 800243e:	2204      	movs	r2, #4
 8002440:	609a      	str	r2, [r3, #8]
    motors[MOTOR_1].current_speed = 0;
 8002442:	4b33      	ldr	r3, [pc, #204]	@ (8002510 <Motor_Init+0xe4>)
 8002444:	2200      	movs	r2, #0
 8002446:	819a      	strh	r2, [r3, #12]
    motors[MOTOR_1].direction = MOTOR_DIR_STOP;
 8002448:	4b31      	ldr	r3, [pc, #196]	@ (8002510 <Motor_Init+0xe4>)
 800244a:	2200      	movs	r2, #0
 800244c:	739a      	strb	r2, [r3, #14]
    motors[MOTOR_1].is_initialized = true;
 800244e:	4b30      	ldr	r3, [pc, #192]	@ (8002510 <Motor_Init+0xe4>)
 8002450:	2201      	movs	r2, #1
 8002452:	73da      	strb	r2, [r3, #15]

    // Motor 2 (C - Kiri Depan): TIM12 CH1+CH2 (PB14/PB15) - Full H-bridge control
    motors[MOTOR_2].htim = &htim12;
 8002454:	4b2e      	ldr	r3, [pc, #184]	@ (8002510 <Motor_Init+0xe4>)
 8002456:	4a30      	ldr	r2, [pc, #192]	@ (8002518 <Motor_Init+0xec>)
 8002458:	611a      	str	r2, [r3, #16]
    motors[MOTOR_2].channel_rpwm = TIM_CHANNEL_1;  // PB14 - RPWM (forward)
 800245a:	4b2d      	ldr	r3, [pc, #180]	@ (8002510 <Motor_Init+0xe4>)
 800245c:	2200      	movs	r2, #0
 800245e:	615a      	str	r2, [r3, #20]
    motors[MOTOR_2].channel_lpwm = TIM_CHANNEL_2;  // PB15 - LPWM (reverse)
 8002460:	4b2b      	ldr	r3, [pc, #172]	@ (8002510 <Motor_Init+0xe4>)
 8002462:	2204      	movs	r2, #4
 8002464:	619a      	str	r2, [r3, #24]
    motors[MOTOR_2].current_speed = 0;
 8002466:	4b2a      	ldr	r3, [pc, #168]	@ (8002510 <Motor_Init+0xe4>)
 8002468:	2200      	movs	r2, #0
 800246a:	839a      	strh	r2, [r3, #28]
    motors[MOTOR_2].direction = MOTOR_DIR_STOP;
 800246c:	4b28      	ldr	r3, [pc, #160]	@ (8002510 <Motor_Init+0xe4>)
 800246e:	2200      	movs	r2, #0
 8002470:	779a      	strb	r2, [r3, #30]
    motors[MOTOR_2].is_initialized = true;
 8002472:	4b27      	ldr	r3, [pc, #156]	@ (8002510 <Motor_Init+0xe4>)
 8002474:	2201      	movs	r2, #1
 8002476:	77da      	strb	r2, [r3, #31]

    // Motor 3 (A - Kanan Belakang): TIM3 CH3+CH4 (PB0/PB1) - Full H-bridge control
    motors[MOTOR_3].htim = &htim3;
 8002478:	4b25      	ldr	r3, [pc, #148]	@ (8002510 <Motor_Init+0xe4>)
 800247a:	4a28      	ldr	r2, [pc, #160]	@ (800251c <Motor_Init+0xf0>)
 800247c:	621a      	str	r2, [r3, #32]
    motors[MOTOR_3].channel_rpwm = TIM_CHANNEL_3;  // PB0 - RPWM (forward)
 800247e:	4b24      	ldr	r3, [pc, #144]	@ (8002510 <Motor_Init+0xe4>)
 8002480:	2208      	movs	r2, #8
 8002482:	625a      	str	r2, [r3, #36]	@ 0x24
    motors[MOTOR_3].channel_lpwm = TIM_CHANNEL_4;  // PB1 - LPWM (reverse)
 8002484:	4b22      	ldr	r3, [pc, #136]	@ (8002510 <Motor_Init+0xe4>)
 8002486:	220c      	movs	r2, #12
 8002488:	629a      	str	r2, [r3, #40]	@ 0x28
    motors[MOTOR_3].current_speed = 0;
 800248a:	4b21      	ldr	r3, [pc, #132]	@ (8002510 <Motor_Init+0xe4>)
 800248c:	2200      	movs	r2, #0
 800248e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    motors[MOTOR_3].direction = MOTOR_DIR_STOP;
 8002490:	4b1f      	ldr	r3, [pc, #124]	@ (8002510 <Motor_Init+0xe4>)
 8002492:	2200      	movs	r2, #0
 8002494:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    motors[MOTOR_3].is_initialized = true;
 8002498:	4b1d      	ldr	r3, [pc, #116]	@ (8002510 <Motor_Init+0xe4>)
 800249a:	2201      	movs	r2, #1
 800249c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

    // Motor 4 (D - Kiri Belakang): TIM2 CH1+CH2 (PA0/PA1) - Full H-bridge control
    motors[MOTOR_4].htim = &htim2;
 80024a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002510 <Motor_Init+0xe4>)
 80024a2:	4a1f      	ldr	r2, [pc, #124]	@ (8002520 <Motor_Init+0xf4>)
 80024a4:	631a      	str	r2, [r3, #48]	@ 0x30
    motors[MOTOR_4].channel_rpwm = TIM_CHANNEL_1;  // PA0 - RPWM (forward)
 80024a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002510 <Motor_Init+0xe4>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	635a      	str	r2, [r3, #52]	@ 0x34
    motors[MOTOR_4].channel_lpwm = TIM_CHANNEL_2;  // PA1 - LPWM (reverse)
 80024ac:	4b18      	ldr	r3, [pc, #96]	@ (8002510 <Motor_Init+0xe4>)
 80024ae:	2204      	movs	r2, #4
 80024b0:	639a      	str	r2, [r3, #56]	@ 0x38
    motors[MOTOR_4].current_speed = 0;
 80024b2:	4b17      	ldr	r3, [pc, #92]	@ (8002510 <Motor_Init+0xe4>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
    motors[MOTOR_4].direction = MOTOR_DIR_STOP;
 80024b8:	4b15      	ldr	r3, [pc, #84]	@ (8002510 <Motor_Init+0xe4>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    motors[MOTOR_4].is_initialized = true;
 80024c0:	4b13      	ldr	r3, [pc, #76]	@ (8002510 <Motor_Init+0xe4>)
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

    // Start all PWM channels
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);   // Motor 1 RPWM (PE5)
 80024c8:	2100      	movs	r1, #0
 80024ca:	4812      	ldr	r0, [pc, #72]	@ (8002514 <Motor_Init+0xe8>)
 80024cc:	f003 f946 	bl	800575c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);   // Motor 1 LPWM (PE6)
 80024d0:	2104      	movs	r1, #4
 80024d2:	4810      	ldr	r0, [pc, #64]	@ (8002514 <Motor_Init+0xe8>)
 80024d4:	f003 f942 	bl	800575c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);  // Motor 2 RPWM (PB14)
 80024d8:	2100      	movs	r1, #0
 80024da:	480f      	ldr	r0, [pc, #60]	@ (8002518 <Motor_Init+0xec>)
 80024dc:	f003 f93e 	bl	800575c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);  // Motor 2 LPWM (PB15)
 80024e0:	2104      	movs	r1, #4
 80024e2:	480d      	ldr	r0, [pc, #52]	@ (8002518 <Motor_Init+0xec>)
 80024e4:	f003 f93a 	bl	800575c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);   // Motor 3 RPWM (PB0)
 80024e8:	2108      	movs	r1, #8
 80024ea:	480c      	ldr	r0, [pc, #48]	@ (800251c <Motor_Init+0xf0>)
 80024ec:	f003 f936 	bl	800575c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);   // Motor 3 LPWM (PB1)
 80024f0:	210c      	movs	r1, #12
 80024f2:	480a      	ldr	r0, [pc, #40]	@ (800251c <Motor_Init+0xf0>)
 80024f4:	f003 f932 	bl	800575c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);   // Motor 4 RPWM (PA0)
 80024f8:	2100      	movs	r1, #0
 80024fa:	4809      	ldr	r0, [pc, #36]	@ (8002520 <Motor_Init+0xf4>)
 80024fc:	f003 f92e 	bl	800575c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);   // Motor 4 LPWM (PA1)
 8002500:	2104      	movs	r1, #4
 8002502:	4807      	ldr	r0, [pc, #28]	@ (8002520 <Motor_Init+0xf4>)
 8002504:	f003 f92a 	bl	800575c <HAL_TIM_PWM_Start>

    // Initialize all motors to stopped state
    Motor_Stop_All();
 8002508:	f000 f80c 	bl	8002524 <Motor_Stop_All>
}
 800250c:	bf00      	nop
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000764 	.word	0x20000764
 8002514:	20000628 	.word	0x20000628
 8002518:	20000670 	.word	0x20000670
 800251c:	20000550 	.word	0x20000550
 8002520:	20000508 	.word	0x20000508

08002524 <Motor_Stop_All>:

/**
  * @brief  Stop all motors
  * @retval None
  */
void Motor_Stop_All(void) {
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 800252a:	2300      	movs	r3, #0
 800252c:	71fb      	strb	r3, [r7, #7]
 800252e:	e08f      	b.n	8002650 <Motor_Stop_All+0x12c>
        if (motors[i].is_initialized) {
 8002530:	79fb      	ldrb	r3, [r7, #7]
 8002532:	4a4d      	ldr	r2, [pc, #308]	@ (8002668 <Motor_Stop_All+0x144>)
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	4413      	add	r3, r2
 8002538:	330f      	adds	r3, #15
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b00      	cmp	r3, #0
 800253e:	f000 8084 	beq.w	800264a <Motor_Stop_All+0x126>
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_rpwm, 0);
 8002542:	79fb      	ldrb	r3, [r7, #7]
 8002544:	4a48      	ldr	r2, [pc, #288]	@ (8002668 <Motor_Stop_All+0x144>)
 8002546:	011b      	lsls	r3, r3, #4
 8002548:	4413      	add	r3, r2
 800254a:	3304      	adds	r3, #4
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d108      	bne.n	8002564 <Motor_Stop_All+0x40>
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	4a44      	ldr	r2, [pc, #272]	@ (8002668 <Motor_Stop_All+0x144>)
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	4413      	add	r3, r2
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2200      	movs	r2, #0
 8002560:	635a      	str	r2, [r3, #52]	@ 0x34
 8002562:	e029      	b.n	80025b8 <Motor_Stop_All+0x94>
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	4a40      	ldr	r2, [pc, #256]	@ (8002668 <Motor_Stop_All+0x144>)
 8002568:	011b      	lsls	r3, r3, #4
 800256a:	4413      	add	r3, r2
 800256c:	3304      	adds	r3, #4
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b04      	cmp	r3, #4
 8002572:	d108      	bne.n	8002586 <Motor_Stop_All+0x62>
 8002574:	79fb      	ldrb	r3, [r7, #7]
 8002576:	4a3c      	ldr	r2, [pc, #240]	@ (8002668 <Motor_Stop_All+0x144>)
 8002578:	011b      	lsls	r3, r3, #4
 800257a:	4413      	add	r3, r2
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	2300      	movs	r3, #0
 8002582:	6393      	str	r3, [r2, #56]	@ 0x38
 8002584:	e018      	b.n	80025b8 <Motor_Stop_All+0x94>
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	4a37      	ldr	r2, [pc, #220]	@ (8002668 <Motor_Stop_All+0x144>)
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	4413      	add	r3, r2
 800258e:	3304      	adds	r3, #4
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2b08      	cmp	r3, #8
 8002594:	d108      	bne.n	80025a8 <Motor_Stop_All+0x84>
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	4a33      	ldr	r2, [pc, #204]	@ (8002668 <Motor_Stop_All+0x144>)
 800259a:	011b      	lsls	r3, r3, #4
 800259c:	4413      	add	r3, r2
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	2300      	movs	r3, #0
 80025a4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80025a6:	e007      	b.n	80025b8 <Motor_Stop_All+0x94>
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	4a2f      	ldr	r2, [pc, #188]	@ (8002668 <Motor_Stop_All+0x144>)
 80025ac:	011b      	lsls	r3, r3, #4
 80025ae:	4413      	add	r3, r2
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	2300      	movs	r3, #0
 80025b6:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_lpwm, 0);
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	4a2b      	ldr	r2, [pc, #172]	@ (8002668 <Motor_Stop_All+0x144>)
 80025bc:	011b      	lsls	r3, r3, #4
 80025be:	4413      	add	r3, r2
 80025c0:	3308      	adds	r3, #8
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d108      	bne.n	80025da <Motor_Stop_All+0xb6>
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	4a27      	ldr	r2, [pc, #156]	@ (8002668 <Motor_Stop_All+0x144>)
 80025cc:	011b      	lsls	r3, r3, #4
 80025ce:	4413      	add	r3, r2
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2200      	movs	r2, #0
 80025d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80025d8:	e029      	b.n	800262e <Motor_Stop_All+0x10a>
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	4a22      	ldr	r2, [pc, #136]	@ (8002668 <Motor_Stop_All+0x144>)
 80025de:	011b      	lsls	r3, r3, #4
 80025e0:	4413      	add	r3, r2
 80025e2:	3308      	adds	r3, #8
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	d108      	bne.n	80025fc <Motor_Stop_All+0xd8>
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002668 <Motor_Stop_All+0x144>)
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	4413      	add	r3, r2
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	2300      	movs	r3, #0
 80025f8:	6393      	str	r3, [r2, #56]	@ 0x38
 80025fa:	e018      	b.n	800262e <Motor_Stop_All+0x10a>
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	4a1a      	ldr	r2, [pc, #104]	@ (8002668 <Motor_Stop_All+0x144>)
 8002600:	011b      	lsls	r3, r3, #4
 8002602:	4413      	add	r3, r2
 8002604:	3308      	adds	r3, #8
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b08      	cmp	r3, #8
 800260a:	d108      	bne.n	800261e <Motor_Stop_All+0xfa>
 800260c:	79fb      	ldrb	r3, [r7, #7]
 800260e:	4a16      	ldr	r2, [pc, #88]	@ (8002668 <Motor_Stop_All+0x144>)
 8002610:	011b      	lsls	r3, r3, #4
 8002612:	4413      	add	r3, r2
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	2300      	movs	r3, #0
 800261a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800261c:	e007      	b.n	800262e <Motor_Stop_All+0x10a>
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	4a11      	ldr	r2, [pc, #68]	@ (8002668 <Motor_Stop_All+0x144>)
 8002622:	011b      	lsls	r3, r3, #4
 8002624:	4413      	add	r3, r2
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	2300      	movs	r3, #0
 800262c:	6413      	str	r3, [r2, #64]	@ 0x40
            motors[i].current_speed = 0;
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	4a0d      	ldr	r2, [pc, #52]	@ (8002668 <Motor_Stop_All+0x144>)
 8002632:	011b      	lsls	r3, r3, #4
 8002634:	4413      	add	r3, r2
 8002636:	330c      	adds	r3, #12
 8002638:	2200      	movs	r2, #0
 800263a:	801a      	strh	r2, [r3, #0]
            motors[i].direction = MOTOR_DIR_STOP;
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	4a0a      	ldr	r2, [pc, #40]	@ (8002668 <Motor_Stop_All+0x144>)
 8002640:	011b      	lsls	r3, r3, #4
 8002642:	4413      	add	r3, r2
 8002644:	330e      	adds	r3, #14
 8002646:	2200      	movs	r2, #0
 8002648:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	3301      	adds	r3, #1
 800264e:	71fb      	strb	r3, [r7, #7]
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	2b03      	cmp	r3, #3
 8002654:	f67f af6c 	bls.w	8002530 <Motor_Stop_All+0xc>
        }
    }
}
 8002658:	bf00      	nop
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	20000764 	.word	0x20000764

0800266c <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af04      	add	r7, sp, #16
 8002672:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8002674:	2364      	movs	r3, #100	@ 0x64
 8002676:	9302      	str	r3, [sp, #8]
 8002678:	2301      	movs	r3, #1
 800267a:	9301      	str	r3, [sp, #4]
 800267c:	f107 030f 	add.w	r3, r7, #15
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	2301      	movs	r3, #1
 8002684:	2275      	movs	r2, #117	@ 0x75
 8002686:	21d0      	movs	r1, #208	@ 0xd0
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f001 fd21 	bl	80040d0 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 800268e:	7bfb      	ldrb	r3, [r7, #15]
 8002690:	2b68      	cmp	r3, #104	@ 0x68
 8002692:	d13d      	bne.n	8002710 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8002694:	2300      	movs	r3, #0
 8002696:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8002698:	2364      	movs	r3, #100	@ 0x64
 800269a:	9302      	str	r3, [sp, #8]
 800269c:	2301      	movs	r3, #1
 800269e:	9301      	str	r3, [sp, #4]
 80026a0:	f107 030e 	add.w	r3, r7, #14
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	2301      	movs	r3, #1
 80026a8:	226b      	movs	r2, #107	@ 0x6b
 80026aa:	21d0      	movs	r1, #208	@ 0xd0
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f001 fc15 	bl	8003edc <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80026b2:	2307      	movs	r3, #7
 80026b4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80026b6:	2364      	movs	r3, #100	@ 0x64
 80026b8:	9302      	str	r3, [sp, #8]
 80026ba:	2301      	movs	r3, #1
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	f107 030e 	add.w	r3, r7, #14
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	2301      	movs	r3, #1
 80026c6:	2219      	movs	r2, #25
 80026c8:	21d0      	movs	r1, #208	@ 0xd0
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f001 fc06 	bl	8003edc <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 80026d0:	2300      	movs	r3, #0
 80026d2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80026d4:	2364      	movs	r3, #100	@ 0x64
 80026d6:	9302      	str	r3, [sp, #8]
 80026d8:	2301      	movs	r3, #1
 80026da:	9301      	str	r3, [sp, #4]
 80026dc:	f107 030e 	add.w	r3, r7, #14
 80026e0:	9300      	str	r3, [sp, #0]
 80026e2:	2301      	movs	r3, #1
 80026e4:	221c      	movs	r2, #28
 80026e6:	21d0      	movs	r1, #208	@ 0xd0
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f001 fbf7 	bl	8003edc <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 80026ee:	2300      	movs	r3, #0
 80026f0:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80026f2:	2364      	movs	r3, #100	@ 0x64
 80026f4:	9302      	str	r3, [sp, #8]
 80026f6:	2301      	movs	r3, #1
 80026f8:	9301      	str	r3, [sp, #4]
 80026fa:	f107 030e 	add.w	r3, r7, #14
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	2301      	movs	r3, #1
 8002702:	221b      	movs	r2, #27
 8002704:	21d0      	movs	r1, #208	@ 0xd0
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f001 fbe8 	bl	8003edc <HAL_I2C_Mem_Write>
        return 0;
 800270c:	2300      	movs	r3, #0
 800270e:	e000      	b.n	8002712 <MPU6050_Init+0xa6>
    }
    return 1;
 8002710:	2301      	movs	r3, #1
}
 8002712:	4618      	mov	r0, r3
 8002714:	3710      	adds	r7, #16
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	0000      	movs	r0, r0
 800271c:	0000      	movs	r0, r0
	...

08002720 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8002720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002724:	b094      	sub	sp, #80	@ 0x50
 8002726:	af04      	add	r7, sp, #16
 8002728:	6078      	str	r0, [r7, #4]
 800272a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800272c:	2364      	movs	r3, #100	@ 0x64
 800272e:	9302      	str	r3, [sp, #8]
 8002730:	230e      	movs	r3, #14
 8002732:	9301      	str	r3, [sp, #4]
 8002734:	f107 0308 	add.w	r3, r7, #8
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	2301      	movs	r3, #1
 800273c:	223b      	movs	r2, #59	@ 0x3b
 800273e:	21d0      	movs	r1, #208	@ 0xd0
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f001 fcc5 	bl	80040d0 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8002746:	7a3b      	ldrb	r3, [r7, #8]
 8002748:	b21b      	sxth	r3, r3
 800274a:	021b      	lsls	r3, r3, #8
 800274c:	b21a      	sxth	r2, r3
 800274e:	7a7b      	ldrb	r3, [r7, #9]
 8002750:	b21b      	sxth	r3, r3
 8002752:	4313      	orrs	r3, r2
 8002754:	b21a      	sxth	r2, r3
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 800275a:	7abb      	ldrb	r3, [r7, #10]
 800275c:	b21b      	sxth	r3, r3
 800275e:	021b      	lsls	r3, r3, #8
 8002760:	b21a      	sxth	r2, r3
 8002762:	7afb      	ldrb	r3, [r7, #11]
 8002764:	b21b      	sxth	r3, r3
 8002766:	4313      	orrs	r3, r2
 8002768:	b21a      	sxth	r2, r3
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 800276e:	7b3b      	ldrb	r3, [r7, #12]
 8002770:	b21b      	sxth	r3, r3
 8002772:	021b      	lsls	r3, r3, #8
 8002774:	b21a      	sxth	r2, r3
 8002776:	7b7b      	ldrb	r3, [r7, #13]
 8002778:	b21b      	sxth	r3, r3
 800277a:	4313      	orrs	r3, r2
 800277c:	b21a      	sxth	r2, r3
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 8002782:	7bbb      	ldrb	r3, [r7, #14]
 8002784:	b21b      	sxth	r3, r3
 8002786:	021b      	lsls	r3, r3, #8
 8002788:	b21a      	sxth	r2, r3
 800278a:	7bfb      	ldrb	r3, [r7, #15]
 800278c:	b21b      	sxth	r3, r3
 800278e:	4313      	orrs	r3, r2
 8002790:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 8002792:	7c3b      	ldrb	r3, [r7, #16]
 8002794:	b21b      	sxth	r3, r3
 8002796:	021b      	lsls	r3, r3, #8
 8002798:	b21a      	sxth	r2, r3
 800279a:	7c7b      	ldrb	r3, [r7, #17]
 800279c:	b21b      	sxth	r3, r3
 800279e:	4313      	orrs	r3, r2
 80027a0:	b21a      	sxth	r2, r3
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 80027a6:	7cbb      	ldrb	r3, [r7, #18]
 80027a8:	b21b      	sxth	r3, r3
 80027aa:	021b      	lsls	r3, r3, #8
 80027ac:	b21a      	sxth	r2, r3
 80027ae:	7cfb      	ldrb	r3, [r7, #19]
 80027b0:	b21b      	sxth	r3, r3
 80027b2:	4313      	orrs	r3, r2
 80027b4:	b21a      	sxth	r2, r3
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 80027ba:	7d3b      	ldrb	r3, [r7, #20]
 80027bc:	b21b      	sxth	r3, r3
 80027be:	021b      	lsls	r3, r3, #8
 80027c0:	b21a      	sxth	r2, r3
 80027c2:	7d7b      	ldrb	r3, [r7, #21]
 80027c4:	b21b      	sxth	r3, r3
 80027c6:	4313      	orrs	r3, r2
 80027c8:	b21a      	sxth	r2, r3
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7fd fea5 	bl	8000524 <__aeabi_i2d>
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	4bbe      	ldr	r3, [pc, #760]	@ (8002ad8 <MPU6050_Read_All+0x3b8>)
 80027e0:	f7fe f834 	bl	800084c <__aeabi_ddiv>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	6839      	ldr	r1, [r7, #0]
 80027ea:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7fd fe95 	bl	8000524 <__aeabi_i2d>
 80027fa:	f04f 0200 	mov.w	r2, #0
 80027fe:	4bb6      	ldr	r3, [pc, #728]	@ (8002ad8 <MPU6050_Read_All+0x3b8>)
 8002800:	f7fe f824 	bl	800084c <__aeabi_ddiv>
 8002804:	4602      	mov	r2, r0
 8002806:	460b      	mov	r3, r1
 8002808:	6839      	ldr	r1, [r7, #0]
 800280a:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002814:	4618      	mov	r0, r3
 8002816:	f7fd fe85 	bl	8000524 <__aeabi_i2d>
 800281a:	a3a9      	add	r3, pc, #676	@ (adr r3, 8002ac0 <MPU6050_Read_All+0x3a0>)
 800281c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002820:	f7fe f814 	bl	800084c <__aeabi_ddiv>
 8002824:	4602      	mov	r2, r0
 8002826:	460b      	mov	r3, r1
 8002828:	6839      	ldr	r1, [r7, #0]
 800282a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 800282e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002832:	ee07 3a90 	vmov	s15, r3
 8002836:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800283a:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 8002adc <MPU6050_Read_All+0x3bc>
 800283e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002842:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8002ae0 <MPU6050_Read_All+0x3c0>
 8002846:	ee77 7a87 	vadd.f32	s15, s15, s14
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002856:	4618      	mov	r0, r3
 8002858:	f7fd fe64 	bl	8000524 <__aeabi_i2d>
 800285c:	a39a      	add	r3, pc, #616	@ (adr r3, 8002ac8 <MPU6050_Read_All+0x3a8>)
 800285e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002862:	f7fd fff3 	bl	800084c <__aeabi_ddiv>
 8002866:	4602      	mov	r2, r0
 8002868:	460b      	mov	r3, r1
 800286a:	6839      	ldr	r1, [r7, #0]
 800286c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8002876:	4618      	mov	r0, r3
 8002878:	f7fd fe54 	bl	8000524 <__aeabi_i2d>
 800287c:	a392      	add	r3, pc, #584	@ (adr r3, 8002ac8 <MPU6050_Read_All+0x3a8>)
 800287e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002882:	f7fd ffe3 	bl	800084c <__aeabi_ddiv>
 8002886:	4602      	mov	r2, r0
 8002888:	460b      	mov	r3, r1
 800288a:	6839      	ldr	r1, [r7, #0]
 800288c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8002896:	4618      	mov	r0, r3
 8002898:	f7fd fe44 	bl	8000524 <__aeabi_i2d>
 800289c:	a38a      	add	r3, pc, #552	@ (adr r3, 8002ac8 <MPU6050_Read_All+0x3a8>)
 800289e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a2:	f7fd ffd3 	bl	800084c <__aeabi_ddiv>
 80028a6:	4602      	mov	r2, r0
 80028a8:	460b      	mov	r3, r1
 80028aa:	6839      	ldr	r1, [r7, #0]
 80028ac:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 80028b0:	f000 fed8 	bl	8003664 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	4b8b      	ldr	r3, [pc, #556]	@ (8002ae4 <MPU6050_Read_All+0x3c4>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	4618      	mov	r0, r3
 80028be:	f7fd fe21 	bl	8000504 <__aeabi_ui2d>
 80028c2:	f04f 0200 	mov.w	r2, #0
 80028c6:	4b88      	ldr	r3, [pc, #544]	@ (8002ae8 <MPU6050_Read_All+0x3c8>)
 80028c8:	f7fd ffc0 	bl	800084c <__aeabi_ddiv>
 80028cc:	4602      	mov	r2, r0
 80028ce:	460b      	mov	r3, r1
 80028d0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 80028d4:	f000 fec6 	bl	8003664 <HAL_GetTick>
 80028d8:	4603      	mov	r3, r0
 80028da:	4a82      	ldr	r2, [pc, #520]	@ (8002ae4 <MPU6050_Read_All+0x3c4>)
 80028dc:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028e4:	461a      	mov	r2, r3
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028ec:	fb03 f202 	mul.w	r2, r3, r2
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80028f6:	4619      	mov	r1, r3
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80028fe:	fb01 f303 	mul.w	r3, r1, r3
 8002902:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8002904:	4618      	mov	r0, r3
 8002906:	f7fd fe0d 	bl	8000524 <__aeabi_i2d>
 800290a:	4602      	mov	r2, r0
 800290c:	460b      	mov	r3, r1
 800290e:	ec43 2b10 	vmov	d0, r2, r3
 8002912:	f009 f9a5 	bl	800bc60 <sqrt>
 8002916:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 800291a:	f04f 0200 	mov.w	r2, #0
 800291e:	f04f 0300 	mov.w	r3, #0
 8002922:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002926:	f7fe f8cf 	bl	8000ac8 <__aeabi_dcmpeq>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d11f      	bne.n	8002970 <MPU6050_Read_All+0x250>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002936:	4618      	mov	r0, r3
 8002938:	f7fd fdf4 	bl	8000524 <__aeabi_i2d>
 800293c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002940:	f7fd ff84 	bl	800084c <__aeabi_ddiv>
 8002944:	4602      	mov	r2, r0
 8002946:	460b      	mov	r3, r1
 8002948:	ec43 2b17 	vmov	d7, r2, r3
 800294c:	eeb0 0a47 	vmov.f32	s0, s14
 8002950:	eef0 0a67 	vmov.f32	s1, s15
 8002954:	f009 f9b0 	bl	800bcb8 <atan>
 8002958:	ec51 0b10 	vmov	r0, r1, d0
 800295c:	a35c      	add	r3, pc, #368	@ (adr r3, 8002ad0 <MPU6050_Read_All+0x3b0>)
 800295e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002962:	f7fd fe49 	bl	80005f8 <__aeabi_dmul>
 8002966:	4602      	mov	r2, r0
 8002968:	460b      	mov	r3, r1
 800296a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 800296e:	e005      	b.n	800297c <MPU6050_Read_All+0x25c>
    } else {
        roll = 0.0;
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	f04f 0300 	mov.w	r3, #0
 8002978:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002982:	425b      	negs	r3, r3
 8002984:	4618      	mov	r0, r3
 8002986:	f7fd fdcd 	bl	8000524 <__aeabi_i2d>
 800298a:	4682      	mov	sl, r0
 800298c:	468b      	mov	fp, r1
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002994:	4618      	mov	r0, r3
 8002996:	f7fd fdc5 	bl	8000524 <__aeabi_i2d>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	ec43 2b11 	vmov	d1, r2, r3
 80029a2:	ec4b ab10 	vmov	d0, sl, fp
 80029a6:	f009 f959 	bl	800bc5c <atan2>
 80029aa:	ec51 0b10 	vmov	r0, r1, d0
 80029ae:	a348      	add	r3, pc, #288	@ (adr r3, 8002ad0 <MPU6050_Read_All+0x3b0>)
 80029b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b4:	f7fd fe20 	bl	80005f8 <__aeabi_dmul>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 80029c0:	f04f 0200 	mov.w	r2, #0
 80029c4:	4b49      	ldr	r3, [pc, #292]	@ (8002aec <MPU6050_Read_All+0x3cc>)
 80029c6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80029ca:	f7fe f887 	bl	8000adc <__aeabi_dcmplt>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d00a      	beq.n	80029ea <MPU6050_Read_All+0x2ca>
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80029da:	f04f 0200 	mov.w	r2, #0
 80029de:	4b44      	ldr	r3, [pc, #272]	@ (8002af0 <MPU6050_Read_All+0x3d0>)
 80029e0:	f7fe f89a 	bl	8000b18 <__aeabi_dcmpgt>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d114      	bne.n	8002a14 <MPU6050_Read_All+0x2f4>
 80029ea:	f04f 0200 	mov.w	r2, #0
 80029ee:	4b40      	ldr	r3, [pc, #256]	@ (8002af0 <MPU6050_Read_All+0x3d0>)
 80029f0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80029f4:	f7fe f890 	bl	8000b18 <__aeabi_dcmpgt>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d015      	beq.n	8002a2a <MPU6050_Read_All+0x30a>
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002a04:	f04f 0200 	mov.w	r2, #0
 8002a08:	4b38      	ldr	r3, [pc, #224]	@ (8002aec <MPU6050_Read_All+0x3cc>)
 8002a0a:	f7fe f867 	bl	8000adc <__aeabi_dcmplt>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00a      	beq.n	8002a2a <MPU6050_Read_All+0x30a>
        KalmanY.angle = pitch;
 8002a14:	4937      	ldr	r1, [pc, #220]	@ (8002af4 <MPU6050_Read_All+0x3d4>)
 8002a16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a1a:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8002a1e:	6839      	ldr	r1, [r7, #0]
 8002a20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a24:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002a28:	e014      	b.n	8002a54 <MPU6050_Read_All+0x334>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8002a30:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8002a34:	eeb0 1a47 	vmov.f32	s2, s14
 8002a38:	eef0 1a67 	vmov.f32	s3, s15
 8002a3c:	ed97 0b06 	vldr	d0, [r7, #24]
 8002a40:	482c      	ldr	r0, [pc, #176]	@ (8002af4 <MPU6050_Read_All+0x3d4>)
 8002a42:	f000 f85b 	bl	8002afc <Kalman_getAngle>
 8002a46:	eeb0 7a40 	vmov.f32	s14, s0
 8002a4a:	eef0 7a60 	vmov.f32	s15, s1
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8002a5a:	4690      	mov	r8, r2
 8002a5c:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	4b22      	ldr	r3, [pc, #136]	@ (8002af0 <MPU6050_Read_All+0x3d0>)
 8002a66:	4640      	mov	r0, r8
 8002a68:	4649      	mov	r1, r9
 8002a6a:	f7fe f855 	bl	8000b18 <__aeabi_dcmpgt>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d008      	beq.n	8002a86 <MPU6050_Read_All+0x366>
        DataStruct->Gx = -DataStruct->Gx;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002a7a:	4614      	mov	r4, r2
 8002a7c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8002a8c:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8002a90:	eeb0 1a47 	vmov.f32	s2, s14
 8002a94:	eef0 1a67 	vmov.f32	s3, s15
 8002a98:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8002a9c:	4816      	ldr	r0, [pc, #88]	@ (8002af8 <MPU6050_Read_All+0x3d8>)
 8002a9e:	f000 f82d 	bl	8002afc <Kalman_getAngle>
 8002aa2:	eeb0 7a40 	vmov.f32	s14, s0
 8002aa6:	eef0 7a60 	vmov.f32	s15, s1
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48

}
 8002ab0:	bf00      	nop
 8002ab2:	3740      	adds	r7, #64	@ 0x40
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002aba:	bf00      	nop
 8002abc:	f3af 8000 	nop.w
 8002ac0:	00000000 	.word	0x00000000
 8002ac4:	40cc2900 	.word	0x40cc2900
 8002ac8:	00000000 	.word	0x00000000
 8002acc:	40606000 	.word	0x40606000
 8002ad0:	1a63c1f8 	.word	0x1a63c1f8
 8002ad4:	404ca5dc 	.word	0x404ca5dc
 8002ad8:	40d00000 	.word	0x40d00000
 8002adc:	43aa0000 	.word	0x43aa0000
 8002ae0:	42121eb8 	.word	0x42121eb8
 8002ae4:	200007a4 	.word	0x200007a4
 8002ae8:	408f4000 	.word	0x408f4000
 8002aec:	c0568000 	.word	0xc0568000
 8002af0:	40568000 	.word	0x40568000
 8002af4:	20000048 	.word	0x20000048
 8002af8:	20000000 	.word	0x20000000

08002afc <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 8002afc:	b5b0      	push	{r4, r5, r7, lr}
 8002afe:	b096      	sub	sp, #88	@ 0x58
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	61f8      	str	r0, [r7, #28]
 8002b04:	ed87 0b04 	vstr	d0, [r7, #16]
 8002b08:	ed87 1b02 	vstr	d1, [r7, #8]
 8002b0c:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002b16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b1a:	f7fd fbb5 	bl	8000288 <__aeabi_dsub>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	460b      	mov	r3, r1
 8002b22:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002b2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002b30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b34:	f7fd fd60 	bl	80005f8 <__aeabi_dmul>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	4620      	mov	r0, r4
 8002b3e:	4629      	mov	r1, r5
 8002b40:	f7fd fba4 	bl	800028c <__adddf3>
 8002b44:	4602      	mov	r2, r0
 8002b46:	460b      	mov	r3, r1
 8002b48:	69f9      	ldr	r1, [r7, #28]
 8002b4a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002b5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b5e:	f7fd fd4b 	bl	80005f8 <__aeabi_dmul>
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	4610      	mov	r0, r2
 8002b68:	4619      	mov	r1, r3
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002b70:	f7fd fb8a 	bl	8000288 <__aeabi_dsub>
 8002b74:	4602      	mov	r2, r0
 8002b76:	460b      	mov	r3, r1
 8002b78:	4610      	mov	r0, r2
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002b82:	f7fd fb81 	bl	8000288 <__aeabi_dsub>
 8002b86:	4602      	mov	r2, r0
 8002b88:	460b      	mov	r3, r1
 8002b8a:	4610      	mov	r0, r2
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b94:	f7fd fb7a 	bl	800028c <__adddf3>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	4610      	mov	r0, r2
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ba4:	f7fd fd28 	bl	80005f8 <__aeabi_dmul>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	460b      	mov	r3, r1
 8002bac:	4620      	mov	r0, r4
 8002bae:	4629      	mov	r1, r5
 8002bb0:	f7fd fb6c 	bl	800028c <__adddf3>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	69f9      	ldr	r1, [r7, #28]
 8002bba:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002bca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bce:	f7fd fd13 	bl	80005f8 <__aeabi_dmul>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	4620      	mov	r0, r4
 8002bd8:	4629      	mov	r1, r5
 8002bda:	f7fd fb55 	bl	8000288 <__aeabi_dsub>
 8002bde:	4602      	mov	r2, r0
 8002be0:	460b      	mov	r3, r1
 8002be2:	69f9      	ldr	r1, [r7, #28]
 8002be4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002bf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bf8:	f7fd fcfe 	bl	80005f8 <__aeabi_dmul>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	460b      	mov	r3, r1
 8002c00:	4620      	mov	r0, r4
 8002c02:	4629      	mov	r1, r5
 8002c04:	f7fd fb40 	bl	8000288 <__aeabi_dsub>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	69f9      	ldr	r1, [r7, #28]
 8002c0e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002c1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c22:	f7fd fce9 	bl	80005f8 <__aeabi_dmul>
 8002c26:	4602      	mov	r2, r0
 8002c28:	460b      	mov	r3, r1
 8002c2a:	4620      	mov	r0, r4
 8002c2c:	4629      	mov	r1, r5
 8002c2e:	f7fd fb2d 	bl	800028c <__adddf3>
 8002c32:	4602      	mov	r2, r0
 8002c34:	460b      	mov	r3, r1
 8002c36:	69f9      	ldr	r1, [r7, #28]
 8002c38:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002c48:	f7fd fb20 	bl	800028c <__adddf3>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	460b      	mov	r3, r1
 8002c50:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002c5a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c5e:	f7fd fdf5 	bl	800084c <__aeabi_ddiv>
 8002c62:	4602      	mov	r2, r0
 8002c64:	460b      	mov	r3, r1
 8002c66:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002c70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c74:	f7fd fdea 	bl	800084c <__aeabi_ddiv>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002c86:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c8a:	f7fd fafd 	bl	8000288 <__aeabi_dsub>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002c9c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002ca0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002ca4:	f7fd fca8 	bl	80005f8 <__aeabi_dmul>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	460b      	mov	r3, r1
 8002cac:	4620      	mov	r0, r4
 8002cae:	4629      	mov	r1, r5
 8002cb0:	f7fd faec 	bl	800028c <__adddf3>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	69f9      	ldr	r1, [r7, #28]
 8002cba:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002cc4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002cc8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002ccc:	f7fd fc94 	bl	80005f8 <__aeabi_dmul>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4620      	mov	r0, r4
 8002cd6:	4629      	mov	r1, r5
 8002cd8:	f7fd fad8 	bl	800028c <__adddf3>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	460b      	mov	r3, r1
 8002ce0:	69f9      	ldr	r1, [r7, #28]
 8002ce2:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002cec:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002cf6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002d00:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002d04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002d08:	f7fd fc76 	bl	80005f8 <__aeabi_dmul>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	460b      	mov	r3, r1
 8002d10:	4620      	mov	r0, r4
 8002d12:	4629      	mov	r1, r5
 8002d14:	f7fd fab8 	bl	8000288 <__aeabi_dsub>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	69f9      	ldr	r1, [r7, #28]
 8002d1e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002d28:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002d2c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002d30:	f7fd fc62 	bl	80005f8 <__aeabi_dmul>
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	4620      	mov	r0, r4
 8002d3a:	4629      	mov	r1, r5
 8002d3c:	f7fd faa4 	bl	8000288 <__aeabi_dsub>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	69f9      	ldr	r1, [r7, #28]
 8002d46:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8002d50:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002d54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002d58:	f7fd fc4e 	bl	80005f8 <__aeabi_dmul>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	460b      	mov	r3, r1
 8002d60:	4620      	mov	r0, r4
 8002d62:	4629      	mov	r1, r5
 8002d64:	f7fd fa90 	bl	8000288 <__aeabi_dsub>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	69f9      	ldr	r1, [r7, #28]
 8002d6e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8002d78:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002d7c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002d80:	f7fd fc3a 	bl	80005f8 <__aeabi_dmul>
 8002d84:	4602      	mov	r2, r0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4620      	mov	r0, r4
 8002d8a:	4629      	mov	r1, r5
 8002d8c:	f7fd fa7c 	bl	8000288 <__aeabi_dsub>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	69f9      	ldr	r1, [r7, #28]
 8002d96:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002da0:	ec43 2b17 	vmov	d7, r2, r3
};
 8002da4:	eeb0 0a47 	vmov.f32	s0, s14
 8002da8:	eef0 0a67 	vmov.f32	s1, s15
 8002dac:	3758      	adds	r7, #88	@ 0x58
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002db4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	607b      	str	r3, [r7, #4]
 8002dbe:	4b10      	ldr	r3, [pc, #64]	@ (8002e00 <HAL_MspInit+0x4c>)
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc2:	4a0f      	ldr	r2, [pc, #60]	@ (8002e00 <HAL_MspInit+0x4c>)
 8002dc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dca:	4b0d      	ldr	r3, [pc, #52]	@ (8002e00 <HAL_MspInit+0x4c>)
 8002dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dd2:	607b      	str	r3, [r7, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	603b      	str	r3, [r7, #0]
 8002dda:	4b09      	ldr	r3, [pc, #36]	@ (8002e00 <HAL_MspInit+0x4c>)
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	4a08      	ldr	r2, [pc, #32]	@ (8002e00 <HAL_MspInit+0x4c>)
 8002de0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002de4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002de6:	4b06      	ldr	r3, [pc, #24]	@ (8002e00 <HAL_MspInit+0x4c>)
 8002de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dee:	603b      	str	r3, [r7, #0]
 8002df0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002df2:	bf00      	nop
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40023800 	.word	0x40023800

08002e04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08e      	sub	sp, #56	@ 0x38
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	605a      	str	r2, [r3, #4]
 8002e16:	609a      	str	r2, [r3, #8]
 8002e18:	60da      	str	r2, [r3, #12]
 8002e1a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a76      	ldr	r2, [pc, #472]	@ (8002ffc <HAL_TIM_Base_MspInit+0x1f8>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d16c      	bne.n	8002f00 <HAL_TIM_Base_MspInit+0xfc>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	623b      	str	r3, [r7, #32]
 8002e2a:	4b75      	ldr	r3, [pc, #468]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2e:	4a74      	ldr	r2, [pc, #464]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002e30:	f043 0301 	orr.w	r3, r3, #1
 8002e34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e36:	4b72      	ldr	r3, [pc, #456]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	623b      	str	r3, [r7, #32]
 8002e40:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e42:	2300      	movs	r3, #0
 8002e44:	61fb      	str	r3, [r7, #28]
 8002e46:	4b6e      	ldr	r3, [pc, #440]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e4a:	4a6d      	ldr	r2, [pc, #436]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002e4c:	f043 0310 	orr.w	r3, r3, #16
 8002e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e52:	4b6b      	ldr	r3, [pc, #428]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e56:	f003 0310 	and.w	r3, r3, #16
 8002e5a:	61fb      	str	r3, [r7, #28]
 8002e5c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e5e:	2300      	movs	r3, #0
 8002e60:	61bb      	str	r3, [r7, #24]
 8002e62:	4b67      	ldr	r3, [pc, #412]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e66:	4a66      	ldr	r2, [pc, #408]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002e68:	f043 0301 	orr.w	r3, r3, #1
 8002e6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e6e:	4b64      	ldr	r3, [pc, #400]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	61bb      	str	r3, [r7, #24]
 8002e78:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Echo_1_Pin|Echo_2_Pin|Echo_3_Pin;
 8002e7a:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 8002e7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e80:	2302      	movs	r3, #2
 8002e82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e84:	2302      	movs	r3, #2
 8002e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e94:	4619      	mov	r1, r3
 8002e96:	485b      	ldr	r0, [pc, #364]	@ (8003004 <HAL_TIM_Base_MspInit+0x200>)
 8002e98:	f000 fd26 	bl	80038e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Echo_4_Pin;
 8002e9c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ea0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Echo_4_GPIO_Port, &GPIO_InitStruct);
 8002eb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	4853      	ldr	r0, [pc, #332]	@ (8003008 <HAL_TIM_Base_MspInit+0x204>)
 8002eba:	f000 fd15 	bl	80038e8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	2018      	movs	r0, #24
 8002ec4:	f000 fcd9 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002ec8:	2018      	movs	r0, #24
 8002eca:	f000 fcf2 	bl	80038b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002ece:	2200      	movs	r2, #0
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	2019      	movs	r0, #25
 8002ed4:	f000 fcd1 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002ed8:	2019      	movs	r0, #25
 8002eda:	f000 fcea 	bl	80038b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002ede:	2200      	movs	r2, #0
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	201a      	movs	r0, #26
 8002ee4:	f000 fcc9 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002ee8:	201a      	movs	r0, #26
 8002eea:	f000 fce2 	bl	80038b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	201b      	movs	r0, #27
 8002ef4:	f000 fcc1 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002ef8:	201b      	movs	r0, #27
 8002efa:	f000 fcda 	bl	80038b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002efe:	e079      	b.n	8002ff4 <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM2)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f08:	d10e      	bne.n	8002f28 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	4b3c      	ldr	r3, [pc, #240]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f12:	4a3b      	ldr	r2, [pc, #236]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f14:	f043 0301 	orr.w	r3, r3, #1
 8002f18:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f1a:	4b39      	ldr	r3, [pc, #228]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	617b      	str	r3, [r7, #20]
 8002f24:	697b      	ldr	r3, [r7, #20]
}
 8002f26:	e065      	b.n	8002ff4 <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM5)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a37      	ldr	r2, [pc, #220]	@ (800300c <HAL_TIM_Base_MspInit+0x208>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d10e      	bne.n	8002f50 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	613b      	str	r3, [r7, #16]
 8002f36:	4b32      	ldr	r3, [pc, #200]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3a:	4a31      	ldr	r2, [pc, #196]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f3c:	f043 0308 	orr.w	r3, r3, #8
 8002f40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f42:	4b2f      	ldr	r3, [pc, #188]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f46:	f003 0308 	and.w	r3, r3, #8
 8002f4a:	613b      	str	r3, [r7, #16]
 8002f4c:	693b      	ldr	r3, [r7, #16]
}
 8002f4e:	e051      	b.n	8002ff4 <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM8)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a2e      	ldr	r2, [pc, #184]	@ (8003010 <HAL_TIM_Base_MspInit+0x20c>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d14c      	bne.n	8002ff4 <HAL_TIM_Base_MspInit+0x1f0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60fb      	str	r3, [r7, #12]
 8002f5e:	4b28      	ldr	r3, [pc, #160]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f62:	4a27      	ldr	r2, [pc, #156]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f64:	f043 0302 	orr.w	r3, r3, #2
 8002f68:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f6a:	4b25      	ldr	r3, [pc, #148]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	4b21      	ldr	r3, [pc, #132]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7e:	4a20      	ldr	r2, [pc, #128]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f80:	f043 0304 	orr.w	r3, r3, #4
 8002f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f86:	4b1e      	ldr	r3, [pc, #120]	@ (8003000 <HAL_TIM_Base_MspInit+0x1fc>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	f003 0304 	and.w	r3, r3, #4
 8002f8e:	60bb      	str	r3, [r7, #8]
 8002f90:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Echo_8_Pin|Echo_7_Pin|Echo_6_Pin|Echo_5_Pin;
 8002f92:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002f96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f98:	2302      	movs	r3, #2
 8002f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fac:	4619      	mov	r1, r3
 8002fae:	4819      	ldr	r0, [pc, #100]	@ (8003014 <HAL_TIM_Base_MspInit+0x210>)
 8002fb0:	f000 fc9a 	bl	80038e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	202b      	movs	r0, #43	@ 0x2b
 8002fba:	f000 fc5e 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002fbe:	202b      	movs	r0, #43	@ 0x2b
 8002fc0:	f000 fc77 	bl	80038b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	202c      	movs	r0, #44	@ 0x2c
 8002fca:	f000 fc56 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002fce:	202c      	movs	r0, #44	@ 0x2c
 8002fd0:	f000 fc6f 	bl	80038b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	202d      	movs	r0, #45	@ 0x2d
 8002fda:	f000 fc4e 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002fde:	202d      	movs	r0, #45	@ 0x2d
 8002fe0:	f000 fc67 	bl	80038b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	2100      	movs	r1, #0
 8002fe8:	202e      	movs	r0, #46	@ 0x2e
 8002fea:	f000 fc46 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002fee:	202e      	movs	r0, #46	@ 0x2e
 8002ff0:	f000 fc5f 	bl	80038b2 <HAL_NVIC_EnableIRQ>
}
 8002ff4:	bf00      	nop
 8002ff6:	3738      	adds	r7, #56	@ 0x38
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	40010000 	.word	0x40010000
 8003000:	40023800 	.word	0x40023800
 8003004:	40021000 	.word	0x40021000
 8003008:	40020000 	.word	0x40020000
 800300c:	40000c00 	.word	0x40000c00
 8003010:	40010400 	.word	0x40010400
 8003014:	40020800 	.word	0x40020800

08003018 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a26      	ldr	r2, [pc, #152]	@ (80030c0 <HAL_TIM_PWM_MspInit+0xa8>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d10e      	bne.n	8003048 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800302a:	2300      	movs	r3, #0
 800302c:	617b      	str	r3, [r7, #20]
 800302e:	4b25      	ldr	r3, [pc, #148]	@ (80030c4 <HAL_TIM_PWM_MspInit+0xac>)
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	4a24      	ldr	r2, [pc, #144]	@ (80030c4 <HAL_TIM_PWM_MspInit+0xac>)
 8003034:	f043 0302 	orr.w	r3, r3, #2
 8003038:	6413      	str	r3, [r2, #64]	@ 0x40
 800303a:	4b22      	ldr	r3, [pc, #136]	@ (80030c4 <HAL_TIM_PWM_MspInit+0xac>)
 800303c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8003046:	e036      	b.n	80030b6 <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM9)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a1e      	ldr	r2, [pc, #120]	@ (80030c8 <HAL_TIM_PWM_MspInit+0xb0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d116      	bne.n	8003080 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <HAL_TIM_PWM_MspInit+0xac>)
 8003058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305a:	4a1a      	ldr	r2, [pc, #104]	@ (80030c4 <HAL_TIM_PWM_MspInit+0xac>)
 800305c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003060:	6453      	str	r3, [r2, #68]	@ 0x44
 8003062:	4b18      	ldr	r3, [pc, #96]	@ (80030c4 <HAL_TIM_PWM_MspInit+0xac>)
 8003064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003066:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800306a:	613b      	str	r3, [r7, #16]
 800306c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800306e:	2200      	movs	r2, #0
 8003070:	2100      	movs	r1, #0
 8003072:	2018      	movs	r0, #24
 8003074:	f000 fc01 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003078:	2018      	movs	r0, #24
 800307a:	f000 fc1a 	bl	80038b2 <HAL_NVIC_EnableIRQ>
}
 800307e:	e01a      	b.n	80030b6 <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM12)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a11      	ldr	r2, [pc, #68]	@ (80030cc <HAL_TIM_PWM_MspInit+0xb4>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d115      	bne.n	80030b6 <HAL_TIM_PWM_MspInit+0x9e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800308a:	2300      	movs	r3, #0
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	4b0d      	ldr	r3, [pc, #52]	@ (80030c4 <HAL_TIM_PWM_MspInit+0xac>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003092:	4a0c      	ldr	r2, [pc, #48]	@ (80030c4 <HAL_TIM_PWM_MspInit+0xac>)
 8003094:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003098:	6413      	str	r3, [r2, #64]	@ 0x40
 800309a:	4b0a      	ldr	r3, [pc, #40]	@ (80030c4 <HAL_TIM_PWM_MspInit+0xac>)
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030a2:	60fb      	str	r3, [r7, #12]
 80030a4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 80030a6:	2200      	movs	r2, #0
 80030a8:	2100      	movs	r1, #0
 80030aa:	202b      	movs	r0, #43	@ 0x2b
 80030ac:	f000 fbe5 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80030b0:	202b      	movs	r0, #43	@ 0x2b
 80030b2:	f000 fbfe 	bl	80038b2 <HAL_NVIC_EnableIRQ>
}
 80030b6:	bf00      	nop
 80030b8:	3718      	adds	r7, #24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40000400 	.word	0x40000400
 80030c4:	40023800 	.word	0x40023800
 80030c8:	40014000 	.word	0x40014000
 80030cc:	40001800 	.word	0x40001800

080030d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b08c      	sub	sp, #48	@ 0x30
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d8:	f107 031c 	add.w	r3, r7, #28
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	605a      	str	r2, [r3, #4]
 80030e2:	609a      	str	r2, [r3, #8]
 80030e4:	60da      	str	r2, [r3, #12]
 80030e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030f0:	d11e      	bne.n	8003130 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030f2:	2300      	movs	r3, #0
 80030f4:	61bb      	str	r3, [r7, #24]
 80030f6:	4b46      	ldr	r3, [pc, #280]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fa:	4a45      	ldr	r2, [pc, #276]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	6313      	str	r3, [r2, #48]	@ 0x30
 8003102:	4b43      	ldr	r3, [pc, #268]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	61bb      	str	r3, [r7, #24]
 800310c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800310e:	2303      	movs	r3, #3
 8003110:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003112:	2302      	movs	r3, #2
 8003114:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003116:	2300      	movs	r3, #0
 8003118:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800311a:	2300      	movs	r3, #0
 800311c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800311e:	2301      	movs	r3, #1
 8003120:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003122:	f107 031c 	add.w	r3, r7, #28
 8003126:	4619      	mov	r1, r3
 8003128:	483a      	ldr	r0, [pc, #232]	@ (8003214 <HAL_TIM_MspPostInit+0x144>)
 800312a:	f000 fbdd 	bl	80038e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800312e:	e06b      	b.n	8003208 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM3)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a38      	ldr	r2, [pc, #224]	@ (8003218 <HAL_TIM_MspPostInit+0x148>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d11e      	bne.n	8003178 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800313a:	2300      	movs	r3, #0
 800313c:	617b      	str	r3, [r7, #20]
 800313e:	4b34      	ldr	r3, [pc, #208]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003142:	4a33      	ldr	r2, [pc, #204]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 8003144:	f043 0302 	orr.w	r3, r3, #2
 8003148:	6313      	str	r3, [r2, #48]	@ 0x30
 800314a:	4b31      	ldr	r3, [pc, #196]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	617b      	str	r3, [r7, #20]
 8003154:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003156:	2303      	movs	r3, #3
 8003158:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800315a:	2302      	movs	r3, #2
 800315c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315e:	2300      	movs	r3, #0
 8003160:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003162:	2300      	movs	r3, #0
 8003164:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003166:	2302      	movs	r3, #2
 8003168:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800316a:	f107 031c 	add.w	r3, r7, #28
 800316e:	4619      	mov	r1, r3
 8003170:	482a      	ldr	r0, [pc, #168]	@ (800321c <HAL_TIM_MspPostInit+0x14c>)
 8003172:	f000 fbb9 	bl	80038e8 <HAL_GPIO_Init>
}
 8003176:	e047      	b.n	8003208 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM9)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a28      	ldr	r2, [pc, #160]	@ (8003220 <HAL_TIM_MspPostInit+0x150>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d11e      	bne.n	80031c0 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003182:	2300      	movs	r3, #0
 8003184:	613b      	str	r3, [r7, #16]
 8003186:	4b22      	ldr	r3, [pc, #136]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 8003188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318a:	4a21      	ldr	r2, [pc, #132]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 800318c:	f043 0310 	orr.w	r3, r3, #16
 8003190:	6313      	str	r3, [r2, #48]	@ 0x30
 8003192:	4b1f      	ldr	r3, [pc, #124]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003196:	f003 0310 	and.w	r3, r3, #16
 800319a:	613b      	str	r3, [r7, #16]
 800319c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800319e:	2360      	movs	r3, #96	@ 0x60
 80031a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a2:	2302      	movs	r3, #2
 80031a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a6:	2300      	movs	r3, #0
 80031a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031aa:	2300      	movs	r3, #0
 80031ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80031ae:	2303      	movs	r3, #3
 80031b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031b2:	f107 031c 	add.w	r3, r7, #28
 80031b6:	4619      	mov	r1, r3
 80031b8:	481a      	ldr	r0, [pc, #104]	@ (8003224 <HAL_TIM_MspPostInit+0x154>)
 80031ba:	f000 fb95 	bl	80038e8 <HAL_GPIO_Init>
}
 80031be:	e023      	b.n	8003208 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM12)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a18      	ldr	r2, [pc, #96]	@ (8003228 <HAL_TIM_MspPostInit+0x158>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d11e      	bne.n	8003208 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ca:	2300      	movs	r3, #0
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	4b10      	ldr	r3, [pc, #64]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 80031d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d2:	4a0f      	ldr	r2, [pc, #60]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 80031d4:	f043 0302 	orr.w	r3, r3, #2
 80031d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80031da:	4b0d      	ldr	r3, [pc, #52]	@ (8003210 <HAL_TIM_MspPostInit+0x140>)
 80031dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	60fb      	str	r3, [r7, #12]
 80031e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80031e6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80031ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ec:	2302      	movs	r3, #2
 80031ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f4:	2300      	movs	r3, #0
 80031f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80031f8:	2309      	movs	r3, #9
 80031fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031fc:	f107 031c 	add.w	r3, r7, #28
 8003200:	4619      	mov	r1, r3
 8003202:	4806      	ldr	r0, [pc, #24]	@ (800321c <HAL_TIM_MspPostInit+0x14c>)
 8003204:	f000 fb70 	bl	80038e8 <HAL_GPIO_Init>
}
 8003208:	bf00      	nop
 800320a:	3730      	adds	r7, #48	@ 0x30
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40023800 	.word	0x40023800
 8003214:	40020000 	.word	0x40020000
 8003218:	40000400 	.word	0x40000400
 800321c:	40020400 	.word	0x40020400
 8003220:	40014000 	.word	0x40014000
 8003224:	40021000 	.word	0x40021000
 8003228:	40001800 	.word	0x40001800

0800322c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b08a      	sub	sp, #40	@ 0x28
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003234:	f107 0314 	add.w	r3, r7, #20
 8003238:	2200      	movs	r2, #0
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	605a      	str	r2, [r3, #4]
 800323e:	609a      	str	r2, [r3, #8]
 8003240:	60da      	str	r2, [r3, #12]
 8003242:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a19      	ldr	r2, [pc, #100]	@ (80032b0 <HAL_UART_MspInit+0x84>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d12c      	bne.n	80032a8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800324e:	2300      	movs	r3, #0
 8003250:	613b      	str	r3, [r7, #16]
 8003252:	4b18      	ldr	r3, [pc, #96]	@ (80032b4 <HAL_UART_MspInit+0x88>)
 8003254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003256:	4a17      	ldr	r2, [pc, #92]	@ (80032b4 <HAL_UART_MspInit+0x88>)
 8003258:	f043 0310 	orr.w	r3, r3, #16
 800325c:	6453      	str	r3, [r2, #68]	@ 0x44
 800325e:	4b15      	ldr	r3, [pc, #84]	@ (80032b4 <HAL_UART_MspInit+0x88>)
 8003260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003262:	f003 0310 	and.w	r3, r3, #16
 8003266:	613b      	str	r3, [r7, #16]
 8003268:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800326a:	2300      	movs	r3, #0
 800326c:	60fb      	str	r3, [r7, #12]
 800326e:	4b11      	ldr	r3, [pc, #68]	@ (80032b4 <HAL_UART_MspInit+0x88>)
 8003270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003272:	4a10      	ldr	r2, [pc, #64]	@ (80032b4 <HAL_UART_MspInit+0x88>)
 8003274:	f043 0301 	orr.w	r3, r3, #1
 8003278:	6313      	str	r3, [r2, #48]	@ 0x30
 800327a:	4b0e      	ldr	r3, [pc, #56]	@ (80032b4 <HAL_UART_MspInit+0x88>)
 800327c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	60fb      	str	r3, [r7, #12]
 8003284:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003286:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800328a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800328c:	2302      	movs	r3, #2
 800328e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003290:	2300      	movs	r3, #0
 8003292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003294:	2303      	movs	r3, #3
 8003296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003298:	2307      	movs	r3, #7
 800329a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800329c:	f107 0314 	add.w	r3, r7, #20
 80032a0:	4619      	mov	r1, r3
 80032a2:	4805      	ldr	r0, [pc, #20]	@ (80032b8 <HAL_UART_MspInit+0x8c>)
 80032a4:	f000 fb20 	bl	80038e8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80032a8:	bf00      	nop
 80032aa:	3728      	adds	r7, #40	@ 0x28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40011000 	.word	0x40011000
 80032b4:	40023800 	.word	0x40023800
 80032b8:	40020000 	.word	0x40020000

080032bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80032c0:	bf00      	nop
 80032c2:	e7fd      	b.n	80032c0 <NMI_Handler+0x4>

080032c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032c8:	bf00      	nop
 80032ca:	e7fd      	b.n	80032c8 <HardFault_Handler+0x4>

080032cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032d0:	bf00      	nop
 80032d2:	e7fd      	b.n	80032d0 <MemManage_Handler+0x4>

080032d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032d8:	bf00      	nop
 80032da:	e7fd      	b.n	80032d8 <BusFault_Handler+0x4>

080032dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032e0:	bf00      	nop
 80032e2:	e7fd      	b.n	80032e0 <UsageFault_Handler+0x4>

080032e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032e8:	bf00      	nop
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr

080032f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032f2:	b480      	push	{r7}
 80032f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032f6:	bf00      	nop
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003304:	bf00      	nop
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr

0800330e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003312:	f000 f993 	bl	800363c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003316:	bf00      	nop
 8003318:	bd80      	pop	{r7, pc}
	...

0800331c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003320:	4803      	ldr	r0, [pc, #12]	@ (8003330 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8003322:	f002 fc65 	bl	8005bf0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8003326:	4803      	ldr	r0, [pc, #12]	@ (8003334 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8003328:	f002 fc62 	bl	8005bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800332c:	bf00      	nop
 800332e:	bd80      	pop	{r7, pc}
 8003330:	200004c0 	.word	0x200004c0
 8003334:	20000628 	.word	0x20000628

08003338 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800333c:	4802      	ldr	r0, [pc, #8]	@ (8003348 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800333e:	f002 fc57 	bl	8005bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003342:	bf00      	nop
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	200004c0 	.word	0x200004c0

0800334c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003350:	4802      	ldr	r0, [pc, #8]	@ (800335c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8003352:	f002 fc4d 	bl	8005bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003356:	bf00      	nop
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	200004c0 	.word	0x200004c0

08003360 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003364:	4802      	ldr	r0, [pc, #8]	@ (8003370 <TIM1_CC_IRQHandler+0x10>)
 8003366:	f002 fc43 	bl	8005bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800336a:	bf00      	nop
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	200004c0 	.word	0x200004c0

08003374 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003378:	4803      	ldr	r0, [pc, #12]	@ (8003388 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 800337a:	f002 fc39 	bl	8005bf0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 800337e:	4803      	ldr	r0, [pc, #12]	@ (800338c <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8003380:	f002 fc36 	bl	8005bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8003384:	bf00      	nop
 8003386:	bd80      	pop	{r7, pc}
 8003388:	200005e0 	.word	0x200005e0
 800338c:	20000670 	.word	0x20000670

08003390 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003394:	4802      	ldr	r0, [pc, #8]	@ (80033a0 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8003396:	f002 fc2b 	bl	8005bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800339a:	bf00      	nop
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	200005e0 	.word	0x200005e0

080033a4 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80033a8:	4802      	ldr	r0, [pc, #8]	@ (80033b4 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80033aa:	f002 fc21 	bl	8005bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80033ae:	bf00      	nop
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	200005e0 	.word	0x200005e0

080033b8 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80033bc:	4802      	ldr	r0, [pc, #8]	@ (80033c8 <TIM8_CC_IRQHandler+0x10>)
 80033be:	f002 fc17 	bl	8005bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 80033c2:	bf00      	nop
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	200005e0 	.word	0x200005e0

080033cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  return 1;
 80033d0:	2301      	movs	r3, #1
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <_kill>:

int _kill(int pid, int sig)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80033e6:	f005 f943 	bl	8008670 <__errno>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2216      	movs	r2, #22
 80033ee:	601a      	str	r2, [r3, #0]
  return -1;
 80033f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3708      	adds	r7, #8
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <_exit>:

void _exit (int status)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003404:	f04f 31ff 	mov.w	r1, #4294967295
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f7ff ffe7 	bl	80033dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800340e:	bf00      	nop
 8003410:	e7fd      	b.n	800340e <_exit+0x12>

08003412 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b086      	sub	sp, #24
 8003416:	af00      	add	r7, sp, #0
 8003418:	60f8      	str	r0, [r7, #12]
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800341e:	2300      	movs	r3, #0
 8003420:	617b      	str	r3, [r7, #20]
 8003422:	e00a      	b.n	800343a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003424:	f3af 8000 	nop.w
 8003428:	4601      	mov	r1, r0
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	1c5a      	adds	r2, r3, #1
 800342e:	60ba      	str	r2, [r7, #8]
 8003430:	b2ca      	uxtb	r2, r1
 8003432:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	3301      	adds	r3, #1
 8003438:	617b      	str	r3, [r7, #20]
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	429a      	cmp	r2, r3
 8003440:	dbf0      	blt.n	8003424 <_read+0x12>
  }

  return len;
 8003442:	687b      	ldr	r3, [r7, #4]
}
 8003444:	4618      	mov	r0, r3
 8003446:	3718      	adds	r7, #24
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <_close>:
  }
  return len;
}

int _close(int file)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003454:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003458:	4618      	mov	r0, r3
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003474:	605a      	str	r2, [r3, #4]
  return 0;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <_isatty>:

int _isatty(int file)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800348c:	2301      	movs	r3, #1
}
 800348e:	4618      	mov	r0, r3
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800349a:	b480      	push	{r7}
 800349c:	b085      	sub	sp, #20
 800349e:	af00      	add	r7, sp, #0
 80034a0:	60f8      	str	r0, [r7, #12]
 80034a2:	60b9      	str	r1, [r7, #8]
 80034a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3714      	adds	r7, #20
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034bc:	4a14      	ldr	r2, [pc, #80]	@ (8003510 <_sbrk+0x5c>)
 80034be:	4b15      	ldr	r3, [pc, #84]	@ (8003514 <_sbrk+0x60>)
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034c8:	4b13      	ldr	r3, [pc, #76]	@ (8003518 <_sbrk+0x64>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d102      	bne.n	80034d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034d0:	4b11      	ldr	r3, [pc, #68]	@ (8003518 <_sbrk+0x64>)
 80034d2:	4a12      	ldr	r2, [pc, #72]	@ (800351c <_sbrk+0x68>)
 80034d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034d6:	4b10      	ldr	r3, [pc, #64]	@ (8003518 <_sbrk+0x64>)
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4413      	add	r3, r2
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d207      	bcs.n	80034f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80034e4:	f005 f8c4 	bl	8008670 <__errno>
 80034e8:	4603      	mov	r3, r0
 80034ea:	220c      	movs	r2, #12
 80034ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034ee:	f04f 33ff 	mov.w	r3, #4294967295
 80034f2:	e009      	b.n	8003508 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034f4:	4b08      	ldr	r3, [pc, #32]	@ (8003518 <_sbrk+0x64>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034fa:	4b07      	ldr	r3, [pc, #28]	@ (8003518 <_sbrk+0x64>)
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4413      	add	r3, r2
 8003502:	4a05      	ldr	r2, [pc, #20]	@ (8003518 <_sbrk+0x64>)
 8003504:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003506:	68fb      	ldr	r3, [r7, #12]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	20020000 	.word	0x20020000
 8003514:	00000400 	.word	0x00000400
 8003518:	200007a8 	.word	0x200007a8
 800351c:	20000900 	.word	0x20000900

08003520 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003524:	4b06      	ldr	r3, [pc, #24]	@ (8003540 <SystemInit+0x20>)
 8003526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800352a:	4a05      	ldr	r2, [pc, #20]	@ (8003540 <SystemInit+0x20>)
 800352c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003530:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003534:	bf00      	nop
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003544:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800357c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003548:	f7ff ffea 	bl	8003520 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800354c:	480c      	ldr	r0, [pc, #48]	@ (8003580 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800354e:	490d      	ldr	r1, [pc, #52]	@ (8003584 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003550:	4a0d      	ldr	r2, [pc, #52]	@ (8003588 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003552:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003554:	e002      	b.n	800355c <LoopCopyDataInit>

08003556 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003556:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003558:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800355a:	3304      	adds	r3, #4

0800355c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800355c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800355e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003560:	d3f9      	bcc.n	8003556 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003562:	4a0a      	ldr	r2, [pc, #40]	@ (800358c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003564:	4c0a      	ldr	r4, [pc, #40]	@ (8003590 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003566:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003568:	e001      	b.n	800356e <LoopFillZerobss>

0800356a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800356a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800356c:	3204      	adds	r2, #4

0800356e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800356e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003570:	d3fb      	bcc.n	800356a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003572:	f005 f883 	bl	800867c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003576:	f7fe fa51 	bl	8001a1c <main>
  bx  lr    
 800357a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800357c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003580:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003584:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 8003588:	0800c960 	.word	0x0800c960
  ldr r2, =_sbss
 800358c:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 8003590:	200008fc 	.word	0x200008fc

08003594 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003594:	e7fe      	b.n	8003594 <ADC_IRQHandler>
	...

08003598 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800359c:	4b0e      	ldr	r3, [pc, #56]	@ (80035d8 <HAL_Init+0x40>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a0d      	ldr	r2, [pc, #52]	@ (80035d8 <HAL_Init+0x40>)
 80035a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035a8:	4b0b      	ldr	r3, [pc, #44]	@ (80035d8 <HAL_Init+0x40>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a0a      	ldr	r2, [pc, #40]	@ (80035d8 <HAL_Init+0x40>)
 80035ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035b4:	4b08      	ldr	r3, [pc, #32]	@ (80035d8 <HAL_Init+0x40>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a07      	ldr	r2, [pc, #28]	@ (80035d8 <HAL_Init+0x40>)
 80035ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035c0:	2003      	movs	r0, #3
 80035c2:	f000 f94f 	bl	8003864 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035c6:	200f      	movs	r0, #15
 80035c8:	f000 f808 	bl	80035dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035cc:	f7ff fbf2 	bl	8002db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	40023c00 	.word	0x40023c00

080035dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035e4:	4b12      	ldr	r3, [pc, #72]	@ (8003630 <HAL_InitTick+0x54>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	4b12      	ldr	r3, [pc, #72]	@ (8003634 <HAL_InitTick+0x58>)
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	4619      	mov	r1, r3
 80035ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80035f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035fa:	4618      	mov	r0, r3
 80035fc:	f000 f967 	bl	80038ce <HAL_SYSTICK_Config>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e00e      	b.n	8003628 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2b0f      	cmp	r3, #15
 800360e:	d80a      	bhi.n	8003626 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003610:	2200      	movs	r2, #0
 8003612:	6879      	ldr	r1, [r7, #4]
 8003614:	f04f 30ff 	mov.w	r0, #4294967295
 8003618:	f000 f92f 	bl	800387a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800361c:	4a06      	ldr	r2, [pc, #24]	@ (8003638 <HAL_InitTick+0x5c>)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	e000      	b.n	8003628 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
}
 8003628:	4618      	mov	r0, r3
 800362a:	3708      	adds	r7, #8
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	20000090 	.word	0x20000090
 8003634:	20000098 	.word	0x20000098
 8003638:	20000094 	.word	0x20000094

0800363c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003640:	4b06      	ldr	r3, [pc, #24]	@ (800365c <HAL_IncTick+0x20>)
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	461a      	mov	r2, r3
 8003646:	4b06      	ldr	r3, [pc, #24]	@ (8003660 <HAL_IncTick+0x24>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4413      	add	r3, r2
 800364c:	4a04      	ldr	r2, [pc, #16]	@ (8003660 <HAL_IncTick+0x24>)
 800364e:	6013      	str	r3, [r2, #0]
}
 8003650:	bf00      	nop
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	20000098 	.word	0x20000098
 8003660:	200007ac 	.word	0x200007ac

08003664 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  return uwTick;
 8003668:	4b03      	ldr	r3, [pc, #12]	@ (8003678 <HAL_GetTick+0x14>)
 800366a:	681b      	ldr	r3, [r3, #0]
}
 800366c:	4618      	mov	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	200007ac 	.word	0x200007ac

0800367c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003684:	f7ff ffee 	bl	8003664 <HAL_GetTick>
 8003688:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003694:	d005      	beq.n	80036a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003696:	4b0a      	ldr	r3, [pc, #40]	@ (80036c0 <HAL_Delay+0x44>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	461a      	mov	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	4413      	add	r3, r2
 80036a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036a2:	bf00      	nop
 80036a4:	f7ff ffde 	bl	8003664 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d8f7      	bhi.n	80036a4 <HAL_Delay+0x28>
  {
  }
}
 80036b4:	bf00      	nop
 80036b6:	bf00      	nop
 80036b8:	3710      	adds	r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	20000098 	.word	0x20000098

080036c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003708 <__NVIC_SetPriorityGrouping+0x44>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036e0:	4013      	ands	r3, r2
 80036e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80036f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036f6:	4a04      	ldr	r2, [pc, #16]	@ (8003708 <__NVIC_SetPriorityGrouping+0x44>)
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	60d3      	str	r3, [r2, #12]
}
 80036fc:	bf00      	nop
 80036fe:	3714      	adds	r7, #20
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	e000ed00 	.word	0xe000ed00

0800370c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003710:	4b04      	ldr	r3, [pc, #16]	@ (8003724 <__NVIC_GetPriorityGrouping+0x18>)
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	0a1b      	lsrs	r3, r3, #8
 8003716:	f003 0307 	and.w	r3, r3, #7
}
 800371a:	4618      	mov	r0, r3
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	e000ed00 	.word	0xe000ed00

08003728 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	4603      	mov	r3, r0
 8003730:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003736:	2b00      	cmp	r3, #0
 8003738:	db0b      	blt.n	8003752 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800373a:	79fb      	ldrb	r3, [r7, #7]
 800373c:	f003 021f 	and.w	r2, r3, #31
 8003740:	4907      	ldr	r1, [pc, #28]	@ (8003760 <__NVIC_EnableIRQ+0x38>)
 8003742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003746:	095b      	lsrs	r3, r3, #5
 8003748:	2001      	movs	r0, #1
 800374a:	fa00 f202 	lsl.w	r2, r0, r2
 800374e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	e000e100 	.word	0xe000e100

08003764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	4603      	mov	r3, r0
 800376c:	6039      	str	r1, [r7, #0]
 800376e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003774:	2b00      	cmp	r3, #0
 8003776:	db0a      	blt.n	800378e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	b2da      	uxtb	r2, r3
 800377c:	490c      	ldr	r1, [pc, #48]	@ (80037b0 <__NVIC_SetPriority+0x4c>)
 800377e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003782:	0112      	lsls	r2, r2, #4
 8003784:	b2d2      	uxtb	r2, r2
 8003786:	440b      	add	r3, r1
 8003788:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800378c:	e00a      	b.n	80037a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	b2da      	uxtb	r2, r3
 8003792:	4908      	ldr	r1, [pc, #32]	@ (80037b4 <__NVIC_SetPriority+0x50>)
 8003794:	79fb      	ldrb	r3, [r7, #7]
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	3b04      	subs	r3, #4
 800379c:	0112      	lsls	r2, r2, #4
 800379e:	b2d2      	uxtb	r2, r2
 80037a0:	440b      	add	r3, r1
 80037a2:	761a      	strb	r2, [r3, #24]
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	e000e100 	.word	0xe000e100
 80037b4:	e000ed00 	.word	0xe000ed00

080037b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b089      	sub	sp, #36	@ 0x24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f003 0307 	and.w	r3, r3, #7
 80037ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f1c3 0307 	rsb	r3, r3, #7
 80037d2:	2b04      	cmp	r3, #4
 80037d4:	bf28      	it	cs
 80037d6:	2304      	movcs	r3, #4
 80037d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	3304      	adds	r3, #4
 80037de:	2b06      	cmp	r3, #6
 80037e0:	d902      	bls.n	80037e8 <NVIC_EncodePriority+0x30>
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	3b03      	subs	r3, #3
 80037e6:	e000      	b.n	80037ea <NVIC_EncodePriority+0x32>
 80037e8:	2300      	movs	r3, #0
 80037ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037ec:	f04f 32ff 	mov.w	r2, #4294967295
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	43da      	mvns	r2, r3
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	401a      	ands	r2, r3
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003800:	f04f 31ff 	mov.w	r1, #4294967295
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	fa01 f303 	lsl.w	r3, r1, r3
 800380a:	43d9      	mvns	r1, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003810:	4313      	orrs	r3, r2
         );
}
 8003812:	4618      	mov	r0, r3
 8003814:	3724      	adds	r7, #36	@ 0x24
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
	...

08003820 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	3b01      	subs	r3, #1
 800382c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003830:	d301      	bcc.n	8003836 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003832:	2301      	movs	r3, #1
 8003834:	e00f      	b.n	8003856 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003836:	4a0a      	ldr	r2, [pc, #40]	@ (8003860 <SysTick_Config+0x40>)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3b01      	subs	r3, #1
 800383c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800383e:	210f      	movs	r1, #15
 8003840:	f04f 30ff 	mov.w	r0, #4294967295
 8003844:	f7ff ff8e 	bl	8003764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003848:	4b05      	ldr	r3, [pc, #20]	@ (8003860 <SysTick_Config+0x40>)
 800384a:	2200      	movs	r2, #0
 800384c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800384e:	4b04      	ldr	r3, [pc, #16]	@ (8003860 <SysTick_Config+0x40>)
 8003850:	2207      	movs	r2, #7
 8003852:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	e000e010 	.word	0xe000e010

08003864 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f7ff ff29 	bl	80036c4 <__NVIC_SetPriorityGrouping>
}
 8003872:	bf00      	nop
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800387a:	b580      	push	{r7, lr}
 800387c:	b086      	sub	sp, #24
 800387e:	af00      	add	r7, sp, #0
 8003880:	4603      	mov	r3, r0
 8003882:	60b9      	str	r1, [r7, #8]
 8003884:	607a      	str	r2, [r7, #4]
 8003886:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003888:	2300      	movs	r3, #0
 800388a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800388c:	f7ff ff3e 	bl	800370c <__NVIC_GetPriorityGrouping>
 8003890:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	68b9      	ldr	r1, [r7, #8]
 8003896:	6978      	ldr	r0, [r7, #20]
 8003898:	f7ff ff8e 	bl	80037b8 <NVIC_EncodePriority>
 800389c:	4602      	mov	r2, r0
 800389e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038a2:	4611      	mov	r1, r2
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff ff5d 	bl	8003764 <__NVIC_SetPriority>
}
 80038aa:	bf00      	nop
 80038ac:	3718      	adds	r7, #24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b082      	sub	sp, #8
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	4603      	mov	r3, r0
 80038ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff ff31 	bl	8003728 <__NVIC_EnableIRQ>
}
 80038c6:	bf00      	nop
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b082      	sub	sp, #8
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7ff ffa2 	bl	8003820 <SysTick_Config>
 80038dc:	4603      	mov	r3, r0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
	...

080038e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b089      	sub	sp, #36	@ 0x24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038f2:	2300      	movs	r3, #0
 80038f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038fe:	2300      	movs	r3, #0
 8003900:	61fb      	str	r3, [r7, #28]
 8003902:	e16b      	b.n	8003bdc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003904:	2201      	movs	r2, #1
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	4013      	ands	r3, r2
 8003916:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	429a      	cmp	r2, r3
 800391e:	f040 815a 	bne.w	8003bd6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	2b01      	cmp	r3, #1
 800392c:	d005      	beq.n	800393a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003936:	2b02      	cmp	r3, #2
 8003938:	d130      	bne.n	800399c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	2203      	movs	r2, #3
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	43db      	mvns	r3, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	4013      	ands	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	4313      	orrs	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003970:	2201      	movs	r2, #1
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	43db      	mvns	r3, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	091b      	lsrs	r3, r3, #4
 8003986:	f003 0201 	and.w	r2, r3, #1
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	fa02 f303 	lsl.w	r3, r2, r3
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	4313      	orrs	r3, r2
 8003994:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	2b03      	cmp	r3, #3
 80039a6:	d017      	beq.n	80039d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	2203      	movs	r2, #3
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43db      	mvns	r3, r3
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	4013      	ands	r3, r2
 80039be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f003 0303 	and.w	r3, r3, #3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d123      	bne.n	8003a2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	08da      	lsrs	r2, r3, #3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	3208      	adds	r2, #8
 80039ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	220f      	movs	r2, #15
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	43db      	mvns	r3, r3
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	4013      	ands	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	691a      	ldr	r2, [r3, #16]
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	08da      	lsrs	r2, r3, #3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	3208      	adds	r2, #8
 8003a26:	69b9      	ldr	r1, [r7, #24]
 8003a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	2203      	movs	r2, #3
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f003 0203 	and.w	r2, r3, #3
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	f000 80b4 	beq.w	8003bd6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	4b60      	ldr	r3, [pc, #384]	@ (8003bf4 <HAL_GPIO_Init+0x30c>)
 8003a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a76:	4a5f      	ldr	r2, [pc, #380]	@ (8003bf4 <HAL_GPIO_Init+0x30c>)
 8003a78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a7e:	4b5d      	ldr	r3, [pc, #372]	@ (8003bf4 <HAL_GPIO_Init+0x30c>)
 8003a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a86:	60fb      	str	r3, [r7, #12]
 8003a88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a8a:	4a5b      	ldr	r2, [pc, #364]	@ (8003bf8 <HAL_GPIO_Init+0x310>)
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	089b      	lsrs	r3, r3, #2
 8003a90:	3302      	adds	r3, #2
 8003a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f003 0303 	and.w	r3, r3, #3
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	220f      	movs	r2, #15
 8003aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa6:	43db      	mvns	r3, r3
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	4013      	ands	r3, r2
 8003aac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a52      	ldr	r2, [pc, #328]	@ (8003bfc <HAL_GPIO_Init+0x314>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d02b      	beq.n	8003b0e <HAL_GPIO_Init+0x226>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a51      	ldr	r2, [pc, #324]	@ (8003c00 <HAL_GPIO_Init+0x318>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d025      	beq.n	8003b0a <HAL_GPIO_Init+0x222>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a50      	ldr	r2, [pc, #320]	@ (8003c04 <HAL_GPIO_Init+0x31c>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d01f      	beq.n	8003b06 <HAL_GPIO_Init+0x21e>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a4f      	ldr	r2, [pc, #316]	@ (8003c08 <HAL_GPIO_Init+0x320>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d019      	beq.n	8003b02 <HAL_GPIO_Init+0x21a>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a4e      	ldr	r2, [pc, #312]	@ (8003c0c <HAL_GPIO_Init+0x324>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d013      	beq.n	8003afe <HAL_GPIO_Init+0x216>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a4d      	ldr	r2, [pc, #308]	@ (8003c10 <HAL_GPIO_Init+0x328>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d00d      	beq.n	8003afa <HAL_GPIO_Init+0x212>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a4c      	ldr	r2, [pc, #304]	@ (8003c14 <HAL_GPIO_Init+0x32c>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d007      	beq.n	8003af6 <HAL_GPIO_Init+0x20e>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a4b      	ldr	r2, [pc, #300]	@ (8003c18 <HAL_GPIO_Init+0x330>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d101      	bne.n	8003af2 <HAL_GPIO_Init+0x20a>
 8003aee:	2307      	movs	r3, #7
 8003af0:	e00e      	b.n	8003b10 <HAL_GPIO_Init+0x228>
 8003af2:	2308      	movs	r3, #8
 8003af4:	e00c      	b.n	8003b10 <HAL_GPIO_Init+0x228>
 8003af6:	2306      	movs	r3, #6
 8003af8:	e00a      	b.n	8003b10 <HAL_GPIO_Init+0x228>
 8003afa:	2305      	movs	r3, #5
 8003afc:	e008      	b.n	8003b10 <HAL_GPIO_Init+0x228>
 8003afe:	2304      	movs	r3, #4
 8003b00:	e006      	b.n	8003b10 <HAL_GPIO_Init+0x228>
 8003b02:	2303      	movs	r3, #3
 8003b04:	e004      	b.n	8003b10 <HAL_GPIO_Init+0x228>
 8003b06:	2302      	movs	r3, #2
 8003b08:	e002      	b.n	8003b10 <HAL_GPIO_Init+0x228>
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e000      	b.n	8003b10 <HAL_GPIO_Init+0x228>
 8003b0e:	2300      	movs	r3, #0
 8003b10:	69fa      	ldr	r2, [r7, #28]
 8003b12:	f002 0203 	and.w	r2, r2, #3
 8003b16:	0092      	lsls	r2, r2, #2
 8003b18:	4093      	lsls	r3, r2
 8003b1a:	69ba      	ldr	r2, [r7, #24]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b20:	4935      	ldr	r1, [pc, #212]	@ (8003bf8 <HAL_GPIO_Init+0x310>)
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	089b      	lsrs	r3, r3, #2
 8003b26:	3302      	adds	r3, #2
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b2e:	4b3b      	ldr	r3, [pc, #236]	@ (8003c1c <HAL_GPIO_Init+0x334>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	43db      	mvns	r3, r3
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b52:	4a32      	ldr	r2, [pc, #200]	@ (8003c1c <HAL_GPIO_Init+0x334>)
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b58:	4b30      	ldr	r3, [pc, #192]	@ (8003c1c <HAL_GPIO_Init+0x334>)
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	43db      	mvns	r3, r3
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	4013      	ands	r3, r2
 8003b66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d003      	beq.n	8003b7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b7c:	4a27      	ldr	r2, [pc, #156]	@ (8003c1c <HAL_GPIO_Init+0x334>)
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b82:	4b26      	ldr	r3, [pc, #152]	@ (8003c1c <HAL_GPIO_Init+0x334>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ba6:	4a1d      	ldr	r2, [pc, #116]	@ (8003c1c <HAL_GPIO_Init+0x334>)
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bac:	4b1b      	ldr	r3, [pc, #108]	@ (8003c1c <HAL_GPIO_Init+0x334>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bd0:	4a12      	ldr	r2, [pc, #72]	@ (8003c1c <HAL_GPIO_Init+0x334>)
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	3301      	adds	r3, #1
 8003bda:	61fb      	str	r3, [r7, #28]
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	2b0f      	cmp	r3, #15
 8003be0:	f67f ae90 	bls.w	8003904 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	3724      	adds	r7, #36	@ 0x24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	40023800 	.word	0x40023800
 8003bf8:	40013800 	.word	0x40013800
 8003bfc:	40020000 	.word	0x40020000
 8003c00:	40020400 	.word	0x40020400
 8003c04:	40020800 	.word	0x40020800
 8003c08:	40020c00 	.word	0x40020c00
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	40021400 	.word	0x40021400
 8003c14:	40021800 	.word	0x40021800
 8003c18:	40021c00 	.word	0x40021c00
 8003c1c:	40013c00 	.word	0x40013c00

08003c20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	460b      	mov	r3, r1
 8003c2a:	807b      	strh	r3, [r7, #2]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c30:	787b      	ldrb	r3, [r7, #1]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d003      	beq.n	8003c3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c36:	887a      	ldrh	r2, [r7, #2]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c3c:	e003      	b.n	8003c46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c3e:	887b      	ldrh	r3, [r7, #2]
 8003c40:	041a      	lsls	r2, r3, #16
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	619a      	str	r2, [r3, #24]
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
	...

08003c54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e12b      	b.n	8003ebe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d106      	bne.n	8003c80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7fd fe70 	bl	8001960 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2224      	movs	r2, #36	@ 0x24
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 0201 	bic.w	r2, r2, #1
 8003c96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ca6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cb8:	f001 fc20 	bl	80054fc <HAL_RCC_GetPCLK1Freq>
 8003cbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	4a81      	ldr	r2, [pc, #516]	@ (8003ec8 <HAL_I2C_Init+0x274>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d807      	bhi.n	8003cd8 <HAL_I2C_Init+0x84>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4a80      	ldr	r2, [pc, #512]	@ (8003ecc <HAL_I2C_Init+0x278>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	bf94      	ite	ls
 8003cd0:	2301      	movls	r3, #1
 8003cd2:	2300      	movhi	r3, #0
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	e006      	b.n	8003ce6 <HAL_I2C_Init+0x92>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	4a7d      	ldr	r2, [pc, #500]	@ (8003ed0 <HAL_I2C_Init+0x27c>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	bf94      	ite	ls
 8003ce0:	2301      	movls	r3, #1
 8003ce2:	2300      	movhi	r3, #0
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e0e7      	b.n	8003ebe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	4a78      	ldr	r2, [pc, #480]	@ (8003ed4 <HAL_I2C_Init+0x280>)
 8003cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf6:	0c9b      	lsrs	r3, r3, #18
 8003cf8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6a1b      	ldr	r3, [r3, #32]
 8003d14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	4a6a      	ldr	r2, [pc, #424]	@ (8003ec8 <HAL_I2C_Init+0x274>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d802      	bhi.n	8003d28 <HAL_I2C_Init+0xd4>
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	3301      	adds	r3, #1
 8003d26:	e009      	b.n	8003d3c <HAL_I2C_Init+0xe8>
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d2e:	fb02 f303 	mul.w	r3, r2, r3
 8003d32:	4a69      	ldr	r2, [pc, #420]	@ (8003ed8 <HAL_I2C_Init+0x284>)
 8003d34:	fba2 2303 	umull	r2, r3, r2, r3
 8003d38:	099b      	lsrs	r3, r3, #6
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	6812      	ldr	r2, [r2, #0]
 8003d40:	430b      	orrs	r3, r1
 8003d42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	495c      	ldr	r1, [pc, #368]	@ (8003ec8 <HAL_I2C_Init+0x274>)
 8003d58:	428b      	cmp	r3, r1
 8003d5a:	d819      	bhi.n	8003d90 <HAL_I2C_Init+0x13c>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	1e59      	subs	r1, r3, #1
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d6a:	1c59      	adds	r1, r3, #1
 8003d6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003d70:	400b      	ands	r3, r1
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00a      	beq.n	8003d8c <HAL_I2C_Init+0x138>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	1e59      	subs	r1, r3, #1
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d84:	3301      	adds	r3, #1
 8003d86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d8a:	e051      	b.n	8003e30 <HAL_I2C_Init+0x1dc>
 8003d8c:	2304      	movs	r3, #4
 8003d8e:	e04f      	b.n	8003e30 <HAL_I2C_Init+0x1dc>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d111      	bne.n	8003dbc <HAL_I2C_Init+0x168>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	1e58      	subs	r0, r3, #1
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6859      	ldr	r1, [r3, #4]
 8003da0:	460b      	mov	r3, r1
 8003da2:	005b      	lsls	r3, r3, #1
 8003da4:	440b      	add	r3, r1
 8003da6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003daa:	3301      	adds	r3, #1
 8003dac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	bf0c      	ite	eq
 8003db4:	2301      	moveq	r3, #1
 8003db6:	2300      	movne	r3, #0
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	e012      	b.n	8003de2 <HAL_I2C_Init+0x18e>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	1e58      	subs	r0, r3, #1
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6859      	ldr	r1, [r3, #4]
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	440b      	add	r3, r1
 8003dca:	0099      	lsls	r1, r3, #2
 8003dcc:	440b      	add	r3, r1
 8003dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	bf0c      	ite	eq
 8003ddc:	2301      	moveq	r3, #1
 8003dde:	2300      	movne	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <HAL_I2C_Init+0x196>
 8003de6:	2301      	movs	r3, #1
 8003de8:	e022      	b.n	8003e30 <HAL_I2C_Init+0x1dc>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10e      	bne.n	8003e10 <HAL_I2C_Init+0x1bc>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	1e58      	subs	r0, r3, #1
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6859      	ldr	r1, [r3, #4]
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	440b      	add	r3, r1
 8003e00:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e04:	3301      	adds	r3, #1
 8003e06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e0e:	e00f      	b.n	8003e30 <HAL_I2C_Init+0x1dc>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	1e58      	subs	r0, r3, #1
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6859      	ldr	r1, [r3, #4]
 8003e18:	460b      	mov	r3, r1
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	0099      	lsls	r1, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e26:	3301      	adds	r3, #1
 8003e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e30:	6879      	ldr	r1, [r7, #4]
 8003e32:	6809      	ldr	r1, [r1, #0]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	69da      	ldr	r2, [r3, #28]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a1b      	ldr	r3, [r3, #32]
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	430a      	orrs	r2, r1
 8003e52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	6911      	ldr	r1, [r2, #16]
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	68d2      	ldr	r2, [r2, #12]
 8003e6a:	4311      	orrs	r1, r2
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6812      	ldr	r2, [r2, #0]
 8003e70:	430b      	orrs	r3, r1
 8003e72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	695a      	ldr	r2, [r3, #20]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	431a      	orrs	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0201 	orr.w	r2, r2, #1
 8003e9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2220      	movs	r2, #32
 8003eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	000186a0 	.word	0x000186a0
 8003ecc:	001e847f 	.word	0x001e847f
 8003ed0:	003d08ff 	.word	0x003d08ff
 8003ed4:	431bde83 	.word	0x431bde83
 8003ed8:	10624dd3 	.word	0x10624dd3

08003edc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b088      	sub	sp, #32
 8003ee0:	af02      	add	r7, sp, #8
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	4608      	mov	r0, r1
 8003ee6:	4611      	mov	r1, r2
 8003ee8:	461a      	mov	r2, r3
 8003eea:	4603      	mov	r3, r0
 8003eec:	817b      	strh	r3, [r7, #10]
 8003eee:	460b      	mov	r3, r1
 8003ef0:	813b      	strh	r3, [r7, #8]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ef6:	f7ff fbb5 	bl	8003664 <HAL_GetTick>
 8003efa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	2b20      	cmp	r3, #32
 8003f06:	f040 80d9 	bne.w	80040bc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	2319      	movs	r3, #25
 8003f10:	2201      	movs	r2, #1
 8003f12:	496d      	ldr	r1, [pc, #436]	@ (80040c8 <HAL_I2C_Mem_Write+0x1ec>)
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f000 fc8b 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d001      	beq.n	8003f24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f20:	2302      	movs	r3, #2
 8003f22:	e0cc      	b.n	80040be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d101      	bne.n	8003f32 <HAL_I2C_Mem_Write+0x56>
 8003f2e:	2302      	movs	r3, #2
 8003f30:	e0c5      	b.n	80040be <HAL_I2C_Mem_Write+0x1e2>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d007      	beq.n	8003f58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f042 0201 	orr.w	r2, r2, #1
 8003f56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2221      	movs	r2, #33	@ 0x21
 8003f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2240      	movs	r2, #64	@ 0x40
 8003f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6a3a      	ldr	r2, [r7, #32]
 8003f82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8e:	b29a      	uxth	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4a4d      	ldr	r2, [pc, #308]	@ (80040cc <HAL_I2C_Mem_Write+0x1f0>)
 8003f98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f9a:	88f8      	ldrh	r0, [r7, #6]
 8003f9c:	893a      	ldrh	r2, [r7, #8]
 8003f9e:	8979      	ldrh	r1, [r7, #10]
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	9301      	str	r3, [sp, #4]
 8003fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	4603      	mov	r3, r0
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 fac2 	bl	8004534 <I2C_RequestMemoryWrite>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d052      	beq.n	800405c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e081      	b.n	80040be <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fbe:	68f8      	ldr	r0, [r7, #12]
 8003fc0:	f000 fd50 	bl	8004a64 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00d      	beq.n	8003fe6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d107      	bne.n	8003fe2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fe0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e06b      	b.n	80040be <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fea:	781a      	ldrb	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff6:	1c5a      	adds	r2, r3, #1
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004000:	3b01      	subs	r3, #1
 8004002:	b29a      	uxth	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800400c:	b29b      	uxth	r3, r3
 800400e:	3b01      	subs	r3, #1
 8004010:	b29a      	uxth	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	f003 0304 	and.w	r3, r3, #4
 8004020:	2b04      	cmp	r3, #4
 8004022:	d11b      	bne.n	800405c <HAL_I2C_Mem_Write+0x180>
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004028:	2b00      	cmp	r3, #0
 800402a:	d017      	beq.n	800405c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004030:	781a      	ldrb	r2, [r3, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403c:	1c5a      	adds	r2, r3, #1
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004046:	3b01      	subs	r3, #1
 8004048:	b29a      	uxth	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004052:	b29b      	uxth	r3, r3
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1aa      	bne.n	8003fba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f000 fd43 	bl	8004af4 <I2C_WaitOnBTFFlagUntilTimeout>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00d      	beq.n	8004090 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004078:	2b04      	cmp	r3, #4
 800407a:	d107      	bne.n	800408c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800408a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e016      	b.n	80040be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800409e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2220      	movs	r2, #32
 80040a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040b8:	2300      	movs	r3, #0
 80040ba:	e000      	b.n	80040be <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80040bc:	2302      	movs	r3, #2
  }
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3718      	adds	r7, #24
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	00100002 	.word	0x00100002
 80040cc:	ffff0000 	.word	0xffff0000

080040d0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b08c      	sub	sp, #48	@ 0x30
 80040d4:	af02      	add	r7, sp, #8
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	4608      	mov	r0, r1
 80040da:	4611      	mov	r1, r2
 80040dc:	461a      	mov	r2, r3
 80040de:	4603      	mov	r3, r0
 80040e0:	817b      	strh	r3, [r7, #10]
 80040e2:	460b      	mov	r3, r1
 80040e4:	813b      	strh	r3, [r7, #8]
 80040e6:	4613      	mov	r3, r2
 80040e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040ea:	f7ff fabb 	bl	8003664 <HAL_GetTick>
 80040ee:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b20      	cmp	r3, #32
 80040fa:	f040 8214 	bne.w	8004526 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004100:	9300      	str	r3, [sp, #0]
 8004102:	2319      	movs	r3, #25
 8004104:	2201      	movs	r2, #1
 8004106:	497b      	ldr	r1, [pc, #492]	@ (80042f4 <HAL_I2C_Mem_Read+0x224>)
 8004108:	68f8      	ldr	r0, [r7, #12]
 800410a:	f000 fb91 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 800410e:	4603      	mov	r3, r0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d001      	beq.n	8004118 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004114:	2302      	movs	r3, #2
 8004116:	e207      	b.n	8004528 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800411e:	2b01      	cmp	r3, #1
 8004120:	d101      	bne.n	8004126 <HAL_I2C_Mem_Read+0x56>
 8004122:	2302      	movs	r3, #2
 8004124:	e200      	b.n	8004528 <HAL_I2C_Mem_Read+0x458>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	2b01      	cmp	r3, #1
 800413a:	d007      	beq.n	800414c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f042 0201 	orr.w	r2, r2, #1
 800414a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800415a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2222      	movs	r2, #34	@ 0x22
 8004160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2240      	movs	r2, #64	@ 0x40
 8004168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004176:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800417c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004182:	b29a      	uxth	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4a5b      	ldr	r2, [pc, #364]	@ (80042f8 <HAL_I2C_Mem_Read+0x228>)
 800418c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800418e:	88f8      	ldrh	r0, [r7, #6]
 8004190:	893a      	ldrh	r2, [r7, #8]
 8004192:	8979      	ldrh	r1, [r7, #10]
 8004194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004196:	9301      	str	r3, [sp, #4]
 8004198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	4603      	mov	r3, r0
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 fa5e 	bl	8004660 <I2C_RequestMemoryRead>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e1bc      	b.n	8004528 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d113      	bne.n	80041de <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b6:	2300      	movs	r3, #0
 80041b8:	623b      	str	r3, [r7, #32]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	623b      	str	r3, [r7, #32]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	623b      	str	r3, [r7, #32]
 80041ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	e190      	b.n	8004500 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d11b      	bne.n	800421e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f6:	2300      	movs	r3, #0
 80041f8:	61fb      	str	r3, [r7, #28]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	695b      	ldr	r3, [r3, #20]
 8004200:	61fb      	str	r3, [r7, #28]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	699b      	ldr	r3, [r3, #24]
 8004208:	61fb      	str	r3, [r7, #28]
 800420a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	e170      	b.n	8004500 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004222:	2b02      	cmp	r3, #2
 8004224:	d11b      	bne.n	800425e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004234:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004244:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004246:	2300      	movs	r3, #0
 8004248:	61bb      	str	r3, [r7, #24]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	695b      	ldr	r3, [r3, #20]
 8004250:	61bb      	str	r3, [r7, #24]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	61bb      	str	r3, [r7, #24]
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	e150      	b.n	8004500 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800425e:	2300      	movs	r3, #0
 8004260:	617b      	str	r3, [r7, #20]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	617b      	str	r3, [r7, #20]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	699b      	ldr	r3, [r3, #24]
 8004270:	617b      	str	r3, [r7, #20]
 8004272:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004274:	e144      	b.n	8004500 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800427a:	2b03      	cmp	r3, #3
 800427c:	f200 80f1 	bhi.w	8004462 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004284:	2b01      	cmp	r3, #1
 8004286:	d123      	bne.n	80042d0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800428a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800428c:	68f8      	ldr	r0, [r7, #12]
 800428e:	f000 fc79 	bl	8004b84 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d001      	beq.n	800429c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e145      	b.n	8004528 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	691a      	ldr	r2, [r3, #16]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a6:	b2d2      	uxtb	r2, r2
 80042a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ae:	1c5a      	adds	r2, r3, #1
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b8:	3b01      	subs	r3, #1
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	3b01      	subs	r3, #1
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042ce:	e117      	b.n	8004500 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d14e      	bne.n	8004376 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042da:	9300      	str	r3, [sp, #0]
 80042dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042de:	2200      	movs	r2, #0
 80042e0:	4906      	ldr	r1, [pc, #24]	@ (80042fc <HAL_I2C_Mem_Read+0x22c>)
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f000 faa4 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d008      	beq.n	8004300 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e11a      	b.n	8004528 <HAL_I2C_Mem_Read+0x458>
 80042f2:	bf00      	nop
 80042f4:	00100002 	.word	0x00100002
 80042f8:	ffff0000 	.word	0xffff0000
 80042fc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800430e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	691a      	ldr	r2, [r3, #16]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	b2d2      	uxtb	r2, r2
 800431c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004322:	1c5a      	adds	r2, r3, #1
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800432c:	3b01      	subs	r3, #1
 800432e:	b29a      	uxth	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004338:	b29b      	uxth	r3, r3
 800433a:	3b01      	subs	r3, #1
 800433c:	b29a      	uxth	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	691a      	ldr	r2, [r3, #16]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434c:	b2d2      	uxtb	r2, r2
 800434e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004354:	1c5a      	adds	r2, r3, #1
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800435e:	3b01      	subs	r3, #1
 8004360:	b29a      	uxth	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436a:	b29b      	uxth	r3, r3
 800436c:	3b01      	subs	r3, #1
 800436e:	b29a      	uxth	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004374:	e0c4      	b.n	8004500 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800437c:	2200      	movs	r2, #0
 800437e:	496c      	ldr	r1, [pc, #432]	@ (8004530 <HAL_I2C_Mem_Read+0x460>)
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 fa55 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e0cb      	b.n	8004528 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800439e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	691a      	ldr	r2, [r3, #16]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043aa:	b2d2      	uxtb	r2, r2
 80043ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b2:	1c5a      	adds	r2, r3, #1
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043bc:	3b01      	subs	r3, #1
 80043be:	b29a      	uxth	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	3b01      	subs	r3, #1
 80043cc:	b29a      	uxth	r2, r3
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043d8:	2200      	movs	r2, #0
 80043da:	4955      	ldr	r1, [pc, #340]	@ (8004530 <HAL_I2C_Mem_Read+0x460>)
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f000 fa27 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d001      	beq.n	80043ec <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e09d      	b.n	8004528 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	691a      	ldr	r2, [r3, #16]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004406:	b2d2      	uxtb	r2, r2
 8004408:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440e:	1c5a      	adds	r2, r3, #1
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004418:	3b01      	subs	r3, #1
 800441a:	b29a      	uxth	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004424:	b29b      	uxth	r3, r3
 8004426:	3b01      	subs	r3, #1
 8004428:	b29a      	uxth	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	691a      	ldr	r2, [r3, #16]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004438:	b2d2      	uxtb	r2, r2
 800443a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800444a:	3b01      	subs	r3, #1
 800444c:	b29a      	uxth	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004456:	b29b      	uxth	r3, r3
 8004458:	3b01      	subs	r3, #1
 800445a:	b29a      	uxth	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004460:	e04e      	b.n	8004500 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004464:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004466:	68f8      	ldr	r0, [r7, #12]
 8004468:	f000 fb8c 	bl	8004b84 <I2C_WaitOnRXNEFlagUntilTimeout>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e058      	b.n	8004528 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	691a      	ldr	r2, [r3, #16]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004480:	b2d2      	uxtb	r2, r2
 8004482:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004488:	1c5a      	adds	r2, r3, #1
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004492:	3b01      	subs	r3, #1
 8004494:	b29a      	uxth	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800449e:	b29b      	uxth	r3, r3
 80044a0:	3b01      	subs	r3, #1
 80044a2:	b29a      	uxth	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	f003 0304 	and.w	r3, r3, #4
 80044b2:	2b04      	cmp	r3, #4
 80044b4:	d124      	bne.n	8004500 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ba:	2b03      	cmp	r3, #3
 80044bc:	d107      	bne.n	80044ce <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044cc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	691a      	ldr	r2, [r3, #16]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d8:	b2d2      	uxtb	r2, r2
 80044da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e0:	1c5a      	adds	r2, r3, #1
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ea:	3b01      	subs	r3, #1
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	3b01      	subs	r3, #1
 80044fa:	b29a      	uxth	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004504:	2b00      	cmp	r3, #0
 8004506:	f47f aeb6 	bne.w	8004276 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2220      	movs	r2, #32
 800450e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004522:	2300      	movs	r3, #0
 8004524:	e000      	b.n	8004528 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004526:	2302      	movs	r3, #2
  }
}
 8004528:	4618      	mov	r0, r3
 800452a:	3728      	adds	r7, #40	@ 0x28
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}
 8004530:	00010004 	.word	0x00010004

08004534 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b088      	sub	sp, #32
 8004538:	af02      	add	r7, sp, #8
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	4608      	mov	r0, r1
 800453e:	4611      	mov	r1, r2
 8004540:	461a      	mov	r2, r3
 8004542:	4603      	mov	r3, r0
 8004544:	817b      	strh	r3, [r7, #10]
 8004546:	460b      	mov	r3, r1
 8004548:	813b      	strh	r3, [r7, #8]
 800454a:	4613      	mov	r3, r2
 800454c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800455c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800455e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	6a3b      	ldr	r3, [r7, #32]
 8004564:	2200      	movs	r2, #0
 8004566:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 f960 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00d      	beq.n	8004592 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004580:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004584:	d103      	bne.n	800458e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800458c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e05f      	b.n	8004652 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004592:	897b      	ldrh	r3, [r7, #10]
 8004594:	b2db      	uxtb	r3, r3
 8004596:	461a      	mov	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80045a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a4:	6a3a      	ldr	r2, [r7, #32]
 80045a6:	492d      	ldr	r1, [pc, #180]	@ (800465c <I2C_RequestMemoryWrite+0x128>)
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f000 f9bb 	bl	8004924 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e04c      	b.n	8004652 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045b8:	2300      	movs	r3, #0
 80045ba:	617b      	str	r3, [r7, #20]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	617b      	str	r3, [r7, #20]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	617b      	str	r3, [r7, #20]
 80045cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045d0:	6a39      	ldr	r1, [r7, #32]
 80045d2:	68f8      	ldr	r0, [r7, #12]
 80045d4:	f000 fa46 	bl	8004a64 <I2C_WaitOnTXEFlagUntilTimeout>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00d      	beq.n	80045fa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d107      	bne.n	80045f6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e02b      	b.n	8004652 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045fa:	88fb      	ldrh	r3, [r7, #6]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d105      	bne.n	800460c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004600:	893b      	ldrh	r3, [r7, #8]
 8004602:	b2da      	uxtb	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	611a      	str	r2, [r3, #16]
 800460a:	e021      	b.n	8004650 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800460c:	893b      	ldrh	r3, [r7, #8]
 800460e:	0a1b      	lsrs	r3, r3, #8
 8004610:	b29b      	uxth	r3, r3
 8004612:	b2da      	uxtb	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800461a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800461c:	6a39      	ldr	r1, [r7, #32]
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f000 fa20 	bl	8004a64 <I2C_WaitOnTXEFlagUntilTimeout>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00d      	beq.n	8004646 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800462e:	2b04      	cmp	r3, #4
 8004630:	d107      	bne.n	8004642 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004640:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e005      	b.n	8004652 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004646:	893b      	ldrh	r3, [r7, #8]
 8004648:	b2da      	uxtb	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3718      	adds	r7, #24
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	00010002 	.word	0x00010002

08004660 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af02      	add	r7, sp, #8
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	4608      	mov	r0, r1
 800466a:	4611      	mov	r1, r2
 800466c:	461a      	mov	r2, r3
 800466e:	4603      	mov	r3, r0
 8004670:	817b      	strh	r3, [r7, #10]
 8004672:	460b      	mov	r3, r1
 8004674:	813b      	strh	r3, [r7, #8]
 8004676:	4613      	mov	r3, r2
 8004678:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004688:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004698:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800469a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	6a3b      	ldr	r3, [r7, #32]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f8c2 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00d      	beq.n	80046ce <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046c0:	d103      	bne.n	80046ca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e0aa      	b.n	8004824 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046ce:	897b      	ldrh	r3, [r7, #10]
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	461a      	mov	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e0:	6a3a      	ldr	r2, [r7, #32]
 80046e2:	4952      	ldr	r1, [pc, #328]	@ (800482c <I2C_RequestMemoryRead+0x1cc>)
 80046e4:	68f8      	ldr	r0, [r7, #12]
 80046e6:	f000 f91d 	bl	8004924 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e097      	b.n	8004824 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046f4:	2300      	movs	r3, #0
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	617b      	str	r3, [r7, #20]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	617b      	str	r3, [r7, #20]
 8004708:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800470a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800470c:	6a39      	ldr	r1, [r7, #32]
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 f9a8 	bl	8004a64 <I2C_WaitOnTXEFlagUntilTimeout>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d00d      	beq.n	8004736 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471e:	2b04      	cmp	r3, #4
 8004720:	d107      	bne.n	8004732 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004730:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e076      	b.n	8004824 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004736:	88fb      	ldrh	r3, [r7, #6]
 8004738:	2b01      	cmp	r3, #1
 800473a:	d105      	bne.n	8004748 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800473c:	893b      	ldrh	r3, [r7, #8]
 800473e:	b2da      	uxtb	r2, r3
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	611a      	str	r2, [r3, #16]
 8004746:	e021      	b.n	800478c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004748:	893b      	ldrh	r3, [r7, #8]
 800474a:	0a1b      	lsrs	r3, r3, #8
 800474c:	b29b      	uxth	r3, r3
 800474e:	b2da      	uxtb	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004758:	6a39      	ldr	r1, [r7, #32]
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f000 f982 	bl	8004a64 <I2C_WaitOnTXEFlagUntilTimeout>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00d      	beq.n	8004782 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800476a:	2b04      	cmp	r3, #4
 800476c:	d107      	bne.n	800477e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800477c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e050      	b.n	8004824 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004782:	893b      	ldrh	r3, [r7, #8]
 8004784:	b2da      	uxtb	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800478c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800478e:	6a39      	ldr	r1, [r7, #32]
 8004790:	68f8      	ldr	r0, [r7, #12]
 8004792:	f000 f967 	bl	8004a64 <I2C_WaitOnTXEFlagUntilTimeout>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d00d      	beq.n	80047b8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a0:	2b04      	cmp	r3, #4
 80047a2:	d107      	bne.n	80047b4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047b2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e035      	b.n	8004824 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047c6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	6a3b      	ldr	r3, [r7, #32]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 f82b 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00d      	beq.n	80047fc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047ee:	d103      	bne.n	80047f8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e013      	b.n	8004824 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80047fc:	897b      	ldrh	r3, [r7, #10]
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	f043 0301 	orr.w	r3, r3, #1
 8004804:	b2da      	uxtb	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800480c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480e:	6a3a      	ldr	r2, [r7, #32]
 8004810:	4906      	ldr	r1, [pc, #24]	@ (800482c <I2C_RequestMemoryRead+0x1cc>)
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 f886 	bl	8004924 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e000      	b.n	8004824 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004822:	2300      	movs	r3, #0
}
 8004824:	4618      	mov	r0, r3
 8004826:	3718      	adds	r7, #24
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	00010002 	.word	0x00010002

08004830 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	603b      	str	r3, [r7, #0]
 800483c:	4613      	mov	r3, r2
 800483e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004840:	e048      	b.n	80048d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004848:	d044      	beq.n	80048d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800484a:	f7fe ff0b 	bl	8003664 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	429a      	cmp	r2, r3
 8004858:	d302      	bcc.n	8004860 <I2C_WaitOnFlagUntilTimeout+0x30>
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d139      	bne.n	80048d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	0c1b      	lsrs	r3, r3, #16
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b01      	cmp	r3, #1
 8004868:	d10d      	bne.n	8004886 <I2C_WaitOnFlagUntilTimeout+0x56>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	695b      	ldr	r3, [r3, #20]
 8004870:	43da      	mvns	r2, r3
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	4013      	ands	r3, r2
 8004876:	b29b      	uxth	r3, r3
 8004878:	2b00      	cmp	r3, #0
 800487a:	bf0c      	ite	eq
 800487c:	2301      	moveq	r3, #1
 800487e:	2300      	movne	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	461a      	mov	r2, r3
 8004884:	e00c      	b.n	80048a0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	43da      	mvns	r2, r3
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	4013      	ands	r3, r2
 8004892:	b29b      	uxth	r3, r3
 8004894:	2b00      	cmp	r3, #0
 8004896:	bf0c      	ite	eq
 8004898:	2301      	moveq	r3, #1
 800489a:	2300      	movne	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	461a      	mov	r2, r3
 80048a0:	79fb      	ldrb	r3, [r7, #7]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d116      	bne.n	80048d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c0:	f043 0220 	orr.w	r2, r3, #32
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e023      	b.n	800491c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	0c1b      	lsrs	r3, r3, #16
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d10d      	bne.n	80048fa <I2C_WaitOnFlagUntilTimeout+0xca>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	43da      	mvns	r2, r3
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	4013      	ands	r3, r2
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	bf0c      	ite	eq
 80048f0:	2301      	moveq	r3, #1
 80048f2:	2300      	movne	r3, #0
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	461a      	mov	r2, r3
 80048f8:	e00c      	b.n	8004914 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	43da      	mvns	r2, r3
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	4013      	ands	r3, r2
 8004906:	b29b      	uxth	r3, r3
 8004908:	2b00      	cmp	r3, #0
 800490a:	bf0c      	ite	eq
 800490c:	2301      	moveq	r3, #1
 800490e:	2300      	movne	r3, #0
 8004910:	b2db      	uxtb	r3, r3
 8004912:	461a      	mov	r2, r3
 8004914:	79fb      	ldrb	r3, [r7, #7]
 8004916:	429a      	cmp	r2, r3
 8004918:	d093      	beq.n	8004842 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
 8004930:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004932:	e071      	b.n	8004a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800493e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004942:	d123      	bne.n	800498c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004952:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800495c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2220      	movs	r2, #32
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004978:	f043 0204 	orr.w	r2, r3, #4
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e067      	b.n	8004a5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004992:	d041      	beq.n	8004a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004994:	f7fe fe66 	bl	8003664 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d302      	bcc.n	80049aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d136      	bne.n	8004a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	0c1b      	lsrs	r3, r3, #16
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d10c      	bne.n	80049ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	43da      	mvns	r2, r3
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	4013      	ands	r3, r2
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	bf14      	ite	ne
 80049c6:	2301      	movne	r3, #1
 80049c8:	2300      	moveq	r3, #0
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	e00b      	b.n	80049e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	43da      	mvns	r2, r3
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	4013      	ands	r3, r2
 80049da:	b29b      	uxth	r3, r3
 80049dc:	2b00      	cmp	r3, #0
 80049de:	bf14      	ite	ne
 80049e0:	2301      	movne	r3, #1
 80049e2:	2300      	moveq	r3, #0
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d016      	beq.n	8004a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2220      	movs	r2, #32
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a04:	f043 0220 	orr.w	r2, r3, #32
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e021      	b.n	8004a5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	0c1b      	lsrs	r3, r3, #16
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d10c      	bne.n	8004a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	43da      	mvns	r2, r3
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	bf14      	ite	ne
 8004a34:	2301      	movne	r3, #1
 8004a36:	2300      	moveq	r3, #0
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	e00b      	b.n	8004a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	43da      	mvns	r2, r3
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	4013      	ands	r3, r2
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	bf14      	ite	ne
 8004a4e:	2301      	movne	r3, #1
 8004a50:	2300      	moveq	r3, #0
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f47f af6d 	bne.w	8004934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a70:	e034      	b.n	8004adc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f000 f8e3 	bl	8004c3e <I2C_IsAcknowledgeFailed>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e034      	b.n	8004aec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a88:	d028      	beq.n	8004adc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a8a:	f7fe fdeb 	bl	8003664 <HAL_GetTick>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d302      	bcc.n	8004aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d11d      	bne.n	8004adc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aaa:	2b80      	cmp	r3, #128	@ 0x80
 8004aac:	d016      	beq.n	8004adc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac8:	f043 0220 	orr.w	r2, r3, #32
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e007      	b.n	8004aec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ae6:	2b80      	cmp	r3, #128	@ 0x80
 8004ae8:	d1c3      	bne.n	8004a72 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b00:	e034      	b.n	8004b6c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f000 f89b 	bl	8004c3e <I2C_IsAcknowledgeFailed>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e034      	b.n	8004b7c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b18:	d028      	beq.n	8004b6c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b1a:	f7fe fda3 	bl	8003664 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d302      	bcc.n	8004b30 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d11d      	bne.n	8004b6c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	f003 0304 	and.w	r3, r3, #4
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d016      	beq.n	8004b6c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b58:	f043 0220 	orr.w	r2, r3, #32
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e007      	b.n	8004b7c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	f003 0304 	and.w	r3, r3, #4
 8004b76:	2b04      	cmp	r3, #4
 8004b78:	d1c3      	bne.n	8004b02 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b90:	e049      	b.n	8004c26 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	f003 0310 	and.w	r3, r3, #16
 8004b9c:	2b10      	cmp	r3, #16
 8004b9e:	d119      	bne.n	8004bd4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0210 	mvn.w	r2, #16
 8004ba8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e030      	b.n	8004c36 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bd4:	f7fe fd46 	bl	8003664 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	68ba      	ldr	r2, [r7, #8]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d302      	bcc.n	8004bea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d11d      	bne.n	8004c26 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bf4:	2b40      	cmp	r3, #64	@ 0x40
 8004bf6:	d016      	beq.n	8004c26 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2220      	movs	r2, #32
 8004c02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c12:	f043 0220 	orr.w	r2, r3, #32
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e007      	b.n	8004c36 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c30:	2b40      	cmp	r3, #64	@ 0x40
 8004c32:	d1ae      	bne.n	8004b92 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b083      	sub	sp, #12
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c54:	d11b      	bne.n	8004c8e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c5e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	f043 0204 	orr.w	r2, r3, #4
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e000      	b.n	8004c90 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e267      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d075      	beq.n	8004da6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cba:	4b88      	ldr	r3, [pc, #544]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f003 030c 	and.w	r3, r3, #12
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d00c      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cc6:	4b85      	ldr	r3, [pc, #532]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cce:	2b08      	cmp	r3, #8
 8004cd0:	d112      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cd2:	4b82      	ldr	r3, [pc, #520]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cde:	d10b      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ce0:	4b7e      	ldr	r3, [pc, #504]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d05b      	beq.n	8004da4 <HAL_RCC_OscConfig+0x108>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d157      	bne.n	8004da4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e242      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d00:	d106      	bne.n	8004d10 <HAL_RCC_OscConfig+0x74>
 8004d02:	4b76      	ldr	r3, [pc, #472]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a75      	ldr	r2, [pc, #468]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d0c:	6013      	str	r3, [r2, #0]
 8004d0e:	e01d      	b.n	8004d4c <HAL_RCC_OscConfig+0xb0>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d18:	d10c      	bne.n	8004d34 <HAL_RCC_OscConfig+0x98>
 8004d1a:	4b70      	ldr	r3, [pc, #448]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a6f      	ldr	r2, [pc, #444]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d24:	6013      	str	r3, [r2, #0]
 8004d26:	4b6d      	ldr	r3, [pc, #436]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a6c      	ldr	r2, [pc, #432]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d30:	6013      	str	r3, [r2, #0]
 8004d32:	e00b      	b.n	8004d4c <HAL_RCC_OscConfig+0xb0>
 8004d34:	4b69      	ldr	r3, [pc, #420]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a68      	ldr	r2, [pc, #416]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d3e:	6013      	str	r3, [r2, #0]
 8004d40:	4b66      	ldr	r3, [pc, #408]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a65      	ldr	r2, [pc, #404]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d013      	beq.n	8004d7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d54:	f7fe fc86 	bl	8003664 <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d5a:	e008      	b.n	8004d6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d5c:	f7fe fc82 	bl	8003664 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b64      	cmp	r3, #100	@ 0x64
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e207      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d6e:	4b5b      	ldr	r3, [pc, #364]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0f0      	beq.n	8004d5c <HAL_RCC_OscConfig+0xc0>
 8004d7a:	e014      	b.n	8004da6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d7c:	f7fe fc72 	bl	8003664 <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d84:	f7fe fc6e 	bl	8003664 <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b64      	cmp	r3, #100	@ 0x64
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e1f3      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d96:	4b51      	ldr	r3, [pc, #324]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1f0      	bne.n	8004d84 <HAL_RCC_OscConfig+0xe8>
 8004da2:	e000      	b.n	8004da6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d063      	beq.n	8004e7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004db2:	4b4a      	ldr	r3, [pc, #296]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	f003 030c 	and.w	r3, r3, #12
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00b      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dbe:	4b47      	ldr	r3, [pc, #284]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004dc6:	2b08      	cmp	r3, #8
 8004dc8:	d11c      	bne.n	8004e04 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dca:	4b44      	ldr	r3, [pc, #272]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d116      	bne.n	8004e04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dd6:	4b41      	ldr	r3, [pc, #260]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0302 	and.w	r3, r3, #2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d005      	beq.n	8004dee <HAL_RCC_OscConfig+0x152>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d001      	beq.n	8004dee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e1c7      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dee:	4b3b      	ldr	r3, [pc, #236]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	4937      	ldr	r1, [pc, #220]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e02:	e03a      	b.n	8004e7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d020      	beq.n	8004e4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e0c:	4b34      	ldr	r3, [pc, #208]	@ (8004ee0 <HAL_RCC_OscConfig+0x244>)
 8004e0e:	2201      	movs	r2, #1
 8004e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e12:	f7fe fc27 	bl	8003664 <HAL_GetTick>
 8004e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e18:	e008      	b.n	8004e2c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e1a:	f7fe fc23 	bl	8003664 <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e1a8      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e2c:	4b2b      	ldr	r3, [pc, #172]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d0f0      	beq.n	8004e1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e38:	4b28      	ldr	r3, [pc, #160]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	00db      	lsls	r3, r3, #3
 8004e46:	4925      	ldr	r1, [pc, #148]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	600b      	str	r3, [r1, #0]
 8004e4c:	e015      	b.n	8004e7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e4e:	4b24      	ldr	r3, [pc, #144]	@ (8004ee0 <HAL_RCC_OscConfig+0x244>)
 8004e50:	2200      	movs	r2, #0
 8004e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e54:	f7fe fc06 	bl	8003664 <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e5a:	e008      	b.n	8004e6e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e5c:	f7fe fc02 	bl	8003664 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e187      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1f0      	bne.n	8004e5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0308 	and.w	r3, r3, #8
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d036      	beq.n	8004ef4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	695b      	ldr	r3, [r3, #20]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d016      	beq.n	8004ebc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e8e:	4b15      	ldr	r3, [pc, #84]	@ (8004ee4 <HAL_RCC_OscConfig+0x248>)
 8004e90:	2201      	movs	r2, #1
 8004e92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e94:	f7fe fbe6 	bl	8003664 <HAL_GetTick>
 8004e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e9a:	e008      	b.n	8004eae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e9c:	f7fe fbe2 	bl	8003664 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e167      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eae:	4b0b      	ldr	r3, [pc, #44]	@ (8004edc <HAL_RCC_OscConfig+0x240>)
 8004eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d0f0      	beq.n	8004e9c <HAL_RCC_OscConfig+0x200>
 8004eba:	e01b      	b.n	8004ef4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ebc:	4b09      	ldr	r3, [pc, #36]	@ (8004ee4 <HAL_RCC_OscConfig+0x248>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ec2:	f7fe fbcf 	bl	8003664 <HAL_GetTick>
 8004ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ec8:	e00e      	b.n	8004ee8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004eca:	f7fe fbcb 	bl	8003664 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d907      	bls.n	8004ee8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	e150      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
 8004edc:	40023800 	.word	0x40023800
 8004ee0:	42470000 	.word	0x42470000
 8004ee4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ee8:	4b88      	ldr	r3, [pc, #544]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004eea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1ea      	bne.n	8004eca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0304 	and.w	r3, r3, #4
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f000 8097 	beq.w	8005030 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f02:	2300      	movs	r3, #0
 8004f04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f06:	4b81      	ldr	r3, [pc, #516]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10f      	bne.n	8004f32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f12:	2300      	movs	r3, #0
 8004f14:	60bb      	str	r3, [r7, #8]
 8004f16:	4b7d      	ldr	r3, [pc, #500]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1a:	4a7c      	ldr	r2, [pc, #496]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004f1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f22:	4b7a      	ldr	r3, [pc, #488]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f2a:	60bb      	str	r3, [r7, #8]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f32:	4b77      	ldr	r3, [pc, #476]	@ (8005110 <HAL_RCC_OscConfig+0x474>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d118      	bne.n	8004f70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f3e:	4b74      	ldr	r3, [pc, #464]	@ (8005110 <HAL_RCC_OscConfig+0x474>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a73      	ldr	r2, [pc, #460]	@ (8005110 <HAL_RCC_OscConfig+0x474>)
 8004f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f4a:	f7fe fb8b 	bl	8003664 <HAL_GetTick>
 8004f4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f50:	e008      	b.n	8004f64 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f52:	f7fe fb87 	bl	8003664 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	d901      	bls.n	8004f64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004f60:	2303      	movs	r3, #3
 8004f62:	e10c      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f64:	4b6a      	ldr	r3, [pc, #424]	@ (8005110 <HAL_RCC_OscConfig+0x474>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d0f0      	beq.n	8004f52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d106      	bne.n	8004f86 <HAL_RCC_OscConfig+0x2ea>
 8004f78:	4b64      	ldr	r3, [pc, #400]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f7c:	4a63      	ldr	r2, [pc, #396]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004f7e:	f043 0301 	orr.w	r3, r3, #1
 8004f82:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f84:	e01c      	b.n	8004fc0 <HAL_RCC_OscConfig+0x324>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	2b05      	cmp	r3, #5
 8004f8c:	d10c      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x30c>
 8004f8e:	4b5f      	ldr	r3, [pc, #380]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f92:	4a5e      	ldr	r2, [pc, #376]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004f94:	f043 0304 	orr.w	r3, r3, #4
 8004f98:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f9a:	4b5c      	ldr	r3, [pc, #368]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f9e:	4a5b      	ldr	r2, [pc, #364]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004fa0:	f043 0301 	orr.w	r3, r3, #1
 8004fa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fa6:	e00b      	b.n	8004fc0 <HAL_RCC_OscConfig+0x324>
 8004fa8:	4b58      	ldr	r3, [pc, #352]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fac:	4a57      	ldr	r2, [pc, #348]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004fae:	f023 0301 	bic.w	r3, r3, #1
 8004fb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fb4:	4b55      	ldr	r3, [pc, #340]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb8:	4a54      	ldr	r2, [pc, #336]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004fba:	f023 0304 	bic.w	r3, r3, #4
 8004fbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d015      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fc8:	f7fe fb4c 	bl	8003664 <HAL_GetTick>
 8004fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fce:	e00a      	b.n	8004fe6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fd0:	f7fe fb48 	bl	8003664 <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d901      	bls.n	8004fe6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e0cb      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fe6:	4b49      	ldr	r3, [pc, #292]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8004fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d0ee      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x334>
 8004ff2:	e014      	b.n	800501e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ff4:	f7fe fb36 	bl	8003664 <HAL_GetTick>
 8004ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ffa:	e00a      	b.n	8005012 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ffc:	f7fe fb32 	bl	8003664 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800500a:	4293      	cmp	r3, r2
 800500c:	d901      	bls.n	8005012 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e0b5      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005012:	4b3e      	ldr	r3, [pc, #248]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8005014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005016:	f003 0302 	and.w	r3, r3, #2
 800501a:	2b00      	cmp	r3, #0
 800501c:	d1ee      	bne.n	8004ffc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800501e:	7dfb      	ldrb	r3, [r7, #23]
 8005020:	2b01      	cmp	r3, #1
 8005022:	d105      	bne.n	8005030 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005024:	4b39      	ldr	r3, [pc, #228]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8005026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005028:	4a38      	ldr	r2, [pc, #224]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 800502a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800502e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	699b      	ldr	r3, [r3, #24]
 8005034:	2b00      	cmp	r3, #0
 8005036:	f000 80a1 	beq.w	800517c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800503a:	4b34      	ldr	r3, [pc, #208]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f003 030c 	and.w	r3, r3, #12
 8005042:	2b08      	cmp	r3, #8
 8005044:	d05c      	beq.n	8005100 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	699b      	ldr	r3, [r3, #24]
 800504a:	2b02      	cmp	r3, #2
 800504c:	d141      	bne.n	80050d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800504e:	4b31      	ldr	r3, [pc, #196]	@ (8005114 <HAL_RCC_OscConfig+0x478>)
 8005050:	2200      	movs	r2, #0
 8005052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005054:	f7fe fb06 	bl	8003664 <HAL_GetTick>
 8005058:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800505a:	e008      	b.n	800506e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800505c:	f7fe fb02 	bl	8003664 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b02      	cmp	r3, #2
 8005068:	d901      	bls.n	800506e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e087      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800506e:	4b27      	ldr	r3, [pc, #156]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d1f0      	bne.n	800505c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	69da      	ldr	r2, [r3, #28]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	431a      	orrs	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005088:	019b      	lsls	r3, r3, #6
 800508a:	431a      	orrs	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005090:	085b      	lsrs	r3, r3, #1
 8005092:	3b01      	subs	r3, #1
 8005094:	041b      	lsls	r3, r3, #16
 8005096:	431a      	orrs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800509c:	061b      	lsls	r3, r3, #24
 800509e:	491b      	ldr	r1, [pc, #108]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005114 <HAL_RCC_OscConfig+0x478>)
 80050a6:	2201      	movs	r2, #1
 80050a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050aa:	f7fe fadb 	bl	8003664 <HAL_GetTick>
 80050ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050b0:	e008      	b.n	80050c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050b2:	f7fe fad7 	bl	8003664 <HAL_GetTick>
 80050b6:	4602      	mov	r2, r0
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e05c      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050c4:	4b11      	ldr	r3, [pc, #68]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d0f0      	beq.n	80050b2 <HAL_RCC_OscConfig+0x416>
 80050d0:	e054      	b.n	800517c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050d2:	4b10      	ldr	r3, [pc, #64]	@ (8005114 <HAL_RCC_OscConfig+0x478>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d8:	f7fe fac4 	bl	8003664 <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050de:	e008      	b.n	80050f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e0:	f7fe fac0 	bl	8003664 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e045      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050f2:	4b06      	ldr	r3, [pc, #24]	@ (800510c <HAL_RCC_OscConfig+0x470>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1f0      	bne.n	80050e0 <HAL_RCC_OscConfig+0x444>
 80050fe:	e03d      	b.n	800517c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	699b      	ldr	r3, [r3, #24]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d107      	bne.n	8005118 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e038      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
 800510c:	40023800 	.word	0x40023800
 8005110:	40007000 	.word	0x40007000
 8005114:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005118:	4b1b      	ldr	r3, [pc, #108]	@ (8005188 <HAL_RCC_OscConfig+0x4ec>)
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	2b01      	cmp	r3, #1
 8005124:	d028      	beq.n	8005178 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005130:	429a      	cmp	r2, r3
 8005132:	d121      	bne.n	8005178 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800513e:	429a      	cmp	r2, r3
 8005140:	d11a      	bne.n	8005178 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005148:	4013      	ands	r3, r2
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800514e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005150:	4293      	cmp	r3, r2
 8005152:	d111      	bne.n	8005178 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800515e:	085b      	lsrs	r3, r3, #1
 8005160:	3b01      	subs	r3, #1
 8005162:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005164:	429a      	cmp	r2, r3
 8005166:	d107      	bne.n	8005178 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005172:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005174:	429a      	cmp	r2, r3
 8005176:	d001      	beq.n	800517c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e000      	b.n	800517e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3718      	adds	r7, #24
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	40023800 	.word	0x40023800

0800518c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e0cc      	b.n	800533a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051a0:	4b68      	ldr	r3, [pc, #416]	@ (8005344 <HAL_RCC_ClockConfig+0x1b8>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0307 	and.w	r3, r3, #7
 80051a8:	683a      	ldr	r2, [r7, #0]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d90c      	bls.n	80051c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ae:	4b65      	ldr	r3, [pc, #404]	@ (8005344 <HAL_RCC_ClockConfig+0x1b8>)
 80051b0:	683a      	ldr	r2, [r7, #0]
 80051b2:	b2d2      	uxtb	r2, r2
 80051b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051b6:	4b63      	ldr	r3, [pc, #396]	@ (8005344 <HAL_RCC_ClockConfig+0x1b8>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0307 	and.w	r3, r3, #7
 80051be:	683a      	ldr	r2, [r7, #0]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d001      	beq.n	80051c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e0b8      	b.n	800533a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0302 	and.w	r3, r3, #2
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d020      	beq.n	8005216 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0304 	and.w	r3, r3, #4
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d005      	beq.n	80051ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051e0:	4b59      	ldr	r3, [pc, #356]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	4a58      	ldr	r2, [pc, #352]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 80051e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80051ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0308 	and.w	r3, r3, #8
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d005      	beq.n	8005204 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051f8:	4b53      	ldr	r3, [pc, #332]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	4a52      	ldr	r2, [pc, #328]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 80051fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005202:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005204:	4b50      	ldr	r3, [pc, #320]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	494d      	ldr	r1, [pc, #308]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 8005212:	4313      	orrs	r3, r2
 8005214:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0301 	and.w	r3, r3, #1
 800521e:	2b00      	cmp	r3, #0
 8005220:	d044      	beq.n	80052ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d107      	bne.n	800523a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800522a:	4b47      	ldr	r3, [pc, #284]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d119      	bne.n	800526a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e07f      	b.n	800533a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	2b02      	cmp	r3, #2
 8005240:	d003      	beq.n	800524a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005246:	2b03      	cmp	r3, #3
 8005248:	d107      	bne.n	800525a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800524a:	4b3f      	ldr	r3, [pc, #252]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d109      	bne.n	800526a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e06f      	b.n	800533a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800525a:	4b3b      	ldr	r3, [pc, #236]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e067      	b.n	800533a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800526a:	4b37      	ldr	r3, [pc, #220]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f023 0203 	bic.w	r2, r3, #3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	4934      	ldr	r1, [pc, #208]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 8005278:	4313      	orrs	r3, r2
 800527a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800527c:	f7fe f9f2 	bl	8003664 <HAL_GetTick>
 8005280:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005282:	e00a      	b.n	800529a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005284:	f7fe f9ee 	bl	8003664 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005292:	4293      	cmp	r3, r2
 8005294:	d901      	bls.n	800529a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e04f      	b.n	800533a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800529a:	4b2b      	ldr	r3, [pc, #172]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 020c 	and.w	r2, r3, #12
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d1eb      	bne.n	8005284 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052ac:	4b25      	ldr	r3, [pc, #148]	@ (8005344 <HAL_RCC_ClockConfig+0x1b8>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	683a      	ldr	r2, [r7, #0]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d20c      	bcs.n	80052d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ba:	4b22      	ldr	r3, [pc, #136]	@ (8005344 <HAL_RCC_ClockConfig+0x1b8>)
 80052bc:	683a      	ldr	r2, [r7, #0]
 80052be:	b2d2      	uxtb	r2, r2
 80052c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052c2:	4b20      	ldr	r3, [pc, #128]	@ (8005344 <HAL_RCC_ClockConfig+0x1b8>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0307 	and.w	r3, r3, #7
 80052ca:	683a      	ldr	r2, [r7, #0]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d001      	beq.n	80052d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e032      	b.n	800533a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0304 	and.w	r3, r3, #4
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d008      	beq.n	80052f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052e0:	4b19      	ldr	r3, [pc, #100]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	4916      	ldr	r1, [pc, #88]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 80052ee:	4313      	orrs	r3, r2
 80052f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0308 	and.w	r3, r3, #8
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d009      	beq.n	8005312 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052fe:	4b12      	ldr	r3, [pc, #72]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	00db      	lsls	r3, r3, #3
 800530c:	490e      	ldr	r1, [pc, #56]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 800530e:	4313      	orrs	r3, r2
 8005310:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005312:	f000 f821 	bl	8005358 <HAL_RCC_GetSysClockFreq>
 8005316:	4602      	mov	r2, r0
 8005318:	4b0b      	ldr	r3, [pc, #44]	@ (8005348 <HAL_RCC_ClockConfig+0x1bc>)
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	091b      	lsrs	r3, r3, #4
 800531e:	f003 030f 	and.w	r3, r3, #15
 8005322:	490a      	ldr	r1, [pc, #40]	@ (800534c <HAL_RCC_ClockConfig+0x1c0>)
 8005324:	5ccb      	ldrb	r3, [r1, r3]
 8005326:	fa22 f303 	lsr.w	r3, r2, r3
 800532a:	4a09      	ldr	r2, [pc, #36]	@ (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 800532c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800532e:	4b09      	ldr	r3, [pc, #36]	@ (8005354 <HAL_RCC_ClockConfig+0x1c8>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4618      	mov	r0, r3
 8005334:	f7fe f952 	bl	80035dc <HAL_InitTick>

  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	40023c00 	.word	0x40023c00
 8005348:	40023800 	.word	0x40023800
 800534c:	0800c488 	.word	0x0800c488
 8005350:	20000090 	.word	0x20000090
 8005354:	20000094 	.word	0x20000094

08005358 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005358:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800535c:	b090      	sub	sp, #64	@ 0x40
 800535e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005360:	2300      	movs	r3, #0
 8005362:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005364:	2300      	movs	r3, #0
 8005366:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005368:	2300      	movs	r3, #0
 800536a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800536c:	2300      	movs	r3, #0
 800536e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005370:	4b59      	ldr	r3, [pc, #356]	@ (80054d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f003 030c 	and.w	r3, r3, #12
 8005378:	2b08      	cmp	r3, #8
 800537a:	d00d      	beq.n	8005398 <HAL_RCC_GetSysClockFreq+0x40>
 800537c:	2b08      	cmp	r3, #8
 800537e:	f200 80a1 	bhi.w	80054c4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005382:	2b00      	cmp	r3, #0
 8005384:	d002      	beq.n	800538c <HAL_RCC_GetSysClockFreq+0x34>
 8005386:	2b04      	cmp	r3, #4
 8005388:	d003      	beq.n	8005392 <HAL_RCC_GetSysClockFreq+0x3a>
 800538a:	e09b      	b.n	80054c4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800538c:	4b53      	ldr	r3, [pc, #332]	@ (80054dc <HAL_RCC_GetSysClockFreq+0x184>)
 800538e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005390:	e09b      	b.n	80054ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005392:	4b53      	ldr	r3, [pc, #332]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005394:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005396:	e098      	b.n	80054ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005398:	4b4f      	ldr	r3, [pc, #316]	@ (80054d8 <HAL_RCC_GetSysClockFreq+0x180>)
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053a0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053a2:	4b4d      	ldr	r3, [pc, #308]	@ (80054d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d028      	beq.n	8005400 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053ae:	4b4a      	ldr	r3, [pc, #296]	@ (80054d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	099b      	lsrs	r3, r3, #6
 80053b4:	2200      	movs	r2, #0
 80053b6:	623b      	str	r3, [r7, #32]
 80053b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80053ba:	6a3b      	ldr	r3, [r7, #32]
 80053bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80053c0:	2100      	movs	r1, #0
 80053c2:	4b47      	ldr	r3, [pc, #284]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80053c4:	fb03 f201 	mul.w	r2, r3, r1
 80053c8:	2300      	movs	r3, #0
 80053ca:	fb00 f303 	mul.w	r3, r0, r3
 80053ce:	4413      	add	r3, r2
 80053d0:	4a43      	ldr	r2, [pc, #268]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80053d2:	fba0 1202 	umull	r1, r2, r0, r2
 80053d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053d8:	460a      	mov	r2, r1
 80053da:	62ba      	str	r2, [r7, #40]	@ 0x28
 80053dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053de:	4413      	add	r3, r2
 80053e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053e4:	2200      	movs	r2, #0
 80053e6:	61bb      	str	r3, [r7, #24]
 80053e8:	61fa      	str	r2, [r7, #28]
 80053ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80053f2:	f7fb fc49 	bl	8000c88 <__aeabi_uldivmod>
 80053f6:	4602      	mov	r2, r0
 80053f8:	460b      	mov	r3, r1
 80053fa:	4613      	mov	r3, r2
 80053fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053fe:	e053      	b.n	80054a8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005400:	4b35      	ldr	r3, [pc, #212]	@ (80054d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	099b      	lsrs	r3, r3, #6
 8005406:	2200      	movs	r2, #0
 8005408:	613b      	str	r3, [r7, #16]
 800540a:	617a      	str	r2, [r7, #20]
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005412:	f04f 0b00 	mov.w	fp, #0
 8005416:	4652      	mov	r2, sl
 8005418:	465b      	mov	r3, fp
 800541a:	f04f 0000 	mov.w	r0, #0
 800541e:	f04f 0100 	mov.w	r1, #0
 8005422:	0159      	lsls	r1, r3, #5
 8005424:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005428:	0150      	lsls	r0, r2, #5
 800542a:	4602      	mov	r2, r0
 800542c:	460b      	mov	r3, r1
 800542e:	ebb2 080a 	subs.w	r8, r2, sl
 8005432:	eb63 090b 	sbc.w	r9, r3, fp
 8005436:	f04f 0200 	mov.w	r2, #0
 800543a:	f04f 0300 	mov.w	r3, #0
 800543e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005442:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005446:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800544a:	ebb2 0408 	subs.w	r4, r2, r8
 800544e:	eb63 0509 	sbc.w	r5, r3, r9
 8005452:	f04f 0200 	mov.w	r2, #0
 8005456:	f04f 0300 	mov.w	r3, #0
 800545a:	00eb      	lsls	r3, r5, #3
 800545c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005460:	00e2      	lsls	r2, r4, #3
 8005462:	4614      	mov	r4, r2
 8005464:	461d      	mov	r5, r3
 8005466:	eb14 030a 	adds.w	r3, r4, sl
 800546a:	603b      	str	r3, [r7, #0]
 800546c:	eb45 030b 	adc.w	r3, r5, fp
 8005470:	607b      	str	r3, [r7, #4]
 8005472:	f04f 0200 	mov.w	r2, #0
 8005476:	f04f 0300 	mov.w	r3, #0
 800547a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800547e:	4629      	mov	r1, r5
 8005480:	028b      	lsls	r3, r1, #10
 8005482:	4621      	mov	r1, r4
 8005484:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005488:	4621      	mov	r1, r4
 800548a:	028a      	lsls	r2, r1, #10
 800548c:	4610      	mov	r0, r2
 800548e:	4619      	mov	r1, r3
 8005490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005492:	2200      	movs	r2, #0
 8005494:	60bb      	str	r3, [r7, #8]
 8005496:	60fa      	str	r2, [r7, #12]
 8005498:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800549c:	f7fb fbf4 	bl	8000c88 <__aeabi_uldivmod>
 80054a0:	4602      	mov	r2, r0
 80054a2:	460b      	mov	r3, r1
 80054a4:	4613      	mov	r3, r2
 80054a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80054a8:	4b0b      	ldr	r3, [pc, #44]	@ (80054d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	0c1b      	lsrs	r3, r3, #16
 80054ae:	f003 0303 	and.w	r3, r3, #3
 80054b2:	3301      	adds	r3, #1
 80054b4:	005b      	lsls	r3, r3, #1
 80054b6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80054b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80054c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80054c2:	e002      	b.n	80054ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80054c4:	4b05      	ldr	r3, [pc, #20]	@ (80054dc <HAL_RCC_GetSysClockFreq+0x184>)
 80054c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80054c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3740      	adds	r7, #64	@ 0x40
 80054d0:	46bd      	mov	sp, r7
 80054d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054d6:	bf00      	nop
 80054d8:	40023800 	.word	0x40023800
 80054dc:	00f42400 	.word	0x00f42400
 80054e0:	017d7840 	.word	0x017d7840

080054e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054e4:	b480      	push	{r7}
 80054e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054e8:	4b03      	ldr	r3, [pc, #12]	@ (80054f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80054ea:	681b      	ldr	r3, [r3, #0]
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr
 80054f6:	bf00      	nop
 80054f8:	20000090 	.word	0x20000090

080054fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005500:	f7ff fff0 	bl	80054e4 <HAL_RCC_GetHCLKFreq>
 8005504:	4602      	mov	r2, r0
 8005506:	4b05      	ldr	r3, [pc, #20]	@ (800551c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	0a9b      	lsrs	r3, r3, #10
 800550c:	f003 0307 	and.w	r3, r3, #7
 8005510:	4903      	ldr	r1, [pc, #12]	@ (8005520 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005512:	5ccb      	ldrb	r3, [r1, r3]
 8005514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005518:	4618      	mov	r0, r3
 800551a:	bd80      	pop	{r7, pc}
 800551c:	40023800 	.word	0x40023800
 8005520:	0800c498 	.word	0x0800c498

08005524 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005528:	f7ff ffdc 	bl	80054e4 <HAL_RCC_GetHCLKFreq>
 800552c:	4602      	mov	r2, r0
 800552e:	4b05      	ldr	r3, [pc, #20]	@ (8005544 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	0b5b      	lsrs	r3, r3, #13
 8005534:	f003 0307 	and.w	r3, r3, #7
 8005538:	4903      	ldr	r1, [pc, #12]	@ (8005548 <HAL_RCC_GetPCLK2Freq+0x24>)
 800553a:	5ccb      	ldrb	r3, [r1, r3]
 800553c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005540:	4618      	mov	r0, r3
 8005542:	bd80      	pop	{r7, pc}
 8005544:	40023800 	.word	0x40023800
 8005548:	0800c498 	.word	0x0800c498

0800554c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e041      	b.n	80055e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d106      	bne.n	8005578 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f7fd fc46 	bl	8002e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2202      	movs	r2, #2
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	3304      	adds	r3, #4
 8005588:	4619      	mov	r1, r3
 800558a:	4610      	mov	r0, r2
 800558c:	f000 feb2 	bl	80062f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
	...

080055ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d001      	beq.n	8005604 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e046      	b.n	8005692 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2202      	movs	r2, #2
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a23      	ldr	r2, [pc, #140]	@ (80056a0 <HAL_TIM_Base_Start+0xb4>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d022      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800561e:	d01d      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a1f      	ldr	r2, [pc, #124]	@ (80056a4 <HAL_TIM_Base_Start+0xb8>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d018      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a1e      	ldr	r2, [pc, #120]	@ (80056a8 <HAL_TIM_Base_Start+0xbc>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d013      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a1c      	ldr	r2, [pc, #112]	@ (80056ac <HAL_TIM_Base_Start+0xc0>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d00e      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a1b      	ldr	r2, [pc, #108]	@ (80056b0 <HAL_TIM_Base_Start+0xc4>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d009      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a19      	ldr	r2, [pc, #100]	@ (80056b4 <HAL_TIM_Base_Start+0xc8>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d004      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a18      	ldr	r2, [pc, #96]	@ (80056b8 <HAL_TIM_Base_Start+0xcc>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d111      	bne.n	8005680 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f003 0307 	and.w	r3, r3, #7
 8005666:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2b06      	cmp	r3, #6
 800566c:	d010      	beq.n	8005690 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f042 0201 	orr.w	r2, r2, #1
 800567c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567e:	e007      	b.n	8005690 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0201 	orr.w	r2, r2, #1
 800568e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3714      	adds	r7, #20
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	40010000 	.word	0x40010000
 80056a4:	40000400 	.word	0x40000400
 80056a8:	40000800 	.word	0x40000800
 80056ac:	40000c00 	.word	0x40000c00
 80056b0:	40010400 	.word	0x40010400
 80056b4:	40014000 	.word	0x40014000
 80056b8:	40001800 	.word	0x40001800

080056bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d101      	bne.n	80056ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e041      	b.n	8005752 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d106      	bne.n	80056e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f7fd fc98 	bl	8003018 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2202      	movs	r2, #2
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	3304      	adds	r3, #4
 80056f8:	4619      	mov	r1, r3
 80056fa:	4610      	mov	r0, r2
 80056fc:	f000 fdfa 	bl	80062f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	3708      	adds	r7, #8
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
	...

0800575c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d109      	bne.n	8005780 <HAL_TIM_PWM_Start+0x24>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005772:	b2db      	uxtb	r3, r3
 8005774:	2b01      	cmp	r3, #1
 8005776:	bf14      	ite	ne
 8005778:	2301      	movne	r3, #1
 800577a:	2300      	moveq	r3, #0
 800577c:	b2db      	uxtb	r3, r3
 800577e:	e022      	b.n	80057c6 <HAL_TIM_PWM_Start+0x6a>
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	2b04      	cmp	r3, #4
 8005784:	d109      	bne.n	800579a <HAL_TIM_PWM_Start+0x3e>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b01      	cmp	r3, #1
 8005790:	bf14      	ite	ne
 8005792:	2301      	movne	r3, #1
 8005794:	2300      	moveq	r3, #0
 8005796:	b2db      	uxtb	r3, r3
 8005798:	e015      	b.n	80057c6 <HAL_TIM_PWM_Start+0x6a>
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b08      	cmp	r3, #8
 800579e:	d109      	bne.n	80057b4 <HAL_TIM_PWM_Start+0x58>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	bf14      	ite	ne
 80057ac:	2301      	movne	r3, #1
 80057ae:	2300      	moveq	r3, #0
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	e008      	b.n	80057c6 <HAL_TIM_PWM_Start+0x6a>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	2b01      	cmp	r3, #1
 80057be:	bf14      	ite	ne
 80057c0:	2301      	movne	r3, #1
 80057c2:	2300      	moveq	r3, #0
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d001      	beq.n	80057ce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e07c      	b.n	80058c8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d104      	bne.n	80057de <HAL_TIM_PWM_Start+0x82>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2202      	movs	r2, #2
 80057d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057dc:	e013      	b.n	8005806 <HAL_TIM_PWM_Start+0xaa>
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	2b04      	cmp	r3, #4
 80057e2:	d104      	bne.n	80057ee <HAL_TIM_PWM_Start+0x92>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2202      	movs	r2, #2
 80057e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057ec:	e00b      	b.n	8005806 <HAL_TIM_PWM_Start+0xaa>
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d104      	bne.n	80057fe <HAL_TIM_PWM_Start+0xa2>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057fc:	e003      	b.n	8005806 <HAL_TIM_PWM_Start+0xaa>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2202      	movs	r2, #2
 8005802:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2201      	movs	r2, #1
 800580c:	6839      	ldr	r1, [r7, #0]
 800580e:	4618      	mov	r0, r3
 8005810:	f001 f98a 	bl	8006b28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a2d      	ldr	r2, [pc, #180]	@ (80058d0 <HAL_TIM_PWM_Start+0x174>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d004      	beq.n	8005828 <HAL_TIM_PWM_Start+0xcc>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a2c      	ldr	r2, [pc, #176]	@ (80058d4 <HAL_TIM_PWM_Start+0x178>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d101      	bne.n	800582c <HAL_TIM_PWM_Start+0xd0>
 8005828:	2301      	movs	r3, #1
 800582a:	e000      	b.n	800582e <HAL_TIM_PWM_Start+0xd2>
 800582c:	2300      	movs	r3, #0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d007      	beq.n	8005842 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005840:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a22      	ldr	r2, [pc, #136]	@ (80058d0 <HAL_TIM_PWM_Start+0x174>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d022      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005854:	d01d      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a1f      	ldr	r2, [pc, #124]	@ (80058d8 <HAL_TIM_PWM_Start+0x17c>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d018      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a1d      	ldr	r2, [pc, #116]	@ (80058dc <HAL_TIM_PWM_Start+0x180>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d013      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a1c      	ldr	r2, [pc, #112]	@ (80058e0 <HAL_TIM_PWM_Start+0x184>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d00e      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a16      	ldr	r2, [pc, #88]	@ (80058d4 <HAL_TIM_PWM_Start+0x178>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d009      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a18      	ldr	r2, [pc, #96]	@ (80058e4 <HAL_TIM_PWM_Start+0x188>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d004      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a16      	ldr	r2, [pc, #88]	@ (80058e8 <HAL_TIM_PWM_Start+0x18c>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d111      	bne.n	80058b6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f003 0307 	and.w	r3, r3, #7
 800589c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2b06      	cmp	r3, #6
 80058a2:	d010      	beq.n	80058c6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f042 0201 	orr.w	r2, r2, #1
 80058b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b4:	e007      	b.n	80058c6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f042 0201 	orr.w	r2, r2, #1
 80058c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3710      	adds	r7, #16
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	40010000 	.word	0x40010000
 80058d4:	40010400 	.word	0x40010400
 80058d8:	40000400 	.word	0x40000400
 80058dc:	40000800 	.word	0x40000800
 80058e0:	40000c00 	.word	0x40000c00
 80058e4:	40014000 	.word	0x40014000
 80058e8:	40001800 	.word	0x40001800

080058ec <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e041      	b.n	8005982 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005904:	b2db      	uxtb	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d106      	bne.n	8005918 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f839 	bl	800598a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2202      	movs	r2, #2
 800591c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	3304      	adds	r3, #4
 8005928:	4619      	mov	r1, r3
 800592a:	4610      	mov	r0, r2
 800592c:	f000 fce2 	bl	80062f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3708      	adds	r7, #8
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800598a:	b480      	push	{r7}
 800598c:	b083      	sub	sp, #12
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005992:	bf00      	nop
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
	...

080059a0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059aa:	2300      	movs	r3, #0
 80059ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d104      	bne.n	80059be <HAL_TIM_IC_Start_IT+0x1e>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	e013      	b.n	80059e6 <HAL_TIM_IC_Start_IT+0x46>
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	2b04      	cmp	r3, #4
 80059c2:	d104      	bne.n	80059ce <HAL_TIM_IC_Start_IT+0x2e>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	e00b      	b.n	80059e6 <HAL_TIM_IC_Start_IT+0x46>
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b08      	cmp	r3, #8
 80059d2:	d104      	bne.n	80059de <HAL_TIM_IC_Start_IT+0x3e>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	e003      	b.n	80059e6 <HAL_TIM_IC_Start_IT+0x46>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d104      	bne.n	80059f8 <HAL_TIM_IC_Start_IT+0x58>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	e013      	b.n	8005a20 <HAL_TIM_IC_Start_IT+0x80>
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	2b04      	cmp	r3, #4
 80059fc:	d104      	bne.n	8005a08 <HAL_TIM_IC_Start_IT+0x68>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	e00b      	b.n	8005a20 <HAL_TIM_IC_Start_IT+0x80>
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	2b08      	cmp	r3, #8
 8005a0c:	d104      	bne.n	8005a18 <HAL_TIM_IC_Start_IT+0x78>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	e003      	b.n	8005a20 <HAL_TIM_IC_Start_IT+0x80>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a22:	7bbb      	ldrb	r3, [r7, #14]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d102      	bne.n	8005a2e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005a28:	7b7b      	ldrb	r3, [r7, #13]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d001      	beq.n	8005a32 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e0cc      	b.n	8005bcc <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d104      	bne.n	8005a42 <HAL_TIM_IC_Start_IT+0xa2>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a40:	e013      	b.n	8005a6a <HAL_TIM_IC_Start_IT+0xca>
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	2b04      	cmp	r3, #4
 8005a46:	d104      	bne.n	8005a52 <HAL_TIM_IC_Start_IT+0xb2>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2202      	movs	r2, #2
 8005a4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a50:	e00b      	b.n	8005a6a <HAL_TIM_IC_Start_IT+0xca>
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d104      	bne.n	8005a62 <HAL_TIM_IC_Start_IT+0xc2>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a60:	e003      	b.n	8005a6a <HAL_TIM_IC_Start_IT+0xca>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2202      	movs	r2, #2
 8005a66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d104      	bne.n	8005a7a <HAL_TIM_IC_Start_IT+0xda>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2202      	movs	r2, #2
 8005a74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a78:	e013      	b.n	8005aa2 <HAL_TIM_IC_Start_IT+0x102>
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	2b04      	cmp	r3, #4
 8005a7e:	d104      	bne.n	8005a8a <HAL_TIM_IC_Start_IT+0xea>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2202      	movs	r2, #2
 8005a84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a88:	e00b      	b.n	8005aa2 <HAL_TIM_IC_Start_IT+0x102>
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d104      	bne.n	8005a9a <HAL_TIM_IC_Start_IT+0xfa>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2202      	movs	r2, #2
 8005a94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a98:	e003      	b.n	8005aa2 <HAL_TIM_IC_Start_IT+0x102>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	2b0c      	cmp	r3, #12
 8005aa6:	d841      	bhi.n	8005b2c <HAL_TIM_IC_Start_IT+0x18c>
 8005aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8005ab0 <HAL_TIM_IC_Start_IT+0x110>)
 8005aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aae:	bf00      	nop
 8005ab0:	08005ae5 	.word	0x08005ae5
 8005ab4:	08005b2d 	.word	0x08005b2d
 8005ab8:	08005b2d 	.word	0x08005b2d
 8005abc:	08005b2d 	.word	0x08005b2d
 8005ac0:	08005af7 	.word	0x08005af7
 8005ac4:	08005b2d 	.word	0x08005b2d
 8005ac8:	08005b2d 	.word	0x08005b2d
 8005acc:	08005b2d 	.word	0x08005b2d
 8005ad0:	08005b09 	.word	0x08005b09
 8005ad4:	08005b2d 	.word	0x08005b2d
 8005ad8:	08005b2d 	.word	0x08005b2d
 8005adc:	08005b2d 	.word	0x08005b2d
 8005ae0:	08005b1b 	.word	0x08005b1b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68da      	ldr	r2, [r3, #12]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f042 0202 	orr.w	r2, r2, #2
 8005af2:	60da      	str	r2, [r3, #12]
      break;
 8005af4:	e01d      	b.n	8005b32 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	68da      	ldr	r2, [r3, #12]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f042 0204 	orr.w	r2, r2, #4
 8005b04:	60da      	str	r2, [r3, #12]
      break;
 8005b06:	e014      	b.n	8005b32 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68da      	ldr	r2, [r3, #12]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f042 0208 	orr.w	r2, r2, #8
 8005b16:	60da      	str	r2, [r3, #12]
      break;
 8005b18:	e00b      	b.n	8005b32 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68da      	ldr	r2, [r3, #12]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f042 0210 	orr.w	r2, r2, #16
 8005b28:	60da      	str	r2, [r3, #12]
      break;
 8005b2a:	e002      	b.n	8005b32 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	73fb      	strb	r3, [r7, #15]
      break;
 8005b30:	bf00      	nop
  }

  if (status == HAL_OK)
 8005b32:	7bfb      	ldrb	r3, [r7, #15]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d148      	bne.n	8005bca <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	6839      	ldr	r1, [r7, #0]
 8005b40:	4618      	mov	r0, r3
 8005b42:	f000 fff1 	bl	8006b28 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a22      	ldr	r2, [pc, #136]	@ (8005bd4 <HAL_TIM_IC_Start_IT+0x234>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d022      	beq.n	8005b96 <HAL_TIM_IC_Start_IT+0x1f6>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b58:	d01d      	beq.n	8005b96 <HAL_TIM_IC_Start_IT+0x1f6>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a1e      	ldr	r2, [pc, #120]	@ (8005bd8 <HAL_TIM_IC_Start_IT+0x238>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d018      	beq.n	8005b96 <HAL_TIM_IC_Start_IT+0x1f6>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a1c      	ldr	r2, [pc, #112]	@ (8005bdc <HAL_TIM_IC_Start_IT+0x23c>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d013      	beq.n	8005b96 <HAL_TIM_IC_Start_IT+0x1f6>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a1b      	ldr	r2, [pc, #108]	@ (8005be0 <HAL_TIM_IC_Start_IT+0x240>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d00e      	beq.n	8005b96 <HAL_TIM_IC_Start_IT+0x1f6>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a19      	ldr	r2, [pc, #100]	@ (8005be4 <HAL_TIM_IC_Start_IT+0x244>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d009      	beq.n	8005b96 <HAL_TIM_IC_Start_IT+0x1f6>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a18      	ldr	r2, [pc, #96]	@ (8005be8 <HAL_TIM_IC_Start_IT+0x248>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d004      	beq.n	8005b96 <HAL_TIM_IC_Start_IT+0x1f6>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a16      	ldr	r2, [pc, #88]	@ (8005bec <HAL_TIM_IC_Start_IT+0x24c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d111      	bne.n	8005bba <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	f003 0307 	and.w	r3, r3, #7
 8005ba0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	2b06      	cmp	r3, #6
 8005ba6:	d010      	beq.n	8005bca <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f042 0201 	orr.w	r2, r2, #1
 8005bb6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bb8:	e007      	b.n	8005bca <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f042 0201 	orr.w	r2, r2, #1
 8005bc8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	40010000 	.word	0x40010000
 8005bd8:	40000400 	.word	0x40000400
 8005bdc:	40000800 	.word	0x40000800
 8005be0:	40000c00 	.word	0x40000c00
 8005be4:	40010400 	.word	0x40010400
 8005be8:	40014000 	.word	0x40014000
 8005bec:	40001800 	.word	0x40001800

08005bf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d020      	beq.n	8005c54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f003 0302 	and.w	r3, r3, #2
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d01b      	beq.n	8005c54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f06f 0202 	mvn.w	r2, #2
 8005c24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	699b      	ldr	r3, [r3, #24]
 8005c32:	f003 0303 	and.w	r3, r3, #3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d003      	beq.n	8005c42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f7fc fbe4 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
 8005c40:	e005      	b.n	8005c4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 fb38 	bl	80062b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 fb3f 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	f003 0304 	and.w	r3, r3, #4
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d020      	beq.n	8005ca0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f003 0304 	and.w	r3, r3, #4
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d01b      	beq.n	8005ca0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f06f 0204 	mvn.w	r2, #4
 8005c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2202      	movs	r2, #2
 8005c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d003      	beq.n	8005c8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f7fc fbbe 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
 8005c8c:	e005      	b.n	8005c9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 fb12 	bl	80062b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 fb19 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	f003 0308 	and.w	r3, r3, #8
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d020      	beq.n	8005cec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f003 0308 	and.w	r3, r3, #8
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d01b      	beq.n	8005cec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f06f 0208 	mvn.w	r2, #8
 8005cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2204      	movs	r2, #4
 8005cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	69db      	ldr	r3, [r3, #28]
 8005cca:	f003 0303 	and.w	r3, r3, #3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d003      	beq.n	8005cda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f7fc fb98 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
 8005cd8:	e005      	b.n	8005ce6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 faec 	bl	80062b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 faf3 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	f003 0310 	and.w	r3, r3, #16
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d020      	beq.n	8005d38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f003 0310 	and.w	r3, r3, #16
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d01b      	beq.n	8005d38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f06f 0210 	mvn.w	r2, #16
 8005d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2208      	movs	r2, #8
 8005d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	69db      	ldr	r3, [r3, #28]
 8005d16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d003      	beq.n	8005d26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f7fc fb72 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
 8005d24:	e005      	b.n	8005d32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 fac6 	bl	80062b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 facd 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00c      	beq.n	8005d5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f003 0301 	and.w	r3, r3, #1
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d007      	beq.n	8005d5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f06f 0201 	mvn.w	r2, #1
 8005d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 faa4 	bl	80062a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d00c      	beq.n	8005d80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d007      	beq.n	8005d80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 ff80 	bl	8006c80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00c      	beq.n	8005da4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d007      	beq.n	8005da4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 fa9e 	bl	80062e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	f003 0320 	and.w	r3, r3, #32
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00c      	beq.n	8005dc8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f003 0320 	and.w	r3, r3, #32
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d007      	beq.n	8005dc8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f06f 0220 	mvn.w	r2, #32
 8005dc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f000 ff52 	bl	8006c6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005dc8:	bf00      	nop
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b086      	sub	sp, #24
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	60b9      	str	r1, [r7, #8]
 8005dda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d101      	bne.n	8005dee <HAL_TIM_IC_ConfigChannel+0x1e>
 8005dea:	2302      	movs	r3, #2
 8005dec:	e088      	b.n	8005f00 <HAL_TIM_IC_ConfigChannel+0x130>
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d11b      	bne.n	8005e34 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005e0c:	f000 fcc8 	bl	80067a0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	699a      	ldr	r2, [r3, #24]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f022 020c 	bic.w	r2, r2, #12
 8005e1e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	6999      	ldr	r1, [r3, #24]
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	689a      	ldr	r2, [r3, #8]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	430a      	orrs	r2, r1
 8005e30:	619a      	str	r2, [r3, #24]
 8005e32:	e060      	b.n	8005ef6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b04      	cmp	r3, #4
 8005e38:	d11c      	bne.n	8005e74 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005e4a:	f000 fd4c 	bl	80068e6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	699a      	ldr	r2, [r3, #24]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005e5c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	6999      	ldr	r1, [r3, #24]
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	021a      	lsls	r2, r3, #8
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	430a      	orrs	r2, r1
 8005e70:	619a      	str	r2, [r3, #24]
 8005e72:	e040      	b.n	8005ef6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b08      	cmp	r3, #8
 8005e78:	d11b      	bne.n	8005eb2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005e8a:	f000 fd99 	bl	80069c0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	69da      	ldr	r2, [r3, #28]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f022 020c 	bic.w	r2, r2, #12
 8005e9c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	69d9      	ldr	r1, [r3, #28]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	689a      	ldr	r2, [r3, #8]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	61da      	str	r2, [r3, #28]
 8005eb0:	e021      	b.n	8005ef6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2b0c      	cmp	r3, #12
 8005eb6:	d11c      	bne.n	8005ef2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005ec8:	f000 fdb6 	bl	8006a38 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	69da      	ldr	r2, [r3, #28]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005eda:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	69d9      	ldr	r1, [r3, #28]
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	021a      	lsls	r2, r3, #8
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	430a      	orrs	r2, r1
 8005eee:	61da      	str	r2, [r3, #28]
 8005ef0:	e001      	b.n	8005ef6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005efe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3718      	adds	r7, #24
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b086      	sub	sp, #24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f14:	2300      	movs	r3, #0
 8005f16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d101      	bne.n	8005f26 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f22:	2302      	movs	r3, #2
 8005f24:	e0ae      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2b0c      	cmp	r3, #12
 8005f32:	f200 809f 	bhi.w	8006074 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f36:	a201      	add	r2, pc, #4	@ (adr r2, 8005f3c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f3c:	08005f71 	.word	0x08005f71
 8005f40:	08006075 	.word	0x08006075
 8005f44:	08006075 	.word	0x08006075
 8005f48:	08006075 	.word	0x08006075
 8005f4c:	08005fb1 	.word	0x08005fb1
 8005f50:	08006075 	.word	0x08006075
 8005f54:	08006075 	.word	0x08006075
 8005f58:	08006075 	.word	0x08006075
 8005f5c:	08005ff3 	.word	0x08005ff3
 8005f60:	08006075 	.word	0x08006075
 8005f64:	08006075 	.word	0x08006075
 8005f68:	08006075 	.word	0x08006075
 8005f6c:	08006033 	.word	0x08006033
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68b9      	ldr	r1, [r7, #8]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f000 fa62 	bl	8006440 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	699a      	ldr	r2, [r3, #24]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f042 0208 	orr.w	r2, r2, #8
 8005f8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	699a      	ldr	r2, [r3, #24]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f022 0204 	bic.w	r2, r2, #4
 8005f9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	6999      	ldr	r1, [r3, #24]
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	691a      	ldr	r2, [r3, #16]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	430a      	orrs	r2, r1
 8005fac:	619a      	str	r2, [r3, #24]
      break;
 8005fae:	e064      	b.n	800607a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	68b9      	ldr	r1, [r7, #8]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f000 fab2 	bl	8006520 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	699a      	ldr	r2, [r3, #24]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	699a      	ldr	r2, [r3, #24]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	6999      	ldr	r1, [r3, #24]
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	021a      	lsls	r2, r3, #8
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	430a      	orrs	r2, r1
 8005fee:	619a      	str	r2, [r3, #24]
      break;
 8005ff0:	e043      	b.n	800607a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68b9      	ldr	r1, [r7, #8]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f000 fb07 	bl	800660c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	69da      	ldr	r2, [r3, #28]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f042 0208 	orr.w	r2, r2, #8
 800600c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	69da      	ldr	r2, [r3, #28]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f022 0204 	bic.w	r2, r2, #4
 800601c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	69d9      	ldr	r1, [r3, #28]
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	691a      	ldr	r2, [r3, #16]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	430a      	orrs	r2, r1
 800602e:	61da      	str	r2, [r3, #28]
      break;
 8006030:	e023      	b.n	800607a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68b9      	ldr	r1, [r7, #8]
 8006038:	4618      	mov	r0, r3
 800603a:	f000 fb5b 	bl	80066f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	69da      	ldr	r2, [r3, #28]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800604c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	69da      	ldr	r2, [r3, #28]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800605c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	69d9      	ldr	r1, [r3, #28]
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	021a      	lsls	r2, r3, #8
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	430a      	orrs	r2, r1
 8006070:	61da      	str	r2, [r3, #28]
      break;
 8006072:	e002      	b.n	800607a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	75fb      	strb	r3, [r7, #23]
      break;
 8006078:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006082:	7dfb      	ldrb	r3, [r7, #23]
}
 8006084:	4618      	mov	r0, r3
 8006086:	3718      	adds	r7, #24
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006096:	2300      	movs	r3, #0
 8006098:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d101      	bne.n	80060a8 <HAL_TIM_ConfigClockSource+0x1c>
 80060a4:	2302      	movs	r3, #2
 80060a6:	e0b4      	b.n	8006212 <HAL_TIM_ConfigClockSource+0x186>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2202      	movs	r2, #2
 80060b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80060c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060e0:	d03e      	beq.n	8006160 <HAL_TIM_ConfigClockSource+0xd4>
 80060e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060e6:	f200 8087 	bhi.w	80061f8 <HAL_TIM_ConfigClockSource+0x16c>
 80060ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060ee:	f000 8086 	beq.w	80061fe <HAL_TIM_ConfigClockSource+0x172>
 80060f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060f6:	d87f      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x16c>
 80060f8:	2b70      	cmp	r3, #112	@ 0x70
 80060fa:	d01a      	beq.n	8006132 <HAL_TIM_ConfigClockSource+0xa6>
 80060fc:	2b70      	cmp	r3, #112	@ 0x70
 80060fe:	d87b      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006100:	2b60      	cmp	r3, #96	@ 0x60
 8006102:	d050      	beq.n	80061a6 <HAL_TIM_ConfigClockSource+0x11a>
 8006104:	2b60      	cmp	r3, #96	@ 0x60
 8006106:	d877      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006108:	2b50      	cmp	r3, #80	@ 0x50
 800610a:	d03c      	beq.n	8006186 <HAL_TIM_ConfigClockSource+0xfa>
 800610c:	2b50      	cmp	r3, #80	@ 0x50
 800610e:	d873      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006110:	2b40      	cmp	r3, #64	@ 0x40
 8006112:	d058      	beq.n	80061c6 <HAL_TIM_ConfigClockSource+0x13a>
 8006114:	2b40      	cmp	r3, #64	@ 0x40
 8006116:	d86f      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006118:	2b30      	cmp	r3, #48	@ 0x30
 800611a:	d064      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x15a>
 800611c:	2b30      	cmp	r3, #48	@ 0x30
 800611e:	d86b      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006120:	2b20      	cmp	r3, #32
 8006122:	d060      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006124:	2b20      	cmp	r3, #32
 8006126:	d867      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006128:	2b00      	cmp	r3, #0
 800612a:	d05c      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x15a>
 800612c:	2b10      	cmp	r3, #16
 800612e:	d05a      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006130:	e062      	b.n	80061f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006142:	f000 fcd1 	bl	8006ae8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006154:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	609a      	str	r2, [r3, #8]
      break;
 800615e:	e04f      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006170:	f000 fcba 	bl	8006ae8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	689a      	ldr	r2, [r3, #8]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006182:	609a      	str	r2, [r3, #8]
      break;
 8006184:	e03c      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006192:	461a      	mov	r2, r3
 8006194:	f000 fb78 	bl	8006888 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2150      	movs	r1, #80	@ 0x50
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 fc87 	bl	8006ab2 <TIM_ITRx_SetConfig>
      break;
 80061a4:	e02c      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80061b2:	461a      	mov	r2, r3
 80061b4:	f000 fbd4 	bl	8006960 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2160      	movs	r1, #96	@ 0x60
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 fc77 	bl	8006ab2 <TIM_ITRx_SetConfig>
      break;
 80061c4:	e01c      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061d2:	461a      	mov	r2, r3
 80061d4:	f000 fb58 	bl	8006888 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2140      	movs	r1, #64	@ 0x40
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 fc67 	bl	8006ab2 <TIM_ITRx_SetConfig>
      break;
 80061e4:	e00c      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4619      	mov	r1, r3
 80061f0:	4610      	mov	r0, r2
 80061f2:	f000 fc5e 	bl	8006ab2 <TIM_ITRx_SetConfig>
      break;
 80061f6:	e003      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	73fb      	strb	r3, [r7, #15]
      break;
 80061fc:	e000      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80061fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006210:	7bfb      	ldrb	r3, [r7, #15]
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
	...

0800621c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800621c:	b480      	push	{r7}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006226:	2300      	movs	r3, #0
 8006228:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2b0c      	cmp	r3, #12
 800622e:	d831      	bhi.n	8006294 <HAL_TIM_ReadCapturedValue+0x78>
 8006230:	a201      	add	r2, pc, #4	@ (adr r2, 8006238 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006236:	bf00      	nop
 8006238:	0800626d 	.word	0x0800626d
 800623c:	08006295 	.word	0x08006295
 8006240:	08006295 	.word	0x08006295
 8006244:	08006295 	.word	0x08006295
 8006248:	08006277 	.word	0x08006277
 800624c:	08006295 	.word	0x08006295
 8006250:	08006295 	.word	0x08006295
 8006254:	08006295 	.word	0x08006295
 8006258:	08006281 	.word	0x08006281
 800625c:	08006295 	.word	0x08006295
 8006260:	08006295 	.word	0x08006295
 8006264:	08006295 	.word	0x08006295
 8006268:	0800628b 	.word	0x0800628b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006272:	60fb      	str	r3, [r7, #12]

      break;
 8006274:	e00f      	b.n	8006296 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627c:	60fb      	str	r3, [r7, #12]

      break;
 800627e:	e00a      	b.n	8006296 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006286:	60fb      	str	r3, [r7, #12]

      break;
 8006288:	e005      	b.n	8006296 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006290:	60fb      	str	r3, [r7, #12]

      break;
 8006292:	e000      	b.n	8006296 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006294:	bf00      	nop
  }

  return tmpreg;
 8006296:	68fb      	ldr	r3, [r7, #12]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062c0:	bf00      	nop
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062d4:	bf00      	nop
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b085      	sub	sp, #20
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4a43      	ldr	r2, [pc, #268]	@ (8006414 <TIM_Base_SetConfig+0x120>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d013      	beq.n	8006334 <TIM_Base_SetConfig+0x40>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006312:	d00f      	beq.n	8006334 <TIM_Base_SetConfig+0x40>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a40      	ldr	r2, [pc, #256]	@ (8006418 <TIM_Base_SetConfig+0x124>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d00b      	beq.n	8006334 <TIM_Base_SetConfig+0x40>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a3f      	ldr	r2, [pc, #252]	@ (800641c <TIM_Base_SetConfig+0x128>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d007      	beq.n	8006334 <TIM_Base_SetConfig+0x40>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a3e      	ldr	r2, [pc, #248]	@ (8006420 <TIM_Base_SetConfig+0x12c>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d003      	beq.n	8006334 <TIM_Base_SetConfig+0x40>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a3d      	ldr	r2, [pc, #244]	@ (8006424 <TIM_Base_SetConfig+0x130>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d108      	bne.n	8006346 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800633a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	4313      	orrs	r3, r2
 8006344:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a32      	ldr	r2, [pc, #200]	@ (8006414 <TIM_Base_SetConfig+0x120>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d02b      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006354:	d027      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a2f      	ldr	r2, [pc, #188]	@ (8006418 <TIM_Base_SetConfig+0x124>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d023      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a2e      	ldr	r2, [pc, #184]	@ (800641c <TIM_Base_SetConfig+0x128>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d01f      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a2d      	ldr	r2, [pc, #180]	@ (8006420 <TIM_Base_SetConfig+0x12c>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d01b      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a2c      	ldr	r2, [pc, #176]	@ (8006424 <TIM_Base_SetConfig+0x130>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d017      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a2b      	ldr	r2, [pc, #172]	@ (8006428 <TIM_Base_SetConfig+0x134>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d013      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a2a      	ldr	r2, [pc, #168]	@ (800642c <TIM_Base_SetConfig+0x138>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d00f      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a29      	ldr	r2, [pc, #164]	@ (8006430 <TIM_Base_SetConfig+0x13c>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d00b      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a28      	ldr	r2, [pc, #160]	@ (8006434 <TIM_Base_SetConfig+0x140>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d007      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a27      	ldr	r2, [pc, #156]	@ (8006438 <TIM_Base_SetConfig+0x144>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d003      	beq.n	80063a6 <TIM_Base_SetConfig+0xb2>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a26      	ldr	r2, [pc, #152]	@ (800643c <TIM_Base_SetConfig+0x148>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d108      	bne.n	80063b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	4313      	orrs	r3, r2
 80063b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	695b      	ldr	r3, [r3, #20]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	689a      	ldr	r2, [r3, #8]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a0e      	ldr	r2, [pc, #56]	@ (8006414 <TIM_Base_SetConfig+0x120>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d003      	beq.n	80063e6 <TIM_Base_SetConfig+0xf2>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a10      	ldr	r2, [pc, #64]	@ (8006424 <TIM_Base_SetConfig+0x130>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d103      	bne.n	80063ee <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	691a      	ldr	r2, [r3, #16]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f043 0204 	orr.w	r2, r3, #4
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2201      	movs	r2, #1
 80063fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	601a      	str	r2, [r3, #0]
}
 8006406:	bf00      	nop
 8006408:	3714      	adds	r7, #20
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop
 8006414:	40010000 	.word	0x40010000
 8006418:	40000400 	.word	0x40000400
 800641c:	40000800 	.word	0x40000800
 8006420:	40000c00 	.word	0x40000c00
 8006424:	40010400 	.word	0x40010400
 8006428:	40014000 	.word	0x40014000
 800642c:	40014400 	.word	0x40014400
 8006430:	40014800 	.word	0x40014800
 8006434:	40001800 	.word	0x40001800
 8006438:	40001c00 	.word	0x40001c00
 800643c:	40002000 	.word	0x40002000

08006440 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006440:	b480      	push	{r7}
 8006442:	b087      	sub	sp, #28
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6a1b      	ldr	r3, [r3, #32]
 8006454:	f023 0201 	bic.w	r2, r3, #1
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	699b      	ldr	r3, [r3, #24]
 8006466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800646e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f023 0303 	bic.w	r3, r3, #3
 8006476:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f023 0302 	bic.w	r3, r3, #2
 8006488:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	697a      	ldr	r2, [r7, #20]
 8006490:	4313      	orrs	r3, r2
 8006492:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a20      	ldr	r2, [pc, #128]	@ (8006518 <TIM_OC1_SetConfig+0xd8>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d003      	beq.n	80064a4 <TIM_OC1_SetConfig+0x64>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a1f      	ldr	r2, [pc, #124]	@ (800651c <TIM_OC1_SetConfig+0xdc>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d10c      	bne.n	80064be <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f023 0308 	bic.w	r3, r3, #8
 80064aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	697a      	ldr	r2, [r7, #20]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f023 0304 	bic.w	r3, r3, #4
 80064bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a15      	ldr	r2, [pc, #84]	@ (8006518 <TIM_OC1_SetConfig+0xd8>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d003      	beq.n	80064ce <TIM_OC1_SetConfig+0x8e>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a14      	ldr	r2, [pc, #80]	@ (800651c <TIM_OC1_SetConfig+0xdc>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d111      	bne.n	80064f2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	693a      	ldr	r2, [r7, #16]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	693a      	ldr	r2, [r7, #16]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	693a      	ldr	r2, [r7, #16]
 80064f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	68fa      	ldr	r2, [r7, #12]
 80064fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	685a      	ldr	r2, [r3, #4]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	697a      	ldr	r2, [r7, #20]
 800650a:	621a      	str	r2, [r3, #32]
}
 800650c:	bf00      	nop
 800650e:	371c      	adds	r7, #28
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr
 8006518:	40010000 	.word	0x40010000
 800651c:	40010400 	.word	0x40010400

08006520 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006520:	b480      	push	{r7}
 8006522:	b087      	sub	sp, #28
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a1b      	ldr	r3, [r3, #32]
 800652e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6a1b      	ldr	r3, [r3, #32]
 8006534:	f023 0210 	bic.w	r2, r3, #16
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800654e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006556:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	021b      	lsls	r3, r3, #8
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	4313      	orrs	r3, r2
 8006562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	f023 0320 	bic.w	r3, r3, #32
 800656a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	011b      	lsls	r3, r3, #4
 8006572:	697a      	ldr	r2, [r7, #20]
 8006574:	4313      	orrs	r3, r2
 8006576:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a22      	ldr	r2, [pc, #136]	@ (8006604 <TIM_OC2_SetConfig+0xe4>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d003      	beq.n	8006588 <TIM_OC2_SetConfig+0x68>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a21      	ldr	r2, [pc, #132]	@ (8006608 <TIM_OC2_SetConfig+0xe8>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d10d      	bne.n	80065a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800658e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	011b      	lsls	r3, r3, #4
 8006596:	697a      	ldr	r2, [r7, #20]
 8006598:	4313      	orrs	r3, r2
 800659a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a17      	ldr	r2, [pc, #92]	@ (8006604 <TIM_OC2_SetConfig+0xe4>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d003      	beq.n	80065b4 <TIM_OC2_SetConfig+0x94>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	4a16      	ldr	r2, [pc, #88]	@ (8006608 <TIM_OC2_SetConfig+0xe8>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d113      	bne.n	80065dc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	695b      	ldr	r3, [r3, #20]
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	693a      	ldr	r2, [r7, #16]
 80065cc:	4313      	orrs	r3, r2
 80065ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	699b      	ldr	r3, [r3, #24]
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	693a      	ldr	r2, [r7, #16]
 80065d8:	4313      	orrs	r3, r2
 80065da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	693a      	ldr	r2, [r7, #16]
 80065e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	68fa      	ldr	r2, [r7, #12]
 80065e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	685a      	ldr	r2, [r3, #4]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	697a      	ldr	r2, [r7, #20]
 80065f4:	621a      	str	r2, [r3, #32]
}
 80065f6:	bf00      	nop
 80065f8:	371c      	adds	r7, #28
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	40010000 	.word	0x40010000
 8006608:	40010400 	.word	0x40010400

0800660c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800660c:	b480      	push	{r7}
 800660e:	b087      	sub	sp, #28
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a1b      	ldr	r3, [r3, #32]
 8006620:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	69db      	ldr	r3, [r3, #28]
 8006632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800663a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f023 0303 	bic.w	r3, r3, #3
 8006642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	4313      	orrs	r3, r2
 800664c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006654:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	021b      	lsls	r3, r3, #8
 800665c:	697a      	ldr	r2, [r7, #20]
 800665e:	4313      	orrs	r3, r2
 8006660:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a21      	ldr	r2, [pc, #132]	@ (80066ec <TIM_OC3_SetConfig+0xe0>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d003      	beq.n	8006672 <TIM_OC3_SetConfig+0x66>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a20      	ldr	r2, [pc, #128]	@ (80066f0 <TIM_OC3_SetConfig+0xe4>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d10d      	bne.n	800668e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006678:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	021b      	lsls	r3, r3, #8
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	4313      	orrs	r3, r2
 8006684:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800668c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a16      	ldr	r2, [pc, #88]	@ (80066ec <TIM_OC3_SetConfig+0xe0>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d003      	beq.n	800669e <TIM_OC3_SetConfig+0x92>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a15      	ldr	r2, [pc, #84]	@ (80066f0 <TIM_OC3_SetConfig+0xe4>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d113      	bne.n	80066c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	695b      	ldr	r3, [r3, #20]
 80066b2:	011b      	lsls	r3, r3, #4
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	011b      	lsls	r3, r3, #4
 80066c0:	693a      	ldr	r2, [r7, #16]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	693a      	ldr	r2, [r7, #16]
 80066ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	685a      	ldr	r2, [r3, #4]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	697a      	ldr	r2, [r7, #20]
 80066de:	621a      	str	r2, [r3, #32]
}
 80066e0:	bf00      	nop
 80066e2:	371c      	adds	r7, #28
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	40010000 	.word	0x40010000
 80066f0:	40010400 	.word	0x40010400

080066f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b087      	sub	sp, #28
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a1b      	ldr	r3, [r3, #32]
 8006708:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	69db      	ldr	r3, [r3, #28]
 800671a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800672a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	021b      	lsls	r3, r3, #8
 8006732:	68fa      	ldr	r2, [r7, #12]
 8006734:	4313      	orrs	r3, r2
 8006736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800673e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	031b      	lsls	r3, r3, #12
 8006746:	693a      	ldr	r2, [r7, #16]
 8006748:	4313      	orrs	r3, r2
 800674a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	4a12      	ldr	r2, [pc, #72]	@ (8006798 <TIM_OC4_SetConfig+0xa4>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d003      	beq.n	800675c <TIM_OC4_SetConfig+0x68>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a11      	ldr	r2, [pc, #68]	@ (800679c <TIM_OC4_SetConfig+0xa8>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d109      	bne.n	8006770 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006762:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	695b      	ldr	r3, [r3, #20]
 8006768:	019b      	lsls	r3, r3, #6
 800676a:	697a      	ldr	r2, [r7, #20]
 800676c:	4313      	orrs	r3, r2
 800676e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	697a      	ldr	r2, [r7, #20]
 8006774:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	68fa      	ldr	r2, [r7, #12]
 800677a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685a      	ldr	r2, [r3, #4]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	621a      	str	r2, [r3, #32]
}
 800678a:	bf00      	nop
 800678c:	371c      	adds	r7, #28
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	40010000 	.word	0x40010000
 800679c:	40010400 	.word	0x40010400

080067a0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b087      	sub	sp, #28
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	607a      	str	r2, [r7, #4]
 80067ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6a1b      	ldr	r3, [r3, #32]
 80067b8:	f023 0201 	bic.w	r2, r3, #1
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	699b      	ldr	r3, [r3, #24]
 80067c4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	4a28      	ldr	r2, [pc, #160]	@ (800686c <TIM_TI1_SetConfig+0xcc>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d01b      	beq.n	8006806 <TIM_TI1_SetConfig+0x66>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067d4:	d017      	beq.n	8006806 <TIM_TI1_SetConfig+0x66>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	4a25      	ldr	r2, [pc, #148]	@ (8006870 <TIM_TI1_SetConfig+0xd0>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d013      	beq.n	8006806 <TIM_TI1_SetConfig+0x66>
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	4a24      	ldr	r2, [pc, #144]	@ (8006874 <TIM_TI1_SetConfig+0xd4>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d00f      	beq.n	8006806 <TIM_TI1_SetConfig+0x66>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	4a23      	ldr	r2, [pc, #140]	@ (8006878 <TIM_TI1_SetConfig+0xd8>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d00b      	beq.n	8006806 <TIM_TI1_SetConfig+0x66>
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	4a22      	ldr	r2, [pc, #136]	@ (800687c <TIM_TI1_SetConfig+0xdc>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d007      	beq.n	8006806 <TIM_TI1_SetConfig+0x66>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	4a21      	ldr	r2, [pc, #132]	@ (8006880 <TIM_TI1_SetConfig+0xe0>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d003      	beq.n	8006806 <TIM_TI1_SetConfig+0x66>
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	4a20      	ldr	r2, [pc, #128]	@ (8006884 <TIM_TI1_SetConfig+0xe4>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d101      	bne.n	800680a <TIM_TI1_SetConfig+0x6a>
 8006806:	2301      	movs	r3, #1
 8006808:	e000      	b.n	800680c <TIM_TI1_SetConfig+0x6c>
 800680a:	2300      	movs	r3, #0
 800680c:	2b00      	cmp	r3, #0
 800680e:	d008      	beq.n	8006822 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	f023 0303 	bic.w	r3, r3, #3
 8006816:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4313      	orrs	r3, r2
 800681e:	617b      	str	r3, [r7, #20]
 8006820:	e003      	b.n	800682a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	f043 0301 	orr.w	r3, r3, #1
 8006828:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006830:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	011b      	lsls	r3, r3, #4
 8006836:	b2db      	uxtb	r3, r3
 8006838:	697a      	ldr	r2, [r7, #20]
 800683a:	4313      	orrs	r3, r2
 800683c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	f023 030a 	bic.w	r3, r3, #10
 8006844:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	f003 030a 	and.w	r3, r3, #10
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	4313      	orrs	r3, r2
 8006850:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	697a      	ldr	r2, [r7, #20]
 8006856:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	693a      	ldr	r2, [r7, #16]
 800685c:	621a      	str	r2, [r3, #32]
}
 800685e:	bf00      	nop
 8006860:	371c      	adds	r7, #28
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	40010000 	.word	0x40010000
 8006870:	40000400 	.word	0x40000400
 8006874:	40000800 	.word	0x40000800
 8006878:	40000c00 	.word	0x40000c00
 800687c:	40010400 	.word	0x40010400
 8006880:	40014000 	.word	0x40014000
 8006884:	40001800 	.word	0x40001800

08006888 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006888:	b480      	push	{r7}
 800688a:	b087      	sub	sp, #28
 800688c:	af00      	add	r7, sp, #0
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	60b9      	str	r1, [r7, #8]
 8006892:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6a1b      	ldr	r3, [r3, #32]
 8006898:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	f023 0201 	bic.w	r2, r3, #1
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	699b      	ldr	r3, [r3, #24]
 80068aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	011b      	lsls	r3, r3, #4
 80068b8:	693a      	ldr	r2, [r7, #16]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	f023 030a 	bic.w	r3, r3, #10
 80068c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	621a      	str	r2, [r3, #32]
}
 80068da:	bf00      	nop
 80068dc:	371c      	adds	r7, #28
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr

080068e6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80068e6:	b480      	push	{r7}
 80068e8:	b087      	sub	sp, #28
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	60f8      	str	r0, [r7, #12]
 80068ee:	60b9      	str	r1, [r7, #8]
 80068f0:	607a      	str	r2, [r7, #4]
 80068f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6a1b      	ldr	r3, [r3, #32]
 80068f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	f023 0210 	bic.w	r2, r3, #16
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006912:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	021b      	lsls	r3, r3, #8
 8006918:	693a      	ldr	r2, [r7, #16]
 800691a:	4313      	orrs	r3, r2
 800691c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006924:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	031b      	lsls	r3, r3, #12
 800692a:	b29b      	uxth	r3, r3
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	4313      	orrs	r3, r2
 8006930:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006938:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	011b      	lsls	r3, r3, #4
 800693e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006942:	697a      	ldr	r2, [r7, #20]
 8006944:	4313      	orrs	r3, r2
 8006946:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	697a      	ldr	r2, [r7, #20]
 8006952:	621a      	str	r2, [r3, #32]
}
 8006954:	bf00      	nop
 8006956:	371c      	adds	r7, #28
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr

08006960 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006960:	b480      	push	{r7}
 8006962:	b087      	sub	sp, #28
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6a1b      	ldr	r3, [r3, #32]
 8006970:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	f023 0210 	bic.w	r2, r3, #16
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800698a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	031b      	lsls	r3, r3, #12
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	4313      	orrs	r3, r2
 8006994:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800699c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	011b      	lsls	r3, r3, #4
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	693a      	ldr	r2, [r7, #16]
 80069ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	621a      	str	r2, [r3, #32]
}
 80069b4:	bf00      	nop
 80069b6:	371c      	adds	r7, #28
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b087      	sub	sp, #28
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	607a      	str	r2, [r7, #4]
 80069cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6a1b      	ldr	r3, [r3, #32]
 80069d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	69db      	ldr	r3, [r3, #28]
 80069e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	f023 0303 	bic.w	r3, r3, #3
 80069ec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80069ee:	693a      	ldr	r2, [r7, #16]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	011b      	lsls	r3, r3, #4
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	693a      	ldr	r2, [r7, #16]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006a10:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	021b      	lsls	r3, r3, #8
 8006a16:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006a1a:	697a      	ldr	r2, [r7, #20]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	697a      	ldr	r2, [r7, #20]
 8006a2a:	621a      	str	r2, [r3, #32]
}
 8006a2c:	bf00      	nop
 8006a2e:	371c      	adds	r7, #28
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b087      	sub	sp, #28
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
 8006a44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6a1b      	ldr	r3, [r3, #32]
 8006a4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6a1b      	ldr	r3, [r3, #32]
 8006a50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	69db      	ldr	r3, [r3, #28]
 8006a5c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a64:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	021b      	lsls	r3, r3, #8
 8006a6a:	693a      	ldr	r2, [r7, #16]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a76:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	031b      	lsls	r3, r3, #12
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006a8a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	031b      	lsls	r3, r3, #12
 8006a90:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006a94:	697a      	ldr	r2, [r7, #20]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	621a      	str	r2, [r3, #32]
}
 8006aa6:	bf00      	nop
 8006aa8:	371c      	adds	r7, #28
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr

08006ab2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ab2:	b480      	push	{r7}
 8006ab4:	b085      	sub	sp, #20
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
 8006aba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ac8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006aca:	683a      	ldr	r2, [r7, #0]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	f043 0307 	orr.w	r3, r3, #7
 8006ad4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	609a      	str	r2, [r3, #8]
}
 8006adc:	bf00      	nop
 8006ade:	3714      	adds	r7, #20
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b087      	sub	sp, #28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	607a      	str	r2, [r7, #4]
 8006af4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	021a      	lsls	r2, r3, #8
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	431a      	orrs	r2, r3
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	697a      	ldr	r2, [r7, #20]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	609a      	str	r2, [r3, #8]
}
 8006b1c:	bf00      	nop
 8006b1e:	371c      	adds	r7, #28
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b087      	sub	sp, #28
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	f003 031f 	and.w	r3, r3, #31
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6a1a      	ldr	r2, [r3, #32]
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	43db      	mvns	r3, r3
 8006b4a:	401a      	ands	r2, r3
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6a1a      	ldr	r2, [r3, #32]
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	f003 031f 	and.w	r3, r3, #31
 8006b5a:	6879      	ldr	r1, [r7, #4]
 8006b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8006b60:	431a      	orrs	r2, r3
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	621a      	str	r2, [r3, #32]
}
 8006b66:	bf00      	nop
 8006b68:	371c      	adds	r7, #28
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr
	...

08006b74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d101      	bne.n	8006b8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b88:	2302      	movs	r3, #2
 8006b8a:	e05a      	b.n	8006c42 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2202      	movs	r2, #2
 8006b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a21      	ldr	r2, [pc, #132]	@ (8006c50 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d022      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bd8:	d01d      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a1d      	ldr	r2, [pc, #116]	@ (8006c54 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d018      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a1b      	ldr	r2, [pc, #108]	@ (8006c58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d013      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a1a      	ldr	r2, [pc, #104]	@ (8006c5c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d00e      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a18      	ldr	r2, [pc, #96]	@ (8006c60 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d009      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a17      	ldr	r2, [pc, #92]	@ (8006c64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d004      	beq.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a15      	ldr	r2, [pc, #84]	@ (8006c68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d10c      	bne.n	8006c30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	68ba      	ldr	r2, [r7, #8]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3714      	adds	r7, #20
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	40010000 	.word	0x40010000
 8006c54:	40000400 	.word	0x40000400
 8006c58:	40000800 	.word	0x40000800
 8006c5c:	40000c00 	.word	0x40000c00
 8006c60:	40010400 	.word	0x40010400
 8006c64:	40014000 	.word	0x40014000
 8006c68:	40001800 	.word	0x40001800

08006c6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b083      	sub	sp, #12
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr

08006c94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d101      	bne.n	8006ca6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e042      	b.n	8006d2c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d106      	bne.n	8006cc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f7fc fab6 	bl	800322c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2224      	movs	r2, #36	@ 0x24
 8006cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68da      	ldr	r2, [r3, #12]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006cd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f000 f973 	bl	8006fc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	691a      	ldr	r2, [r3, #16]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006cec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	695a      	ldr	r2, [r3, #20]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006cfc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68da      	ldr	r2, [r3, #12]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2220      	movs	r2, #32
 8006d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2220      	movs	r2, #32
 8006d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3708      	adds	r7, #8
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b08a      	sub	sp, #40	@ 0x28
 8006d38:	af02      	add	r7, sp, #8
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	603b      	str	r3, [r7, #0]
 8006d40:	4613      	mov	r3, r2
 8006d42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	2b20      	cmp	r3, #32
 8006d52:	d175      	bne.n	8006e40 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d002      	beq.n	8006d60 <HAL_UART_Transmit+0x2c>
 8006d5a:	88fb      	ldrh	r3, [r7, #6]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d101      	bne.n	8006d64 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e06e      	b.n	8006e42 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2221      	movs	r2, #33	@ 0x21
 8006d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d72:	f7fc fc77 	bl	8003664 <HAL_GetTick>
 8006d76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	88fa      	ldrh	r2, [r7, #6]
 8006d7c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	88fa      	ldrh	r2, [r7, #6]
 8006d82:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d8c:	d108      	bne.n	8006da0 <HAL_UART_Transmit+0x6c>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d104      	bne.n	8006da0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d96:	2300      	movs	r3, #0
 8006d98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	61bb      	str	r3, [r7, #24]
 8006d9e:	e003      	b.n	8006da8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006da4:	2300      	movs	r3, #0
 8006da6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006da8:	e02e      	b.n	8006e08 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	9300      	str	r3, [sp, #0]
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	2200      	movs	r2, #0
 8006db2:	2180      	movs	r1, #128	@ 0x80
 8006db4:	68f8      	ldr	r0, [r7, #12]
 8006db6:	f000 f848 	bl	8006e4a <UART_WaitOnFlagUntilTimeout>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d005      	beq.n	8006dcc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2220      	movs	r2, #32
 8006dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	e03a      	b.n	8006e42 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d10b      	bne.n	8006dea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	881b      	ldrh	r3, [r3, #0]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006de0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	3302      	adds	r3, #2
 8006de6:	61bb      	str	r3, [r7, #24]
 8006de8:	e007      	b.n	8006dfa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	781a      	ldrb	r2, [r3, #0]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	3301      	adds	r3, #1
 8006df8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	3b01      	subs	r3, #1
 8006e02:	b29a      	uxth	r2, r3
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1cb      	bne.n	8006daa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	9300      	str	r3, [sp, #0]
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	2140      	movs	r1, #64	@ 0x40
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f000 f814 	bl	8006e4a <UART_WaitOnFlagUntilTimeout>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d005      	beq.n	8006e34 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2220      	movs	r2, #32
 8006e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006e30:	2303      	movs	r3, #3
 8006e32:	e006      	b.n	8006e42 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2220      	movs	r2, #32
 8006e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	e000      	b.n	8006e42 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006e40:	2302      	movs	r3, #2
  }
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3720      	adds	r7, #32
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b086      	sub	sp, #24
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	60f8      	str	r0, [r7, #12]
 8006e52:	60b9      	str	r1, [r7, #8]
 8006e54:	603b      	str	r3, [r7, #0]
 8006e56:	4613      	mov	r3, r2
 8006e58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e5a:	e03b      	b.n	8006ed4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e5c:	6a3b      	ldr	r3, [r7, #32]
 8006e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e62:	d037      	beq.n	8006ed4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e64:	f7fc fbfe 	bl	8003664 <HAL_GetTick>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	1ad3      	subs	r3, r2, r3
 8006e6e:	6a3a      	ldr	r2, [r7, #32]
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d302      	bcc.n	8006e7a <UART_WaitOnFlagUntilTimeout+0x30>
 8006e74:	6a3b      	ldr	r3, [r7, #32]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d101      	bne.n	8006e7e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e03a      	b.n	8006ef4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	f003 0304 	and.w	r3, r3, #4
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d023      	beq.n	8006ed4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	2b80      	cmp	r3, #128	@ 0x80
 8006e90:	d020      	beq.n	8006ed4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	2b40      	cmp	r3, #64	@ 0x40
 8006e96:	d01d      	beq.n	8006ed4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0308 	and.w	r3, r3, #8
 8006ea2:	2b08      	cmp	r3, #8
 8006ea4:	d116      	bne.n	8006ed4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	617b      	str	r3, [r7, #20]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	617b      	str	r3, [r7, #20]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	617b      	str	r3, [r7, #20]
 8006eba:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f000 f81d 	bl	8006efc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2208      	movs	r2, #8
 8006ec6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	e00f      	b.n	8006ef4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	4013      	ands	r3, r2
 8006ede:	68ba      	ldr	r2, [r7, #8]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	bf0c      	ite	eq
 8006ee4:	2301      	moveq	r3, #1
 8006ee6:	2300      	movne	r3, #0
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	461a      	mov	r2, r3
 8006eec:	79fb      	ldrb	r3, [r7, #7]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d0b4      	beq.n	8006e5c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ef2:	2300      	movs	r3, #0
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3718      	adds	r7, #24
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b095      	sub	sp, #84	@ 0x54
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	330c      	adds	r3, #12
 8006f0a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f0e:	e853 3f00 	ldrex	r3, [r3]
 8006f12:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	330c      	adds	r3, #12
 8006f22:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f24:	643a      	str	r2, [r7, #64]	@ 0x40
 8006f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f28:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f2a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f2c:	e841 2300 	strex	r3, r2, [r1]
 8006f30:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1e5      	bne.n	8006f04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	3314      	adds	r3, #20
 8006f3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f40:	6a3b      	ldr	r3, [r7, #32]
 8006f42:	e853 3f00 	ldrex	r3, [r3]
 8006f46:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	f023 0301 	bic.w	r3, r3, #1
 8006f4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	3314      	adds	r3, #20
 8006f56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f60:	e841 2300 	strex	r3, r2, [r1]
 8006f64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d1e5      	bne.n	8006f38 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d119      	bne.n	8006fa8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	330c      	adds	r3, #12
 8006f7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	e853 3f00 	ldrex	r3, [r3]
 8006f82:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	f023 0310 	bic.w	r3, r3, #16
 8006f8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	330c      	adds	r3, #12
 8006f92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f94:	61ba      	str	r2, [r7, #24]
 8006f96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f98:	6979      	ldr	r1, [r7, #20]
 8006f9a:	69ba      	ldr	r2, [r7, #24]
 8006f9c:	e841 2300 	strex	r3, r2, [r1]
 8006fa0:	613b      	str	r3, [r7, #16]
   return(result);
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d1e5      	bne.n	8006f74 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2220      	movs	r2, #32
 8006fac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006fb6:	bf00      	nop
 8006fb8:	3754      	adds	r7, #84	@ 0x54
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc0:	4770      	bx	lr
	...

08006fc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fc8:	b0c0      	sub	sp, #256	@ 0x100
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	691b      	ldr	r3, [r3, #16]
 8006fd8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe0:	68d9      	ldr	r1, [r3, #12]
 8006fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	ea40 0301 	orr.w	r3, r0, r1
 8006fec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ff2:	689a      	ldr	r2, [r3, #8]
 8006ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	431a      	orrs	r2, r3
 8006ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007000:	695b      	ldr	r3, [r3, #20]
 8007002:	431a      	orrs	r2, r3
 8007004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007008:	69db      	ldr	r3, [r3, #28]
 800700a:	4313      	orrs	r3, r2
 800700c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800701c:	f021 010c 	bic.w	r1, r1, #12
 8007020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800702a:	430b      	orrs	r3, r1
 800702c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800702e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	695b      	ldr	r3, [r3, #20]
 8007036:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800703a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800703e:	6999      	ldr	r1, [r3, #24]
 8007040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	ea40 0301 	orr.w	r3, r0, r1
 800704a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800704c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	4b8f      	ldr	r3, [pc, #572]	@ (8007290 <UART_SetConfig+0x2cc>)
 8007054:	429a      	cmp	r2, r3
 8007056:	d005      	beq.n	8007064 <UART_SetConfig+0xa0>
 8007058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	4b8d      	ldr	r3, [pc, #564]	@ (8007294 <UART_SetConfig+0x2d0>)
 8007060:	429a      	cmp	r2, r3
 8007062:	d104      	bne.n	800706e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007064:	f7fe fa5e 	bl	8005524 <HAL_RCC_GetPCLK2Freq>
 8007068:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800706c:	e003      	b.n	8007076 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800706e:	f7fe fa45 	bl	80054fc <HAL_RCC_GetPCLK1Freq>
 8007072:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707a:	69db      	ldr	r3, [r3, #28]
 800707c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007080:	f040 810c 	bne.w	800729c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007084:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007088:	2200      	movs	r2, #0
 800708a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800708e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007092:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007096:	4622      	mov	r2, r4
 8007098:	462b      	mov	r3, r5
 800709a:	1891      	adds	r1, r2, r2
 800709c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800709e:	415b      	adcs	r3, r3
 80070a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80070a6:	4621      	mov	r1, r4
 80070a8:	eb12 0801 	adds.w	r8, r2, r1
 80070ac:	4629      	mov	r1, r5
 80070ae:	eb43 0901 	adc.w	r9, r3, r1
 80070b2:	f04f 0200 	mov.w	r2, #0
 80070b6:	f04f 0300 	mov.w	r3, #0
 80070ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070c6:	4690      	mov	r8, r2
 80070c8:	4699      	mov	r9, r3
 80070ca:	4623      	mov	r3, r4
 80070cc:	eb18 0303 	adds.w	r3, r8, r3
 80070d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80070d4:	462b      	mov	r3, r5
 80070d6:	eb49 0303 	adc.w	r3, r9, r3
 80070da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80070de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80070ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80070ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80070f2:	460b      	mov	r3, r1
 80070f4:	18db      	adds	r3, r3, r3
 80070f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80070f8:	4613      	mov	r3, r2
 80070fa:	eb42 0303 	adc.w	r3, r2, r3
 80070fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8007100:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007104:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007108:	f7f9 fdbe 	bl	8000c88 <__aeabi_uldivmod>
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	4b61      	ldr	r3, [pc, #388]	@ (8007298 <UART_SetConfig+0x2d4>)
 8007112:	fba3 2302 	umull	r2, r3, r3, r2
 8007116:	095b      	lsrs	r3, r3, #5
 8007118:	011c      	lsls	r4, r3, #4
 800711a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800711e:	2200      	movs	r2, #0
 8007120:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007124:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007128:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800712c:	4642      	mov	r2, r8
 800712e:	464b      	mov	r3, r9
 8007130:	1891      	adds	r1, r2, r2
 8007132:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007134:	415b      	adcs	r3, r3
 8007136:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007138:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800713c:	4641      	mov	r1, r8
 800713e:	eb12 0a01 	adds.w	sl, r2, r1
 8007142:	4649      	mov	r1, r9
 8007144:	eb43 0b01 	adc.w	fp, r3, r1
 8007148:	f04f 0200 	mov.w	r2, #0
 800714c:	f04f 0300 	mov.w	r3, #0
 8007150:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007154:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007158:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800715c:	4692      	mov	sl, r2
 800715e:	469b      	mov	fp, r3
 8007160:	4643      	mov	r3, r8
 8007162:	eb1a 0303 	adds.w	r3, sl, r3
 8007166:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800716a:	464b      	mov	r3, r9
 800716c:	eb4b 0303 	adc.w	r3, fp, r3
 8007170:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007180:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007184:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007188:	460b      	mov	r3, r1
 800718a:	18db      	adds	r3, r3, r3
 800718c:	643b      	str	r3, [r7, #64]	@ 0x40
 800718e:	4613      	mov	r3, r2
 8007190:	eb42 0303 	adc.w	r3, r2, r3
 8007194:	647b      	str	r3, [r7, #68]	@ 0x44
 8007196:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800719a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800719e:	f7f9 fd73 	bl	8000c88 <__aeabi_uldivmod>
 80071a2:	4602      	mov	r2, r0
 80071a4:	460b      	mov	r3, r1
 80071a6:	4611      	mov	r1, r2
 80071a8:	4b3b      	ldr	r3, [pc, #236]	@ (8007298 <UART_SetConfig+0x2d4>)
 80071aa:	fba3 2301 	umull	r2, r3, r3, r1
 80071ae:	095b      	lsrs	r3, r3, #5
 80071b0:	2264      	movs	r2, #100	@ 0x64
 80071b2:	fb02 f303 	mul.w	r3, r2, r3
 80071b6:	1acb      	subs	r3, r1, r3
 80071b8:	00db      	lsls	r3, r3, #3
 80071ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80071be:	4b36      	ldr	r3, [pc, #216]	@ (8007298 <UART_SetConfig+0x2d4>)
 80071c0:	fba3 2302 	umull	r2, r3, r3, r2
 80071c4:	095b      	lsrs	r3, r3, #5
 80071c6:	005b      	lsls	r3, r3, #1
 80071c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80071cc:	441c      	add	r4, r3
 80071ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071d2:	2200      	movs	r2, #0
 80071d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80071dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80071e0:	4642      	mov	r2, r8
 80071e2:	464b      	mov	r3, r9
 80071e4:	1891      	adds	r1, r2, r2
 80071e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80071e8:	415b      	adcs	r3, r3
 80071ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80071f0:	4641      	mov	r1, r8
 80071f2:	1851      	adds	r1, r2, r1
 80071f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80071f6:	4649      	mov	r1, r9
 80071f8:	414b      	adcs	r3, r1
 80071fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80071fc:	f04f 0200 	mov.w	r2, #0
 8007200:	f04f 0300 	mov.w	r3, #0
 8007204:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007208:	4659      	mov	r1, fp
 800720a:	00cb      	lsls	r3, r1, #3
 800720c:	4651      	mov	r1, sl
 800720e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007212:	4651      	mov	r1, sl
 8007214:	00ca      	lsls	r2, r1, #3
 8007216:	4610      	mov	r0, r2
 8007218:	4619      	mov	r1, r3
 800721a:	4603      	mov	r3, r0
 800721c:	4642      	mov	r2, r8
 800721e:	189b      	adds	r3, r3, r2
 8007220:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007224:	464b      	mov	r3, r9
 8007226:	460a      	mov	r2, r1
 8007228:	eb42 0303 	adc.w	r3, r2, r3
 800722c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800723c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007240:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007244:	460b      	mov	r3, r1
 8007246:	18db      	adds	r3, r3, r3
 8007248:	62bb      	str	r3, [r7, #40]	@ 0x28
 800724a:	4613      	mov	r3, r2
 800724c:	eb42 0303 	adc.w	r3, r2, r3
 8007250:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007252:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007256:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800725a:	f7f9 fd15 	bl	8000c88 <__aeabi_uldivmod>
 800725e:	4602      	mov	r2, r0
 8007260:	460b      	mov	r3, r1
 8007262:	4b0d      	ldr	r3, [pc, #52]	@ (8007298 <UART_SetConfig+0x2d4>)
 8007264:	fba3 1302 	umull	r1, r3, r3, r2
 8007268:	095b      	lsrs	r3, r3, #5
 800726a:	2164      	movs	r1, #100	@ 0x64
 800726c:	fb01 f303 	mul.w	r3, r1, r3
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	00db      	lsls	r3, r3, #3
 8007274:	3332      	adds	r3, #50	@ 0x32
 8007276:	4a08      	ldr	r2, [pc, #32]	@ (8007298 <UART_SetConfig+0x2d4>)
 8007278:	fba2 2303 	umull	r2, r3, r2, r3
 800727c:	095b      	lsrs	r3, r3, #5
 800727e:	f003 0207 	and.w	r2, r3, #7
 8007282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4422      	add	r2, r4
 800728a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800728c:	e106      	b.n	800749c <UART_SetConfig+0x4d8>
 800728e:	bf00      	nop
 8007290:	40011000 	.word	0x40011000
 8007294:	40011400 	.word	0x40011400
 8007298:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800729c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072a0:	2200      	movs	r2, #0
 80072a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80072a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80072aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80072ae:	4642      	mov	r2, r8
 80072b0:	464b      	mov	r3, r9
 80072b2:	1891      	adds	r1, r2, r2
 80072b4:	6239      	str	r1, [r7, #32]
 80072b6:	415b      	adcs	r3, r3
 80072b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80072ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072be:	4641      	mov	r1, r8
 80072c0:	1854      	adds	r4, r2, r1
 80072c2:	4649      	mov	r1, r9
 80072c4:	eb43 0501 	adc.w	r5, r3, r1
 80072c8:	f04f 0200 	mov.w	r2, #0
 80072cc:	f04f 0300 	mov.w	r3, #0
 80072d0:	00eb      	lsls	r3, r5, #3
 80072d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072d6:	00e2      	lsls	r2, r4, #3
 80072d8:	4614      	mov	r4, r2
 80072da:	461d      	mov	r5, r3
 80072dc:	4643      	mov	r3, r8
 80072de:	18e3      	adds	r3, r4, r3
 80072e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80072e4:	464b      	mov	r3, r9
 80072e6:	eb45 0303 	adc.w	r3, r5, r3
 80072ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80072ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80072fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80072fe:	f04f 0200 	mov.w	r2, #0
 8007302:	f04f 0300 	mov.w	r3, #0
 8007306:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800730a:	4629      	mov	r1, r5
 800730c:	008b      	lsls	r3, r1, #2
 800730e:	4621      	mov	r1, r4
 8007310:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007314:	4621      	mov	r1, r4
 8007316:	008a      	lsls	r2, r1, #2
 8007318:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800731c:	f7f9 fcb4 	bl	8000c88 <__aeabi_uldivmod>
 8007320:	4602      	mov	r2, r0
 8007322:	460b      	mov	r3, r1
 8007324:	4b60      	ldr	r3, [pc, #384]	@ (80074a8 <UART_SetConfig+0x4e4>)
 8007326:	fba3 2302 	umull	r2, r3, r3, r2
 800732a:	095b      	lsrs	r3, r3, #5
 800732c:	011c      	lsls	r4, r3, #4
 800732e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007332:	2200      	movs	r2, #0
 8007334:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007338:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800733c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007340:	4642      	mov	r2, r8
 8007342:	464b      	mov	r3, r9
 8007344:	1891      	adds	r1, r2, r2
 8007346:	61b9      	str	r1, [r7, #24]
 8007348:	415b      	adcs	r3, r3
 800734a:	61fb      	str	r3, [r7, #28]
 800734c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007350:	4641      	mov	r1, r8
 8007352:	1851      	adds	r1, r2, r1
 8007354:	6139      	str	r1, [r7, #16]
 8007356:	4649      	mov	r1, r9
 8007358:	414b      	adcs	r3, r1
 800735a:	617b      	str	r3, [r7, #20]
 800735c:	f04f 0200 	mov.w	r2, #0
 8007360:	f04f 0300 	mov.w	r3, #0
 8007364:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007368:	4659      	mov	r1, fp
 800736a:	00cb      	lsls	r3, r1, #3
 800736c:	4651      	mov	r1, sl
 800736e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007372:	4651      	mov	r1, sl
 8007374:	00ca      	lsls	r2, r1, #3
 8007376:	4610      	mov	r0, r2
 8007378:	4619      	mov	r1, r3
 800737a:	4603      	mov	r3, r0
 800737c:	4642      	mov	r2, r8
 800737e:	189b      	adds	r3, r3, r2
 8007380:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007384:	464b      	mov	r3, r9
 8007386:	460a      	mov	r2, r1
 8007388:	eb42 0303 	adc.w	r3, r2, r3
 800738c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	67bb      	str	r3, [r7, #120]	@ 0x78
 800739a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800739c:	f04f 0200 	mov.w	r2, #0
 80073a0:	f04f 0300 	mov.w	r3, #0
 80073a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80073a8:	4649      	mov	r1, r9
 80073aa:	008b      	lsls	r3, r1, #2
 80073ac:	4641      	mov	r1, r8
 80073ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073b2:	4641      	mov	r1, r8
 80073b4:	008a      	lsls	r2, r1, #2
 80073b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80073ba:	f7f9 fc65 	bl	8000c88 <__aeabi_uldivmod>
 80073be:	4602      	mov	r2, r0
 80073c0:	460b      	mov	r3, r1
 80073c2:	4611      	mov	r1, r2
 80073c4:	4b38      	ldr	r3, [pc, #224]	@ (80074a8 <UART_SetConfig+0x4e4>)
 80073c6:	fba3 2301 	umull	r2, r3, r3, r1
 80073ca:	095b      	lsrs	r3, r3, #5
 80073cc:	2264      	movs	r2, #100	@ 0x64
 80073ce:	fb02 f303 	mul.w	r3, r2, r3
 80073d2:	1acb      	subs	r3, r1, r3
 80073d4:	011b      	lsls	r3, r3, #4
 80073d6:	3332      	adds	r3, #50	@ 0x32
 80073d8:	4a33      	ldr	r2, [pc, #204]	@ (80074a8 <UART_SetConfig+0x4e4>)
 80073da:	fba2 2303 	umull	r2, r3, r2, r3
 80073de:	095b      	lsrs	r3, r3, #5
 80073e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80073e4:	441c      	add	r4, r3
 80073e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073ea:	2200      	movs	r2, #0
 80073ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80073ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80073f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80073f4:	4642      	mov	r2, r8
 80073f6:	464b      	mov	r3, r9
 80073f8:	1891      	adds	r1, r2, r2
 80073fa:	60b9      	str	r1, [r7, #8]
 80073fc:	415b      	adcs	r3, r3
 80073fe:	60fb      	str	r3, [r7, #12]
 8007400:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007404:	4641      	mov	r1, r8
 8007406:	1851      	adds	r1, r2, r1
 8007408:	6039      	str	r1, [r7, #0]
 800740a:	4649      	mov	r1, r9
 800740c:	414b      	adcs	r3, r1
 800740e:	607b      	str	r3, [r7, #4]
 8007410:	f04f 0200 	mov.w	r2, #0
 8007414:	f04f 0300 	mov.w	r3, #0
 8007418:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800741c:	4659      	mov	r1, fp
 800741e:	00cb      	lsls	r3, r1, #3
 8007420:	4651      	mov	r1, sl
 8007422:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007426:	4651      	mov	r1, sl
 8007428:	00ca      	lsls	r2, r1, #3
 800742a:	4610      	mov	r0, r2
 800742c:	4619      	mov	r1, r3
 800742e:	4603      	mov	r3, r0
 8007430:	4642      	mov	r2, r8
 8007432:	189b      	adds	r3, r3, r2
 8007434:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007436:	464b      	mov	r3, r9
 8007438:	460a      	mov	r2, r1
 800743a:	eb42 0303 	adc.w	r3, r2, r3
 800743e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	663b      	str	r3, [r7, #96]	@ 0x60
 800744a:	667a      	str	r2, [r7, #100]	@ 0x64
 800744c:	f04f 0200 	mov.w	r2, #0
 8007450:	f04f 0300 	mov.w	r3, #0
 8007454:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007458:	4649      	mov	r1, r9
 800745a:	008b      	lsls	r3, r1, #2
 800745c:	4641      	mov	r1, r8
 800745e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007462:	4641      	mov	r1, r8
 8007464:	008a      	lsls	r2, r1, #2
 8007466:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800746a:	f7f9 fc0d 	bl	8000c88 <__aeabi_uldivmod>
 800746e:	4602      	mov	r2, r0
 8007470:	460b      	mov	r3, r1
 8007472:	4b0d      	ldr	r3, [pc, #52]	@ (80074a8 <UART_SetConfig+0x4e4>)
 8007474:	fba3 1302 	umull	r1, r3, r3, r2
 8007478:	095b      	lsrs	r3, r3, #5
 800747a:	2164      	movs	r1, #100	@ 0x64
 800747c:	fb01 f303 	mul.w	r3, r1, r3
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	011b      	lsls	r3, r3, #4
 8007484:	3332      	adds	r3, #50	@ 0x32
 8007486:	4a08      	ldr	r2, [pc, #32]	@ (80074a8 <UART_SetConfig+0x4e4>)
 8007488:	fba2 2303 	umull	r2, r3, r2, r3
 800748c:	095b      	lsrs	r3, r3, #5
 800748e:	f003 020f 	and.w	r2, r3, #15
 8007492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4422      	add	r2, r4
 800749a:	609a      	str	r2, [r3, #8]
}
 800749c:	bf00      	nop
 800749e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80074a2:	46bd      	mov	sp, r7
 80074a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074a8:	51eb851f 	.word	0x51eb851f

080074ac <__cvt>:
 80074ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074b0:	ec57 6b10 	vmov	r6, r7, d0
 80074b4:	2f00      	cmp	r7, #0
 80074b6:	460c      	mov	r4, r1
 80074b8:	4619      	mov	r1, r3
 80074ba:	463b      	mov	r3, r7
 80074bc:	bfbb      	ittet	lt
 80074be:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80074c2:	461f      	movlt	r7, r3
 80074c4:	2300      	movge	r3, #0
 80074c6:	232d      	movlt	r3, #45	@ 0x2d
 80074c8:	700b      	strb	r3, [r1, #0]
 80074ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074cc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80074d0:	4691      	mov	r9, r2
 80074d2:	f023 0820 	bic.w	r8, r3, #32
 80074d6:	bfbc      	itt	lt
 80074d8:	4632      	movlt	r2, r6
 80074da:	4616      	movlt	r6, r2
 80074dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80074e0:	d005      	beq.n	80074ee <__cvt+0x42>
 80074e2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80074e6:	d100      	bne.n	80074ea <__cvt+0x3e>
 80074e8:	3401      	adds	r4, #1
 80074ea:	2102      	movs	r1, #2
 80074ec:	e000      	b.n	80074f0 <__cvt+0x44>
 80074ee:	2103      	movs	r1, #3
 80074f0:	ab03      	add	r3, sp, #12
 80074f2:	9301      	str	r3, [sp, #4]
 80074f4:	ab02      	add	r3, sp, #8
 80074f6:	9300      	str	r3, [sp, #0]
 80074f8:	ec47 6b10 	vmov	d0, r6, r7
 80074fc:	4653      	mov	r3, sl
 80074fe:	4622      	mov	r2, r4
 8007500:	f001 f982 	bl	8008808 <_dtoa_r>
 8007504:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007508:	4605      	mov	r5, r0
 800750a:	d119      	bne.n	8007540 <__cvt+0x94>
 800750c:	f019 0f01 	tst.w	r9, #1
 8007510:	d00e      	beq.n	8007530 <__cvt+0x84>
 8007512:	eb00 0904 	add.w	r9, r0, r4
 8007516:	2200      	movs	r2, #0
 8007518:	2300      	movs	r3, #0
 800751a:	4630      	mov	r0, r6
 800751c:	4639      	mov	r1, r7
 800751e:	f7f9 fad3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007522:	b108      	cbz	r0, 8007528 <__cvt+0x7c>
 8007524:	f8cd 900c 	str.w	r9, [sp, #12]
 8007528:	2230      	movs	r2, #48	@ 0x30
 800752a:	9b03      	ldr	r3, [sp, #12]
 800752c:	454b      	cmp	r3, r9
 800752e:	d31e      	bcc.n	800756e <__cvt+0xc2>
 8007530:	9b03      	ldr	r3, [sp, #12]
 8007532:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007534:	1b5b      	subs	r3, r3, r5
 8007536:	4628      	mov	r0, r5
 8007538:	6013      	str	r3, [r2, #0]
 800753a:	b004      	add	sp, #16
 800753c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007540:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007544:	eb00 0904 	add.w	r9, r0, r4
 8007548:	d1e5      	bne.n	8007516 <__cvt+0x6a>
 800754a:	7803      	ldrb	r3, [r0, #0]
 800754c:	2b30      	cmp	r3, #48	@ 0x30
 800754e:	d10a      	bne.n	8007566 <__cvt+0xba>
 8007550:	2200      	movs	r2, #0
 8007552:	2300      	movs	r3, #0
 8007554:	4630      	mov	r0, r6
 8007556:	4639      	mov	r1, r7
 8007558:	f7f9 fab6 	bl	8000ac8 <__aeabi_dcmpeq>
 800755c:	b918      	cbnz	r0, 8007566 <__cvt+0xba>
 800755e:	f1c4 0401 	rsb	r4, r4, #1
 8007562:	f8ca 4000 	str.w	r4, [sl]
 8007566:	f8da 3000 	ldr.w	r3, [sl]
 800756a:	4499      	add	r9, r3
 800756c:	e7d3      	b.n	8007516 <__cvt+0x6a>
 800756e:	1c59      	adds	r1, r3, #1
 8007570:	9103      	str	r1, [sp, #12]
 8007572:	701a      	strb	r2, [r3, #0]
 8007574:	e7d9      	b.n	800752a <__cvt+0x7e>

08007576 <__exponent>:
 8007576:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007578:	2900      	cmp	r1, #0
 800757a:	bfba      	itte	lt
 800757c:	4249      	neglt	r1, r1
 800757e:	232d      	movlt	r3, #45	@ 0x2d
 8007580:	232b      	movge	r3, #43	@ 0x2b
 8007582:	2909      	cmp	r1, #9
 8007584:	7002      	strb	r2, [r0, #0]
 8007586:	7043      	strb	r3, [r0, #1]
 8007588:	dd29      	ble.n	80075de <__exponent+0x68>
 800758a:	f10d 0307 	add.w	r3, sp, #7
 800758e:	461d      	mov	r5, r3
 8007590:	270a      	movs	r7, #10
 8007592:	461a      	mov	r2, r3
 8007594:	fbb1 f6f7 	udiv	r6, r1, r7
 8007598:	fb07 1416 	mls	r4, r7, r6, r1
 800759c:	3430      	adds	r4, #48	@ 0x30
 800759e:	f802 4c01 	strb.w	r4, [r2, #-1]
 80075a2:	460c      	mov	r4, r1
 80075a4:	2c63      	cmp	r4, #99	@ 0x63
 80075a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80075aa:	4631      	mov	r1, r6
 80075ac:	dcf1      	bgt.n	8007592 <__exponent+0x1c>
 80075ae:	3130      	adds	r1, #48	@ 0x30
 80075b0:	1e94      	subs	r4, r2, #2
 80075b2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80075b6:	1c41      	adds	r1, r0, #1
 80075b8:	4623      	mov	r3, r4
 80075ba:	42ab      	cmp	r3, r5
 80075bc:	d30a      	bcc.n	80075d4 <__exponent+0x5e>
 80075be:	f10d 0309 	add.w	r3, sp, #9
 80075c2:	1a9b      	subs	r3, r3, r2
 80075c4:	42ac      	cmp	r4, r5
 80075c6:	bf88      	it	hi
 80075c8:	2300      	movhi	r3, #0
 80075ca:	3302      	adds	r3, #2
 80075cc:	4403      	add	r3, r0
 80075ce:	1a18      	subs	r0, r3, r0
 80075d0:	b003      	add	sp, #12
 80075d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075d4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80075d8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80075dc:	e7ed      	b.n	80075ba <__exponent+0x44>
 80075de:	2330      	movs	r3, #48	@ 0x30
 80075e0:	3130      	adds	r1, #48	@ 0x30
 80075e2:	7083      	strb	r3, [r0, #2]
 80075e4:	70c1      	strb	r1, [r0, #3]
 80075e6:	1d03      	adds	r3, r0, #4
 80075e8:	e7f1      	b.n	80075ce <__exponent+0x58>
	...

080075ec <_printf_float>:
 80075ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f0:	b08d      	sub	sp, #52	@ 0x34
 80075f2:	460c      	mov	r4, r1
 80075f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80075f8:	4616      	mov	r6, r2
 80075fa:	461f      	mov	r7, r3
 80075fc:	4605      	mov	r5, r0
 80075fe:	f000 ffed 	bl	80085dc <_localeconv_r>
 8007602:	6803      	ldr	r3, [r0, #0]
 8007604:	9304      	str	r3, [sp, #16]
 8007606:	4618      	mov	r0, r3
 8007608:	f7f8 fe32 	bl	8000270 <strlen>
 800760c:	2300      	movs	r3, #0
 800760e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007610:	f8d8 3000 	ldr.w	r3, [r8]
 8007614:	9005      	str	r0, [sp, #20]
 8007616:	3307      	adds	r3, #7
 8007618:	f023 0307 	bic.w	r3, r3, #7
 800761c:	f103 0208 	add.w	r2, r3, #8
 8007620:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007624:	f8d4 b000 	ldr.w	fp, [r4]
 8007628:	f8c8 2000 	str.w	r2, [r8]
 800762c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007630:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007634:	9307      	str	r3, [sp, #28]
 8007636:	f8cd 8018 	str.w	r8, [sp, #24]
 800763a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800763e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007642:	4b9c      	ldr	r3, [pc, #624]	@ (80078b4 <_printf_float+0x2c8>)
 8007644:	f04f 32ff 	mov.w	r2, #4294967295
 8007648:	f7f9 fa70 	bl	8000b2c <__aeabi_dcmpun>
 800764c:	bb70      	cbnz	r0, 80076ac <_printf_float+0xc0>
 800764e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007652:	4b98      	ldr	r3, [pc, #608]	@ (80078b4 <_printf_float+0x2c8>)
 8007654:	f04f 32ff 	mov.w	r2, #4294967295
 8007658:	f7f9 fa4a 	bl	8000af0 <__aeabi_dcmple>
 800765c:	bb30      	cbnz	r0, 80076ac <_printf_float+0xc0>
 800765e:	2200      	movs	r2, #0
 8007660:	2300      	movs	r3, #0
 8007662:	4640      	mov	r0, r8
 8007664:	4649      	mov	r1, r9
 8007666:	f7f9 fa39 	bl	8000adc <__aeabi_dcmplt>
 800766a:	b110      	cbz	r0, 8007672 <_printf_float+0x86>
 800766c:	232d      	movs	r3, #45	@ 0x2d
 800766e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007672:	4a91      	ldr	r2, [pc, #580]	@ (80078b8 <_printf_float+0x2cc>)
 8007674:	4b91      	ldr	r3, [pc, #580]	@ (80078bc <_printf_float+0x2d0>)
 8007676:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800767a:	bf8c      	ite	hi
 800767c:	4690      	movhi	r8, r2
 800767e:	4698      	movls	r8, r3
 8007680:	2303      	movs	r3, #3
 8007682:	6123      	str	r3, [r4, #16]
 8007684:	f02b 0304 	bic.w	r3, fp, #4
 8007688:	6023      	str	r3, [r4, #0]
 800768a:	f04f 0900 	mov.w	r9, #0
 800768e:	9700      	str	r7, [sp, #0]
 8007690:	4633      	mov	r3, r6
 8007692:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007694:	4621      	mov	r1, r4
 8007696:	4628      	mov	r0, r5
 8007698:	f000 f9d2 	bl	8007a40 <_printf_common>
 800769c:	3001      	adds	r0, #1
 800769e:	f040 808d 	bne.w	80077bc <_printf_float+0x1d0>
 80076a2:	f04f 30ff 	mov.w	r0, #4294967295
 80076a6:	b00d      	add	sp, #52	@ 0x34
 80076a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ac:	4642      	mov	r2, r8
 80076ae:	464b      	mov	r3, r9
 80076b0:	4640      	mov	r0, r8
 80076b2:	4649      	mov	r1, r9
 80076b4:	f7f9 fa3a 	bl	8000b2c <__aeabi_dcmpun>
 80076b8:	b140      	cbz	r0, 80076cc <_printf_float+0xe0>
 80076ba:	464b      	mov	r3, r9
 80076bc:	2b00      	cmp	r3, #0
 80076be:	bfbc      	itt	lt
 80076c0:	232d      	movlt	r3, #45	@ 0x2d
 80076c2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80076c6:	4a7e      	ldr	r2, [pc, #504]	@ (80078c0 <_printf_float+0x2d4>)
 80076c8:	4b7e      	ldr	r3, [pc, #504]	@ (80078c4 <_printf_float+0x2d8>)
 80076ca:	e7d4      	b.n	8007676 <_printf_float+0x8a>
 80076cc:	6863      	ldr	r3, [r4, #4]
 80076ce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80076d2:	9206      	str	r2, [sp, #24]
 80076d4:	1c5a      	adds	r2, r3, #1
 80076d6:	d13b      	bne.n	8007750 <_printf_float+0x164>
 80076d8:	2306      	movs	r3, #6
 80076da:	6063      	str	r3, [r4, #4]
 80076dc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80076e0:	2300      	movs	r3, #0
 80076e2:	6022      	str	r2, [r4, #0]
 80076e4:	9303      	str	r3, [sp, #12]
 80076e6:	ab0a      	add	r3, sp, #40	@ 0x28
 80076e8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80076ec:	ab09      	add	r3, sp, #36	@ 0x24
 80076ee:	9300      	str	r3, [sp, #0]
 80076f0:	6861      	ldr	r1, [r4, #4]
 80076f2:	ec49 8b10 	vmov	d0, r8, r9
 80076f6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80076fa:	4628      	mov	r0, r5
 80076fc:	f7ff fed6 	bl	80074ac <__cvt>
 8007700:	9b06      	ldr	r3, [sp, #24]
 8007702:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007704:	2b47      	cmp	r3, #71	@ 0x47
 8007706:	4680      	mov	r8, r0
 8007708:	d129      	bne.n	800775e <_printf_float+0x172>
 800770a:	1cc8      	adds	r0, r1, #3
 800770c:	db02      	blt.n	8007714 <_printf_float+0x128>
 800770e:	6863      	ldr	r3, [r4, #4]
 8007710:	4299      	cmp	r1, r3
 8007712:	dd41      	ble.n	8007798 <_printf_float+0x1ac>
 8007714:	f1aa 0a02 	sub.w	sl, sl, #2
 8007718:	fa5f fa8a 	uxtb.w	sl, sl
 800771c:	3901      	subs	r1, #1
 800771e:	4652      	mov	r2, sl
 8007720:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007724:	9109      	str	r1, [sp, #36]	@ 0x24
 8007726:	f7ff ff26 	bl	8007576 <__exponent>
 800772a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800772c:	1813      	adds	r3, r2, r0
 800772e:	2a01      	cmp	r2, #1
 8007730:	4681      	mov	r9, r0
 8007732:	6123      	str	r3, [r4, #16]
 8007734:	dc02      	bgt.n	800773c <_printf_float+0x150>
 8007736:	6822      	ldr	r2, [r4, #0]
 8007738:	07d2      	lsls	r2, r2, #31
 800773a:	d501      	bpl.n	8007740 <_printf_float+0x154>
 800773c:	3301      	adds	r3, #1
 800773e:	6123      	str	r3, [r4, #16]
 8007740:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007744:	2b00      	cmp	r3, #0
 8007746:	d0a2      	beq.n	800768e <_printf_float+0xa2>
 8007748:	232d      	movs	r3, #45	@ 0x2d
 800774a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800774e:	e79e      	b.n	800768e <_printf_float+0xa2>
 8007750:	9a06      	ldr	r2, [sp, #24]
 8007752:	2a47      	cmp	r2, #71	@ 0x47
 8007754:	d1c2      	bne.n	80076dc <_printf_float+0xf0>
 8007756:	2b00      	cmp	r3, #0
 8007758:	d1c0      	bne.n	80076dc <_printf_float+0xf0>
 800775a:	2301      	movs	r3, #1
 800775c:	e7bd      	b.n	80076da <_printf_float+0xee>
 800775e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007762:	d9db      	bls.n	800771c <_printf_float+0x130>
 8007764:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007768:	d118      	bne.n	800779c <_printf_float+0x1b0>
 800776a:	2900      	cmp	r1, #0
 800776c:	6863      	ldr	r3, [r4, #4]
 800776e:	dd0b      	ble.n	8007788 <_printf_float+0x19c>
 8007770:	6121      	str	r1, [r4, #16]
 8007772:	b913      	cbnz	r3, 800777a <_printf_float+0x18e>
 8007774:	6822      	ldr	r2, [r4, #0]
 8007776:	07d0      	lsls	r0, r2, #31
 8007778:	d502      	bpl.n	8007780 <_printf_float+0x194>
 800777a:	3301      	adds	r3, #1
 800777c:	440b      	add	r3, r1
 800777e:	6123      	str	r3, [r4, #16]
 8007780:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007782:	f04f 0900 	mov.w	r9, #0
 8007786:	e7db      	b.n	8007740 <_printf_float+0x154>
 8007788:	b913      	cbnz	r3, 8007790 <_printf_float+0x1a4>
 800778a:	6822      	ldr	r2, [r4, #0]
 800778c:	07d2      	lsls	r2, r2, #31
 800778e:	d501      	bpl.n	8007794 <_printf_float+0x1a8>
 8007790:	3302      	adds	r3, #2
 8007792:	e7f4      	b.n	800777e <_printf_float+0x192>
 8007794:	2301      	movs	r3, #1
 8007796:	e7f2      	b.n	800777e <_printf_float+0x192>
 8007798:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800779c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800779e:	4299      	cmp	r1, r3
 80077a0:	db05      	blt.n	80077ae <_printf_float+0x1c2>
 80077a2:	6823      	ldr	r3, [r4, #0]
 80077a4:	6121      	str	r1, [r4, #16]
 80077a6:	07d8      	lsls	r0, r3, #31
 80077a8:	d5ea      	bpl.n	8007780 <_printf_float+0x194>
 80077aa:	1c4b      	adds	r3, r1, #1
 80077ac:	e7e7      	b.n	800777e <_printf_float+0x192>
 80077ae:	2900      	cmp	r1, #0
 80077b0:	bfd4      	ite	le
 80077b2:	f1c1 0202 	rsble	r2, r1, #2
 80077b6:	2201      	movgt	r2, #1
 80077b8:	4413      	add	r3, r2
 80077ba:	e7e0      	b.n	800777e <_printf_float+0x192>
 80077bc:	6823      	ldr	r3, [r4, #0]
 80077be:	055a      	lsls	r2, r3, #21
 80077c0:	d407      	bmi.n	80077d2 <_printf_float+0x1e6>
 80077c2:	6923      	ldr	r3, [r4, #16]
 80077c4:	4642      	mov	r2, r8
 80077c6:	4631      	mov	r1, r6
 80077c8:	4628      	mov	r0, r5
 80077ca:	47b8      	blx	r7
 80077cc:	3001      	adds	r0, #1
 80077ce:	d12b      	bne.n	8007828 <_printf_float+0x23c>
 80077d0:	e767      	b.n	80076a2 <_printf_float+0xb6>
 80077d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80077d6:	f240 80dd 	bls.w	8007994 <_printf_float+0x3a8>
 80077da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80077de:	2200      	movs	r2, #0
 80077e0:	2300      	movs	r3, #0
 80077e2:	f7f9 f971 	bl	8000ac8 <__aeabi_dcmpeq>
 80077e6:	2800      	cmp	r0, #0
 80077e8:	d033      	beq.n	8007852 <_printf_float+0x266>
 80077ea:	4a37      	ldr	r2, [pc, #220]	@ (80078c8 <_printf_float+0x2dc>)
 80077ec:	2301      	movs	r3, #1
 80077ee:	4631      	mov	r1, r6
 80077f0:	4628      	mov	r0, r5
 80077f2:	47b8      	blx	r7
 80077f4:	3001      	adds	r0, #1
 80077f6:	f43f af54 	beq.w	80076a2 <_printf_float+0xb6>
 80077fa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80077fe:	4543      	cmp	r3, r8
 8007800:	db02      	blt.n	8007808 <_printf_float+0x21c>
 8007802:	6823      	ldr	r3, [r4, #0]
 8007804:	07d8      	lsls	r0, r3, #31
 8007806:	d50f      	bpl.n	8007828 <_printf_float+0x23c>
 8007808:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800780c:	4631      	mov	r1, r6
 800780e:	4628      	mov	r0, r5
 8007810:	47b8      	blx	r7
 8007812:	3001      	adds	r0, #1
 8007814:	f43f af45 	beq.w	80076a2 <_printf_float+0xb6>
 8007818:	f04f 0900 	mov.w	r9, #0
 800781c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007820:	f104 0a1a 	add.w	sl, r4, #26
 8007824:	45c8      	cmp	r8, r9
 8007826:	dc09      	bgt.n	800783c <_printf_float+0x250>
 8007828:	6823      	ldr	r3, [r4, #0]
 800782a:	079b      	lsls	r3, r3, #30
 800782c:	f100 8103 	bmi.w	8007a36 <_printf_float+0x44a>
 8007830:	68e0      	ldr	r0, [r4, #12]
 8007832:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007834:	4298      	cmp	r0, r3
 8007836:	bfb8      	it	lt
 8007838:	4618      	movlt	r0, r3
 800783a:	e734      	b.n	80076a6 <_printf_float+0xba>
 800783c:	2301      	movs	r3, #1
 800783e:	4652      	mov	r2, sl
 8007840:	4631      	mov	r1, r6
 8007842:	4628      	mov	r0, r5
 8007844:	47b8      	blx	r7
 8007846:	3001      	adds	r0, #1
 8007848:	f43f af2b 	beq.w	80076a2 <_printf_float+0xb6>
 800784c:	f109 0901 	add.w	r9, r9, #1
 8007850:	e7e8      	b.n	8007824 <_printf_float+0x238>
 8007852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007854:	2b00      	cmp	r3, #0
 8007856:	dc39      	bgt.n	80078cc <_printf_float+0x2e0>
 8007858:	4a1b      	ldr	r2, [pc, #108]	@ (80078c8 <_printf_float+0x2dc>)
 800785a:	2301      	movs	r3, #1
 800785c:	4631      	mov	r1, r6
 800785e:	4628      	mov	r0, r5
 8007860:	47b8      	blx	r7
 8007862:	3001      	adds	r0, #1
 8007864:	f43f af1d 	beq.w	80076a2 <_printf_float+0xb6>
 8007868:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800786c:	ea59 0303 	orrs.w	r3, r9, r3
 8007870:	d102      	bne.n	8007878 <_printf_float+0x28c>
 8007872:	6823      	ldr	r3, [r4, #0]
 8007874:	07d9      	lsls	r1, r3, #31
 8007876:	d5d7      	bpl.n	8007828 <_printf_float+0x23c>
 8007878:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800787c:	4631      	mov	r1, r6
 800787e:	4628      	mov	r0, r5
 8007880:	47b8      	blx	r7
 8007882:	3001      	adds	r0, #1
 8007884:	f43f af0d 	beq.w	80076a2 <_printf_float+0xb6>
 8007888:	f04f 0a00 	mov.w	sl, #0
 800788c:	f104 0b1a 	add.w	fp, r4, #26
 8007890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007892:	425b      	negs	r3, r3
 8007894:	4553      	cmp	r3, sl
 8007896:	dc01      	bgt.n	800789c <_printf_float+0x2b0>
 8007898:	464b      	mov	r3, r9
 800789a:	e793      	b.n	80077c4 <_printf_float+0x1d8>
 800789c:	2301      	movs	r3, #1
 800789e:	465a      	mov	r2, fp
 80078a0:	4631      	mov	r1, r6
 80078a2:	4628      	mov	r0, r5
 80078a4:	47b8      	blx	r7
 80078a6:	3001      	adds	r0, #1
 80078a8:	f43f aefb 	beq.w	80076a2 <_printf_float+0xb6>
 80078ac:	f10a 0a01 	add.w	sl, sl, #1
 80078b0:	e7ee      	b.n	8007890 <_printf_float+0x2a4>
 80078b2:	bf00      	nop
 80078b4:	7fefffff 	.word	0x7fefffff
 80078b8:	0800c4a4 	.word	0x0800c4a4
 80078bc:	0800c4a0 	.word	0x0800c4a0
 80078c0:	0800c4ac 	.word	0x0800c4ac
 80078c4:	0800c4a8 	.word	0x0800c4a8
 80078c8:	0800c4b0 	.word	0x0800c4b0
 80078cc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078ce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80078d2:	4553      	cmp	r3, sl
 80078d4:	bfa8      	it	ge
 80078d6:	4653      	movge	r3, sl
 80078d8:	2b00      	cmp	r3, #0
 80078da:	4699      	mov	r9, r3
 80078dc:	dc36      	bgt.n	800794c <_printf_float+0x360>
 80078de:	f04f 0b00 	mov.w	fp, #0
 80078e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078e6:	f104 021a 	add.w	r2, r4, #26
 80078ea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078ec:	9306      	str	r3, [sp, #24]
 80078ee:	eba3 0309 	sub.w	r3, r3, r9
 80078f2:	455b      	cmp	r3, fp
 80078f4:	dc31      	bgt.n	800795a <_printf_float+0x36e>
 80078f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078f8:	459a      	cmp	sl, r3
 80078fa:	dc3a      	bgt.n	8007972 <_printf_float+0x386>
 80078fc:	6823      	ldr	r3, [r4, #0]
 80078fe:	07da      	lsls	r2, r3, #31
 8007900:	d437      	bmi.n	8007972 <_printf_float+0x386>
 8007902:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007904:	ebaa 0903 	sub.w	r9, sl, r3
 8007908:	9b06      	ldr	r3, [sp, #24]
 800790a:	ebaa 0303 	sub.w	r3, sl, r3
 800790e:	4599      	cmp	r9, r3
 8007910:	bfa8      	it	ge
 8007912:	4699      	movge	r9, r3
 8007914:	f1b9 0f00 	cmp.w	r9, #0
 8007918:	dc33      	bgt.n	8007982 <_printf_float+0x396>
 800791a:	f04f 0800 	mov.w	r8, #0
 800791e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007922:	f104 0b1a 	add.w	fp, r4, #26
 8007926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007928:	ebaa 0303 	sub.w	r3, sl, r3
 800792c:	eba3 0309 	sub.w	r3, r3, r9
 8007930:	4543      	cmp	r3, r8
 8007932:	f77f af79 	ble.w	8007828 <_printf_float+0x23c>
 8007936:	2301      	movs	r3, #1
 8007938:	465a      	mov	r2, fp
 800793a:	4631      	mov	r1, r6
 800793c:	4628      	mov	r0, r5
 800793e:	47b8      	blx	r7
 8007940:	3001      	adds	r0, #1
 8007942:	f43f aeae 	beq.w	80076a2 <_printf_float+0xb6>
 8007946:	f108 0801 	add.w	r8, r8, #1
 800794a:	e7ec      	b.n	8007926 <_printf_float+0x33a>
 800794c:	4642      	mov	r2, r8
 800794e:	4631      	mov	r1, r6
 8007950:	4628      	mov	r0, r5
 8007952:	47b8      	blx	r7
 8007954:	3001      	adds	r0, #1
 8007956:	d1c2      	bne.n	80078de <_printf_float+0x2f2>
 8007958:	e6a3      	b.n	80076a2 <_printf_float+0xb6>
 800795a:	2301      	movs	r3, #1
 800795c:	4631      	mov	r1, r6
 800795e:	4628      	mov	r0, r5
 8007960:	9206      	str	r2, [sp, #24]
 8007962:	47b8      	blx	r7
 8007964:	3001      	adds	r0, #1
 8007966:	f43f ae9c 	beq.w	80076a2 <_printf_float+0xb6>
 800796a:	9a06      	ldr	r2, [sp, #24]
 800796c:	f10b 0b01 	add.w	fp, fp, #1
 8007970:	e7bb      	b.n	80078ea <_printf_float+0x2fe>
 8007972:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007976:	4631      	mov	r1, r6
 8007978:	4628      	mov	r0, r5
 800797a:	47b8      	blx	r7
 800797c:	3001      	adds	r0, #1
 800797e:	d1c0      	bne.n	8007902 <_printf_float+0x316>
 8007980:	e68f      	b.n	80076a2 <_printf_float+0xb6>
 8007982:	9a06      	ldr	r2, [sp, #24]
 8007984:	464b      	mov	r3, r9
 8007986:	4442      	add	r2, r8
 8007988:	4631      	mov	r1, r6
 800798a:	4628      	mov	r0, r5
 800798c:	47b8      	blx	r7
 800798e:	3001      	adds	r0, #1
 8007990:	d1c3      	bne.n	800791a <_printf_float+0x32e>
 8007992:	e686      	b.n	80076a2 <_printf_float+0xb6>
 8007994:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007998:	f1ba 0f01 	cmp.w	sl, #1
 800799c:	dc01      	bgt.n	80079a2 <_printf_float+0x3b6>
 800799e:	07db      	lsls	r3, r3, #31
 80079a0:	d536      	bpl.n	8007a10 <_printf_float+0x424>
 80079a2:	2301      	movs	r3, #1
 80079a4:	4642      	mov	r2, r8
 80079a6:	4631      	mov	r1, r6
 80079a8:	4628      	mov	r0, r5
 80079aa:	47b8      	blx	r7
 80079ac:	3001      	adds	r0, #1
 80079ae:	f43f ae78 	beq.w	80076a2 <_printf_float+0xb6>
 80079b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079b6:	4631      	mov	r1, r6
 80079b8:	4628      	mov	r0, r5
 80079ba:	47b8      	blx	r7
 80079bc:	3001      	adds	r0, #1
 80079be:	f43f ae70 	beq.w	80076a2 <_printf_float+0xb6>
 80079c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079c6:	2200      	movs	r2, #0
 80079c8:	2300      	movs	r3, #0
 80079ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079ce:	f7f9 f87b 	bl	8000ac8 <__aeabi_dcmpeq>
 80079d2:	b9c0      	cbnz	r0, 8007a06 <_printf_float+0x41a>
 80079d4:	4653      	mov	r3, sl
 80079d6:	f108 0201 	add.w	r2, r8, #1
 80079da:	4631      	mov	r1, r6
 80079dc:	4628      	mov	r0, r5
 80079de:	47b8      	blx	r7
 80079e0:	3001      	adds	r0, #1
 80079e2:	d10c      	bne.n	80079fe <_printf_float+0x412>
 80079e4:	e65d      	b.n	80076a2 <_printf_float+0xb6>
 80079e6:	2301      	movs	r3, #1
 80079e8:	465a      	mov	r2, fp
 80079ea:	4631      	mov	r1, r6
 80079ec:	4628      	mov	r0, r5
 80079ee:	47b8      	blx	r7
 80079f0:	3001      	adds	r0, #1
 80079f2:	f43f ae56 	beq.w	80076a2 <_printf_float+0xb6>
 80079f6:	f108 0801 	add.w	r8, r8, #1
 80079fa:	45d0      	cmp	r8, sl
 80079fc:	dbf3      	blt.n	80079e6 <_printf_float+0x3fa>
 80079fe:	464b      	mov	r3, r9
 8007a00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a04:	e6df      	b.n	80077c6 <_printf_float+0x1da>
 8007a06:	f04f 0800 	mov.w	r8, #0
 8007a0a:	f104 0b1a 	add.w	fp, r4, #26
 8007a0e:	e7f4      	b.n	80079fa <_printf_float+0x40e>
 8007a10:	2301      	movs	r3, #1
 8007a12:	4642      	mov	r2, r8
 8007a14:	e7e1      	b.n	80079da <_printf_float+0x3ee>
 8007a16:	2301      	movs	r3, #1
 8007a18:	464a      	mov	r2, r9
 8007a1a:	4631      	mov	r1, r6
 8007a1c:	4628      	mov	r0, r5
 8007a1e:	47b8      	blx	r7
 8007a20:	3001      	adds	r0, #1
 8007a22:	f43f ae3e 	beq.w	80076a2 <_printf_float+0xb6>
 8007a26:	f108 0801 	add.w	r8, r8, #1
 8007a2a:	68e3      	ldr	r3, [r4, #12]
 8007a2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a2e:	1a5b      	subs	r3, r3, r1
 8007a30:	4543      	cmp	r3, r8
 8007a32:	dcf0      	bgt.n	8007a16 <_printf_float+0x42a>
 8007a34:	e6fc      	b.n	8007830 <_printf_float+0x244>
 8007a36:	f04f 0800 	mov.w	r8, #0
 8007a3a:	f104 0919 	add.w	r9, r4, #25
 8007a3e:	e7f4      	b.n	8007a2a <_printf_float+0x43e>

08007a40 <_printf_common>:
 8007a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a44:	4616      	mov	r6, r2
 8007a46:	4698      	mov	r8, r3
 8007a48:	688a      	ldr	r2, [r1, #8]
 8007a4a:	690b      	ldr	r3, [r1, #16]
 8007a4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a50:	4293      	cmp	r3, r2
 8007a52:	bfb8      	it	lt
 8007a54:	4613      	movlt	r3, r2
 8007a56:	6033      	str	r3, [r6, #0]
 8007a58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a5c:	4607      	mov	r7, r0
 8007a5e:	460c      	mov	r4, r1
 8007a60:	b10a      	cbz	r2, 8007a66 <_printf_common+0x26>
 8007a62:	3301      	adds	r3, #1
 8007a64:	6033      	str	r3, [r6, #0]
 8007a66:	6823      	ldr	r3, [r4, #0]
 8007a68:	0699      	lsls	r1, r3, #26
 8007a6a:	bf42      	ittt	mi
 8007a6c:	6833      	ldrmi	r3, [r6, #0]
 8007a6e:	3302      	addmi	r3, #2
 8007a70:	6033      	strmi	r3, [r6, #0]
 8007a72:	6825      	ldr	r5, [r4, #0]
 8007a74:	f015 0506 	ands.w	r5, r5, #6
 8007a78:	d106      	bne.n	8007a88 <_printf_common+0x48>
 8007a7a:	f104 0a19 	add.w	sl, r4, #25
 8007a7e:	68e3      	ldr	r3, [r4, #12]
 8007a80:	6832      	ldr	r2, [r6, #0]
 8007a82:	1a9b      	subs	r3, r3, r2
 8007a84:	42ab      	cmp	r3, r5
 8007a86:	dc26      	bgt.n	8007ad6 <_printf_common+0x96>
 8007a88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a8c:	6822      	ldr	r2, [r4, #0]
 8007a8e:	3b00      	subs	r3, #0
 8007a90:	bf18      	it	ne
 8007a92:	2301      	movne	r3, #1
 8007a94:	0692      	lsls	r2, r2, #26
 8007a96:	d42b      	bmi.n	8007af0 <_printf_common+0xb0>
 8007a98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a9c:	4641      	mov	r1, r8
 8007a9e:	4638      	mov	r0, r7
 8007aa0:	47c8      	blx	r9
 8007aa2:	3001      	adds	r0, #1
 8007aa4:	d01e      	beq.n	8007ae4 <_printf_common+0xa4>
 8007aa6:	6823      	ldr	r3, [r4, #0]
 8007aa8:	6922      	ldr	r2, [r4, #16]
 8007aaa:	f003 0306 	and.w	r3, r3, #6
 8007aae:	2b04      	cmp	r3, #4
 8007ab0:	bf02      	ittt	eq
 8007ab2:	68e5      	ldreq	r5, [r4, #12]
 8007ab4:	6833      	ldreq	r3, [r6, #0]
 8007ab6:	1aed      	subeq	r5, r5, r3
 8007ab8:	68a3      	ldr	r3, [r4, #8]
 8007aba:	bf0c      	ite	eq
 8007abc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ac0:	2500      	movne	r5, #0
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	bfc4      	itt	gt
 8007ac6:	1a9b      	subgt	r3, r3, r2
 8007ac8:	18ed      	addgt	r5, r5, r3
 8007aca:	2600      	movs	r6, #0
 8007acc:	341a      	adds	r4, #26
 8007ace:	42b5      	cmp	r5, r6
 8007ad0:	d11a      	bne.n	8007b08 <_printf_common+0xc8>
 8007ad2:	2000      	movs	r0, #0
 8007ad4:	e008      	b.n	8007ae8 <_printf_common+0xa8>
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	4652      	mov	r2, sl
 8007ada:	4641      	mov	r1, r8
 8007adc:	4638      	mov	r0, r7
 8007ade:	47c8      	blx	r9
 8007ae0:	3001      	adds	r0, #1
 8007ae2:	d103      	bne.n	8007aec <_printf_common+0xac>
 8007ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aec:	3501      	adds	r5, #1
 8007aee:	e7c6      	b.n	8007a7e <_printf_common+0x3e>
 8007af0:	18e1      	adds	r1, r4, r3
 8007af2:	1c5a      	adds	r2, r3, #1
 8007af4:	2030      	movs	r0, #48	@ 0x30
 8007af6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007afa:	4422      	add	r2, r4
 8007afc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b04:	3302      	adds	r3, #2
 8007b06:	e7c7      	b.n	8007a98 <_printf_common+0x58>
 8007b08:	2301      	movs	r3, #1
 8007b0a:	4622      	mov	r2, r4
 8007b0c:	4641      	mov	r1, r8
 8007b0e:	4638      	mov	r0, r7
 8007b10:	47c8      	blx	r9
 8007b12:	3001      	adds	r0, #1
 8007b14:	d0e6      	beq.n	8007ae4 <_printf_common+0xa4>
 8007b16:	3601      	adds	r6, #1
 8007b18:	e7d9      	b.n	8007ace <_printf_common+0x8e>
	...

08007b1c <_printf_i>:
 8007b1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b20:	7e0f      	ldrb	r7, [r1, #24]
 8007b22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b24:	2f78      	cmp	r7, #120	@ 0x78
 8007b26:	4691      	mov	r9, r2
 8007b28:	4680      	mov	r8, r0
 8007b2a:	460c      	mov	r4, r1
 8007b2c:	469a      	mov	sl, r3
 8007b2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b32:	d807      	bhi.n	8007b44 <_printf_i+0x28>
 8007b34:	2f62      	cmp	r7, #98	@ 0x62
 8007b36:	d80a      	bhi.n	8007b4e <_printf_i+0x32>
 8007b38:	2f00      	cmp	r7, #0
 8007b3a:	f000 80d1 	beq.w	8007ce0 <_printf_i+0x1c4>
 8007b3e:	2f58      	cmp	r7, #88	@ 0x58
 8007b40:	f000 80b8 	beq.w	8007cb4 <_printf_i+0x198>
 8007b44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b4c:	e03a      	b.n	8007bc4 <_printf_i+0xa8>
 8007b4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b52:	2b15      	cmp	r3, #21
 8007b54:	d8f6      	bhi.n	8007b44 <_printf_i+0x28>
 8007b56:	a101      	add	r1, pc, #4	@ (adr r1, 8007b5c <_printf_i+0x40>)
 8007b58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b5c:	08007bb5 	.word	0x08007bb5
 8007b60:	08007bc9 	.word	0x08007bc9
 8007b64:	08007b45 	.word	0x08007b45
 8007b68:	08007b45 	.word	0x08007b45
 8007b6c:	08007b45 	.word	0x08007b45
 8007b70:	08007b45 	.word	0x08007b45
 8007b74:	08007bc9 	.word	0x08007bc9
 8007b78:	08007b45 	.word	0x08007b45
 8007b7c:	08007b45 	.word	0x08007b45
 8007b80:	08007b45 	.word	0x08007b45
 8007b84:	08007b45 	.word	0x08007b45
 8007b88:	08007cc7 	.word	0x08007cc7
 8007b8c:	08007bf3 	.word	0x08007bf3
 8007b90:	08007c81 	.word	0x08007c81
 8007b94:	08007b45 	.word	0x08007b45
 8007b98:	08007b45 	.word	0x08007b45
 8007b9c:	08007ce9 	.word	0x08007ce9
 8007ba0:	08007b45 	.word	0x08007b45
 8007ba4:	08007bf3 	.word	0x08007bf3
 8007ba8:	08007b45 	.word	0x08007b45
 8007bac:	08007b45 	.word	0x08007b45
 8007bb0:	08007c89 	.word	0x08007c89
 8007bb4:	6833      	ldr	r3, [r6, #0]
 8007bb6:	1d1a      	adds	r2, r3, #4
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	6032      	str	r2, [r6, #0]
 8007bbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e09c      	b.n	8007d02 <_printf_i+0x1e6>
 8007bc8:	6833      	ldr	r3, [r6, #0]
 8007bca:	6820      	ldr	r0, [r4, #0]
 8007bcc:	1d19      	adds	r1, r3, #4
 8007bce:	6031      	str	r1, [r6, #0]
 8007bd0:	0606      	lsls	r6, r0, #24
 8007bd2:	d501      	bpl.n	8007bd8 <_printf_i+0xbc>
 8007bd4:	681d      	ldr	r5, [r3, #0]
 8007bd6:	e003      	b.n	8007be0 <_printf_i+0xc4>
 8007bd8:	0645      	lsls	r5, r0, #25
 8007bda:	d5fb      	bpl.n	8007bd4 <_printf_i+0xb8>
 8007bdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007be0:	2d00      	cmp	r5, #0
 8007be2:	da03      	bge.n	8007bec <_printf_i+0xd0>
 8007be4:	232d      	movs	r3, #45	@ 0x2d
 8007be6:	426d      	negs	r5, r5
 8007be8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bec:	4858      	ldr	r0, [pc, #352]	@ (8007d50 <_printf_i+0x234>)
 8007bee:	230a      	movs	r3, #10
 8007bf0:	e011      	b.n	8007c16 <_printf_i+0xfa>
 8007bf2:	6821      	ldr	r1, [r4, #0]
 8007bf4:	6833      	ldr	r3, [r6, #0]
 8007bf6:	0608      	lsls	r0, r1, #24
 8007bf8:	f853 5b04 	ldr.w	r5, [r3], #4
 8007bfc:	d402      	bmi.n	8007c04 <_printf_i+0xe8>
 8007bfe:	0649      	lsls	r1, r1, #25
 8007c00:	bf48      	it	mi
 8007c02:	b2ad      	uxthmi	r5, r5
 8007c04:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c06:	4852      	ldr	r0, [pc, #328]	@ (8007d50 <_printf_i+0x234>)
 8007c08:	6033      	str	r3, [r6, #0]
 8007c0a:	bf14      	ite	ne
 8007c0c:	230a      	movne	r3, #10
 8007c0e:	2308      	moveq	r3, #8
 8007c10:	2100      	movs	r1, #0
 8007c12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c16:	6866      	ldr	r6, [r4, #4]
 8007c18:	60a6      	str	r6, [r4, #8]
 8007c1a:	2e00      	cmp	r6, #0
 8007c1c:	db05      	blt.n	8007c2a <_printf_i+0x10e>
 8007c1e:	6821      	ldr	r1, [r4, #0]
 8007c20:	432e      	orrs	r6, r5
 8007c22:	f021 0104 	bic.w	r1, r1, #4
 8007c26:	6021      	str	r1, [r4, #0]
 8007c28:	d04b      	beq.n	8007cc2 <_printf_i+0x1a6>
 8007c2a:	4616      	mov	r6, r2
 8007c2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c30:	fb03 5711 	mls	r7, r3, r1, r5
 8007c34:	5dc7      	ldrb	r7, [r0, r7]
 8007c36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c3a:	462f      	mov	r7, r5
 8007c3c:	42bb      	cmp	r3, r7
 8007c3e:	460d      	mov	r5, r1
 8007c40:	d9f4      	bls.n	8007c2c <_printf_i+0x110>
 8007c42:	2b08      	cmp	r3, #8
 8007c44:	d10b      	bne.n	8007c5e <_printf_i+0x142>
 8007c46:	6823      	ldr	r3, [r4, #0]
 8007c48:	07df      	lsls	r7, r3, #31
 8007c4a:	d508      	bpl.n	8007c5e <_printf_i+0x142>
 8007c4c:	6923      	ldr	r3, [r4, #16]
 8007c4e:	6861      	ldr	r1, [r4, #4]
 8007c50:	4299      	cmp	r1, r3
 8007c52:	bfde      	ittt	le
 8007c54:	2330      	movle	r3, #48	@ 0x30
 8007c56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c5a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c5e:	1b92      	subs	r2, r2, r6
 8007c60:	6122      	str	r2, [r4, #16]
 8007c62:	f8cd a000 	str.w	sl, [sp]
 8007c66:	464b      	mov	r3, r9
 8007c68:	aa03      	add	r2, sp, #12
 8007c6a:	4621      	mov	r1, r4
 8007c6c:	4640      	mov	r0, r8
 8007c6e:	f7ff fee7 	bl	8007a40 <_printf_common>
 8007c72:	3001      	adds	r0, #1
 8007c74:	d14a      	bne.n	8007d0c <_printf_i+0x1f0>
 8007c76:	f04f 30ff 	mov.w	r0, #4294967295
 8007c7a:	b004      	add	sp, #16
 8007c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c80:	6823      	ldr	r3, [r4, #0]
 8007c82:	f043 0320 	orr.w	r3, r3, #32
 8007c86:	6023      	str	r3, [r4, #0]
 8007c88:	4832      	ldr	r0, [pc, #200]	@ (8007d54 <_printf_i+0x238>)
 8007c8a:	2778      	movs	r7, #120	@ 0x78
 8007c8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c90:	6823      	ldr	r3, [r4, #0]
 8007c92:	6831      	ldr	r1, [r6, #0]
 8007c94:	061f      	lsls	r7, r3, #24
 8007c96:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c9a:	d402      	bmi.n	8007ca2 <_printf_i+0x186>
 8007c9c:	065f      	lsls	r7, r3, #25
 8007c9e:	bf48      	it	mi
 8007ca0:	b2ad      	uxthmi	r5, r5
 8007ca2:	6031      	str	r1, [r6, #0]
 8007ca4:	07d9      	lsls	r1, r3, #31
 8007ca6:	bf44      	itt	mi
 8007ca8:	f043 0320 	orrmi.w	r3, r3, #32
 8007cac:	6023      	strmi	r3, [r4, #0]
 8007cae:	b11d      	cbz	r5, 8007cb8 <_printf_i+0x19c>
 8007cb0:	2310      	movs	r3, #16
 8007cb2:	e7ad      	b.n	8007c10 <_printf_i+0xf4>
 8007cb4:	4826      	ldr	r0, [pc, #152]	@ (8007d50 <_printf_i+0x234>)
 8007cb6:	e7e9      	b.n	8007c8c <_printf_i+0x170>
 8007cb8:	6823      	ldr	r3, [r4, #0]
 8007cba:	f023 0320 	bic.w	r3, r3, #32
 8007cbe:	6023      	str	r3, [r4, #0]
 8007cc0:	e7f6      	b.n	8007cb0 <_printf_i+0x194>
 8007cc2:	4616      	mov	r6, r2
 8007cc4:	e7bd      	b.n	8007c42 <_printf_i+0x126>
 8007cc6:	6833      	ldr	r3, [r6, #0]
 8007cc8:	6825      	ldr	r5, [r4, #0]
 8007cca:	6961      	ldr	r1, [r4, #20]
 8007ccc:	1d18      	adds	r0, r3, #4
 8007cce:	6030      	str	r0, [r6, #0]
 8007cd0:	062e      	lsls	r6, r5, #24
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	d501      	bpl.n	8007cda <_printf_i+0x1be>
 8007cd6:	6019      	str	r1, [r3, #0]
 8007cd8:	e002      	b.n	8007ce0 <_printf_i+0x1c4>
 8007cda:	0668      	lsls	r0, r5, #25
 8007cdc:	d5fb      	bpl.n	8007cd6 <_printf_i+0x1ba>
 8007cde:	8019      	strh	r1, [r3, #0]
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	6123      	str	r3, [r4, #16]
 8007ce4:	4616      	mov	r6, r2
 8007ce6:	e7bc      	b.n	8007c62 <_printf_i+0x146>
 8007ce8:	6833      	ldr	r3, [r6, #0]
 8007cea:	1d1a      	adds	r2, r3, #4
 8007cec:	6032      	str	r2, [r6, #0]
 8007cee:	681e      	ldr	r6, [r3, #0]
 8007cf0:	6862      	ldr	r2, [r4, #4]
 8007cf2:	2100      	movs	r1, #0
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	f7f8 fa6b 	bl	80001d0 <memchr>
 8007cfa:	b108      	cbz	r0, 8007d00 <_printf_i+0x1e4>
 8007cfc:	1b80      	subs	r0, r0, r6
 8007cfe:	6060      	str	r0, [r4, #4]
 8007d00:	6863      	ldr	r3, [r4, #4]
 8007d02:	6123      	str	r3, [r4, #16]
 8007d04:	2300      	movs	r3, #0
 8007d06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d0a:	e7aa      	b.n	8007c62 <_printf_i+0x146>
 8007d0c:	6923      	ldr	r3, [r4, #16]
 8007d0e:	4632      	mov	r2, r6
 8007d10:	4649      	mov	r1, r9
 8007d12:	4640      	mov	r0, r8
 8007d14:	47d0      	blx	sl
 8007d16:	3001      	adds	r0, #1
 8007d18:	d0ad      	beq.n	8007c76 <_printf_i+0x15a>
 8007d1a:	6823      	ldr	r3, [r4, #0]
 8007d1c:	079b      	lsls	r3, r3, #30
 8007d1e:	d413      	bmi.n	8007d48 <_printf_i+0x22c>
 8007d20:	68e0      	ldr	r0, [r4, #12]
 8007d22:	9b03      	ldr	r3, [sp, #12]
 8007d24:	4298      	cmp	r0, r3
 8007d26:	bfb8      	it	lt
 8007d28:	4618      	movlt	r0, r3
 8007d2a:	e7a6      	b.n	8007c7a <_printf_i+0x15e>
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	4632      	mov	r2, r6
 8007d30:	4649      	mov	r1, r9
 8007d32:	4640      	mov	r0, r8
 8007d34:	47d0      	blx	sl
 8007d36:	3001      	adds	r0, #1
 8007d38:	d09d      	beq.n	8007c76 <_printf_i+0x15a>
 8007d3a:	3501      	adds	r5, #1
 8007d3c:	68e3      	ldr	r3, [r4, #12]
 8007d3e:	9903      	ldr	r1, [sp, #12]
 8007d40:	1a5b      	subs	r3, r3, r1
 8007d42:	42ab      	cmp	r3, r5
 8007d44:	dcf2      	bgt.n	8007d2c <_printf_i+0x210>
 8007d46:	e7eb      	b.n	8007d20 <_printf_i+0x204>
 8007d48:	2500      	movs	r5, #0
 8007d4a:	f104 0619 	add.w	r6, r4, #25
 8007d4e:	e7f5      	b.n	8007d3c <_printf_i+0x220>
 8007d50:	0800c4b2 	.word	0x0800c4b2
 8007d54:	0800c4c3 	.word	0x0800c4c3

08007d58 <_scanf_float>:
 8007d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d5c:	b087      	sub	sp, #28
 8007d5e:	4691      	mov	r9, r2
 8007d60:	9303      	str	r3, [sp, #12]
 8007d62:	688b      	ldr	r3, [r1, #8]
 8007d64:	1e5a      	subs	r2, r3, #1
 8007d66:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007d6a:	bf81      	itttt	hi
 8007d6c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007d70:	eb03 0b05 	addhi.w	fp, r3, r5
 8007d74:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007d78:	608b      	strhi	r3, [r1, #8]
 8007d7a:	680b      	ldr	r3, [r1, #0]
 8007d7c:	460a      	mov	r2, r1
 8007d7e:	f04f 0500 	mov.w	r5, #0
 8007d82:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007d86:	f842 3b1c 	str.w	r3, [r2], #28
 8007d8a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007d8e:	4680      	mov	r8, r0
 8007d90:	460c      	mov	r4, r1
 8007d92:	bf98      	it	ls
 8007d94:	f04f 0b00 	movls.w	fp, #0
 8007d98:	9201      	str	r2, [sp, #4]
 8007d9a:	4616      	mov	r6, r2
 8007d9c:	46aa      	mov	sl, r5
 8007d9e:	462f      	mov	r7, r5
 8007da0:	9502      	str	r5, [sp, #8]
 8007da2:	68a2      	ldr	r2, [r4, #8]
 8007da4:	b15a      	cbz	r2, 8007dbe <_scanf_float+0x66>
 8007da6:	f8d9 3000 	ldr.w	r3, [r9]
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	2b4e      	cmp	r3, #78	@ 0x4e
 8007dae:	d863      	bhi.n	8007e78 <_scanf_float+0x120>
 8007db0:	2b40      	cmp	r3, #64	@ 0x40
 8007db2:	d83b      	bhi.n	8007e2c <_scanf_float+0xd4>
 8007db4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007db8:	b2c8      	uxtb	r0, r1
 8007dba:	280e      	cmp	r0, #14
 8007dbc:	d939      	bls.n	8007e32 <_scanf_float+0xda>
 8007dbe:	b11f      	cbz	r7, 8007dc8 <_scanf_float+0x70>
 8007dc0:	6823      	ldr	r3, [r4, #0]
 8007dc2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007dc6:	6023      	str	r3, [r4, #0]
 8007dc8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007dcc:	f1ba 0f01 	cmp.w	sl, #1
 8007dd0:	f200 8114 	bhi.w	8007ffc <_scanf_float+0x2a4>
 8007dd4:	9b01      	ldr	r3, [sp, #4]
 8007dd6:	429e      	cmp	r6, r3
 8007dd8:	f200 8105 	bhi.w	8007fe6 <_scanf_float+0x28e>
 8007ddc:	2001      	movs	r0, #1
 8007dde:	b007      	add	sp, #28
 8007de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007de8:	2a0d      	cmp	r2, #13
 8007dea:	d8e8      	bhi.n	8007dbe <_scanf_float+0x66>
 8007dec:	a101      	add	r1, pc, #4	@ (adr r1, 8007df4 <_scanf_float+0x9c>)
 8007dee:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007df2:	bf00      	nop
 8007df4:	08007f3d 	.word	0x08007f3d
 8007df8:	08007dbf 	.word	0x08007dbf
 8007dfc:	08007dbf 	.word	0x08007dbf
 8007e00:	08007dbf 	.word	0x08007dbf
 8007e04:	08007f99 	.word	0x08007f99
 8007e08:	08007f73 	.word	0x08007f73
 8007e0c:	08007dbf 	.word	0x08007dbf
 8007e10:	08007dbf 	.word	0x08007dbf
 8007e14:	08007f4b 	.word	0x08007f4b
 8007e18:	08007dbf 	.word	0x08007dbf
 8007e1c:	08007dbf 	.word	0x08007dbf
 8007e20:	08007dbf 	.word	0x08007dbf
 8007e24:	08007dbf 	.word	0x08007dbf
 8007e28:	08007f07 	.word	0x08007f07
 8007e2c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007e30:	e7da      	b.n	8007de8 <_scanf_float+0x90>
 8007e32:	290e      	cmp	r1, #14
 8007e34:	d8c3      	bhi.n	8007dbe <_scanf_float+0x66>
 8007e36:	a001      	add	r0, pc, #4	@ (adr r0, 8007e3c <_scanf_float+0xe4>)
 8007e38:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007e3c:	08007ef7 	.word	0x08007ef7
 8007e40:	08007dbf 	.word	0x08007dbf
 8007e44:	08007ef7 	.word	0x08007ef7
 8007e48:	08007f87 	.word	0x08007f87
 8007e4c:	08007dbf 	.word	0x08007dbf
 8007e50:	08007e99 	.word	0x08007e99
 8007e54:	08007edd 	.word	0x08007edd
 8007e58:	08007edd 	.word	0x08007edd
 8007e5c:	08007edd 	.word	0x08007edd
 8007e60:	08007edd 	.word	0x08007edd
 8007e64:	08007edd 	.word	0x08007edd
 8007e68:	08007edd 	.word	0x08007edd
 8007e6c:	08007edd 	.word	0x08007edd
 8007e70:	08007edd 	.word	0x08007edd
 8007e74:	08007edd 	.word	0x08007edd
 8007e78:	2b6e      	cmp	r3, #110	@ 0x6e
 8007e7a:	d809      	bhi.n	8007e90 <_scanf_float+0x138>
 8007e7c:	2b60      	cmp	r3, #96	@ 0x60
 8007e7e:	d8b1      	bhi.n	8007de4 <_scanf_float+0x8c>
 8007e80:	2b54      	cmp	r3, #84	@ 0x54
 8007e82:	d07b      	beq.n	8007f7c <_scanf_float+0x224>
 8007e84:	2b59      	cmp	r3, #89	@ 0x59
 8007e86:	d19a      	bne.n	8007dbe <_scanf_float+0x66>
 8007e88:	2d07      	cmp	r5, #7
 8007e8a:	d198      	bne.n	8007dbe <_scanf_float+0x66>
 8007e8c:	2508      	movs	r5, #8
 8007e8e:	e02f      	b.n	8007ef0 <_scanf_float+0x198>
 8007e90:	2b74      	cmp	r3, #116	@ 0x74
 8007e92:	d073      	beq.n	8007f7c <_scanf_float+0x224>
 8007e94:	2b79      	cmp	r3, #121	@ 0x79
 8007e96:	e7f6      	b.n	8007e86 <_scanf_float+0x12e>
 8007e98:	6821      	ldr	r1, [r4, #0]
 8007e9a:	05c8      	lsls	r0, r1, #23
 8007e9c:	d51e      	bpl.n	8007edc <_scanf_float+0x184>
 8007e9e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007ea2:	6021      	str	r1, [r4, #0]
 8007ea4:	3701      	adds	r7, #1
 8007ea6:	f1bb 0f00 	cmp.w	fp, #0
 8007eaa:	d003      	beq.n	8007eb4 <_scanf_float+0x15c>
 8007eac:	3201      	adds	r2, #1
 8007eae:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007eb2:	60a2      	str	r2, [r4, #8]
 8007eb4:	68a3      	ldr	r3, [r4, #8]
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	60a3      	str	r3, [r4, #8]
 8007eba:	6923      	ldr	r3, [r4, #16]
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	6123      	str	r3, [r4, #16]
 8007ec0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007ec4:	3b01      	subs	r3, #1
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	f8c9 3004 	str.w	r3, [r9, #4]
 8007ecc:	f340 8082 	ble.w	8007fd4 <_scanf_float+0x27c>
 8007ed0:	f8d9 3000 	ldr.w	r3, [r9]
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	f8c9 3000 	str.w	r3, [r9]
 8007eda:	e762      	b.n	8007da2 <_scanf_float+0x4a>
 8007edc:	eb1a 0105 	adds.w	r1, sl, r5
 8007ee0:	f47f af6d 	bne.w	8007dbe <_scanf_float+0x66>
 8007ee4:	6822      	ldr	r2, [r4, #0]
 8007ee6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007eea:	6022      	str	r2, [r4, #0]
 8007eec:	460d      	mov	r5, r1
 8007eee:	468a      	mov	sl, r1
 8007ef0:	f806 3b01 	strb.w	r3, [r6], #1
 8007ef4:	e7de      	b.n	8007eb4 <_scanf_float+0x15c>
 8007ef6:	6822      	ldr	r2, [r4, #0]
 8007ef8:	0610      	lsls	r0, r2, #24
 8007efa:	f57f af60 	bpl.w	8007dbe <_scanf_float+0x66>
 8007efe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f02:	6022      	str	r2, [r4, #0]
 8007f04:	e7f4      	b.n	8007ef0 <_scanf_float+0x198>
 8007f06:	f1ba 0f00 	cmp.w	sl, #0
 8007f0a:	d10c      	bne.n	8007f26 <_scanf_float+0x1ce>
 8007f0c:	b977      	cbnz	r7, 8007f2c <_scanf_float+0x1d4>
 8007f0e:	6822      	ldr	r2, [r4, #0]
 8007f10:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007f14:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007f18:	d108      	bne.n	8007f2c <_scanf_float+0x1d4>
 8007f1a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007f1e:	6022      	str	r2, [r4, #0]
 8007f20:	f04f 0a01 	mov.w	sl, #1
 8007f24:	e7e4      	b.n	8007ef0 <_scanf_float+0x198>
 8007f26:	f1ba 0f02 	cmp.w	sl, #2
 8007f2a:	d050      	beq.n	8007fce <_scanf_float+0x276>
 8007f2c:	2d01      	cmp	r5, #1
 8007f2e:	d002      	beq.n	8007f36 <_scanf_float+0x1de>
 8007f30:	2d04      	cmp	r5, #4
 8007f32:	f47f af44 	bne.w	8007dbe <_scanf_float+0x66>
 8007f36:	3501      	adds	r5, #1
 8007f38:	b2ed      	uxtb	r5, r5
 8007f3a:	e7d9      	b.n	8007ef0 <_scanf_float+0x198>
 8007f3c:	f1ba 0f01 	cmp.w	sl, #1
 8007f40:	f47f af3d 	bne.w	8007dbe <_scanf_float+0x66>
 8007f44:	f04f 0a02 	mov.w	sl, #2
 8007f48:	e7d2      	b.n	8007ef0 <_scanf_float+0x198>
 8007f4a:	b975      	cbnz	r5, 8007f6a <_scanf_float+0x212>
 8007f4c:	2f00      	cmp	r7, #0
 8007f4e:	f47f af37 	bne.w	8007dc0 <_scanf_float+0x68>
 8007f52:	6822      	ldr	r2, [r4, #0]
 8007f54:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007f58:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007f5c:	f040 8103 	bne.w	8008166 <_scanf_float+0x40e>
 8007f60:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007f64:	6022      	str	r2, [r4, #0]
 8007f66:	2501      	movs	r5, #1
 8007f68:	e7c2      	b.n	8007ef0 <_scanf_float+0x198>
 8007f6a:	2d03      	cmp	r5, #3
 8007f6c:	d0e3      	beq.n	8007f36 <_scanf_float+0x1de>
 8007f6e:	2d05      	cmp	r5, #5
 8007f70:	e7df      	b.n	8007f32 <_scanf_float+0x1da>
 8007f72:	2d02      	cmp	r5, #2
 8007f74:	f47f af23 	bne.w	8007dbe <_scanf_float+0x66>
 8007f78:	2503      	movs	r5, #3
 8007f7a:	e7b9      	b.n	8007ef0 <_scanf_float+0x198>
 8007f7c:	2d06      	cmp	r5, #6
 8007f7e:	f47f af1e 	bne.w	8007dbe <_scanf_float+0x66>
 8007f82:	2507      	movs	r5, #7
 8007f84:	e7b4      	b.n	8007ef0 <_scanf_float+0x198>
 8007f86:	6822      	ldr	r2, [r4, #0]
 8007f88:	0591      	lsls	r1, r2, #22
 8007f8a:	f57f af18 	bpl.w	8007dbe <_scanf_float+0x66>
 8007f8e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007f92:	6022      	str	r2, [r4, #0]
 8007f94:	9702      	str	r7, [sp, #8]
 8007f96:	e7ab      	b.n	8007ef0 <_scanf_float+0x198>
 8007f98:	6822      	ldr	r2, [r4, #0]
 8007f9a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007f9e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007fa2:	d005      	beq.n	8007fb0 <_scanf_float+0x258>
 8007fa4:	0550      	lsls	r0, r2, #21
 8007fa6:	f57f af0a 	bpl.w	8007dbe <_scanf_float+0x66>
 8007faa:	2f00      	cmp	r7, #0
 8007fac:	f000 80db 	beq.w	8008166 <_scanf_float+0x40e>
 8007fb0:	0591      	lsls	r1, r2, #22
 8007fb2:	bf58      	it	pl
 8007fb4:	9902      	ldrpl	r1, [sp, #8]
 8007fb6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007fba:	bf58      	it	pl
 8007fbc:	1a79      	subpl	r1, r7, r1
 8007fbe:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007fc2:	bf58      	it	pl
 8007fc4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007fc8:	6022      	str	r2, [r4, #0]
 8007fca:	2700      	movs	r7, #0
 8007fcc:	e790      	b.n	8007ef0 <_scanf_float+0x198>
 8007fce:	f04f 0a03 	mov.w	sl, #3
 8007fd2:	e78d      	b.n	8007ef0 <_scanf_float+0x198>
 8007fd4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007fd8:	4649      	mov	r1, r9
 8007fda:	4640      	mov	r0, r8
 8007fdc:	4798      	blx	r3
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	f43f aedf 	beq.w	8007da2 <_scanf_float+0x4a>
 8007fe4:	e6eb      	b.n	8007dbe <_scanf_float+0x66>
 8007fe6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007fea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007fee:	464a      	mov	r2, r9
 8007ff0:	4640      	mov	r0, r8
 8007ff2:	4798      	blx	r3
 8007ff4:	6923      	ldr	r3, [r4, #16]
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	6123      	str	r3, [r4, #16]
 8007ffa:	e6eb      	b.n	8007dd4 <_scanf_float+0x7c>
 8007ffc:	1e6b      	subs	r3, r5, #1
 8007ffe:	2b06      	cmp	r3, #6
 8008000:	d824      	bhi.n	800804c <_scanf_float+0x2f4>
 8008002:	2d02      	cmp	r5, #2
 8008004:	d836      	bhi.n	8008074 <_scanf_float+0x31c>
 8008006:	9b01      	ldr	r3, [sp, #4]
 8008008:	429e      	cmp	r6, r3
 800800a:	f67f aee7 	bls.w	8007ddc <_scanf_float+0x84>
 800800e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008012:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008016:	464a      	mov	r2, r9
 8008018:	4640      	mov	r0, r8
 800801a:	4798      	blx	r3
 800801c:	6923      	ldr	r3, [r4, #16]
 800801e:	3b01      	subs	r3, #1
 8008020:	6123      	str	r3, [r4, #16]
 8008022:	e7f0      	b.n	8008006 <_scanf_float+0x2ae>
 8008024:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008028:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800802c:	464a      	mov	r2, r9
 800802e:	4640      	mov	r0, r8
 8008030:	4798      	blx	r3
 8008032:	6923      	ldr	r3, [r4, #16]
 8008034:	3b01      	subs	r3, #1
 8008036:	6123      	str	r3, [r4, #16]
 8008038:	f10a 3aff 	add.w	sl, sl, #4294967295
 800803c:	fa5f fa8a 	uxtb.w	sl, sl
 8008040:	f1ba 0f02 	cmp.w	sl, #2
 8008044:	d1ee      	bne.n	8008024 <_scanf_float+0x2cc>
 8008046:	3d03      	subs	r5, #3
 8008048:	b2ed      	uxtb	r5, r5
 800804a:	1b76      	subs	r6, r6, r5
 800804c:	6823      	ldr	r3, [r4, #0]
 800804e:	05da      	lsls	r2, r3, #23
 8008050:	d530      	bpl.n	80080b4 <_scanf_float+0x35c>
 8008052:	055b      	lsls	r3, r3, #21
 8008054:	d511      	bpl.n	800807a <_scanf_float+0x322>
 8008056:	9b01      	ldr	r3, [sp, #4]
 8008058:	429e      	cmp	r6, r3
 800805a:	f67f aebf 	bls.w	8007ddc <_scanf_float+0x84>
 800805e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008062:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008066:	464a      	mov	r2, r9
 8008068:	4640      	mov	r0, r8
 800806a:	4798      	blx	r3
 800806c:	6923      	ldr	r3, [r4, #16]
 800806e:	3b01      	subs	r3, #1
 8008070:	6123      	str	r3, [r4, #16]
 8008072:	e7f0      	b.n	8008056 <_scanf_float+0x2fe>
 8008074:	46aa      	mov	sl, r5
 8008076:	46b3      	mov	fp, r6
 8008078:	e7de      	b.n	8008038 <_scanf_float+0x2e0>
 800807a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800807e:	6923      	ldr	r3, [r4, #16]
 8008080:	2965      	cmp	r1, #101	@ 0x65
 8008082:	f103 33ff 	add.w	r3, r3, #4294967295
 8008086:	f106 35ff 	add.w	r5, r6, #4294967295
 800808a:	6123      	str	r3, [r4, #16]
 800808c:	d00c      	beq.n	80080a8 <_scanf_float+0x350>
 800808e:	2945      	cmp	r1, #69	@ 0x45
 8008090:	d00a      	beq.n	80080a8 <_scanf_float+0x350>
 8008092:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008096:	464a      	mov	r2, r9
 8008098:	4640      	mov	r0, r8
 800809a:	4798      	blx	r3
 800809c:	6923      	ldr	r3, [r4, #16]
 800809e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80080a2:	3b01      	subs	r3, #1
 80080a4:	1eb5      	subs	r5, r6, #2
 80080a6:	6123      	str	r3, [r4, #16]
 80080a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80080ac:	464a      	mov	r2, r9
 80080ae:	4640      	mov	r0, r8
 80080b0:	4798      	blx	r3
 80080b2:	462e      	mov	r6, r5
 80080b4:	6822      	ldr	r2, [r4, #0]
 80080b6:	f012 0210 	ands.w	r2, r2, #16
 80080ba:	d001      	beq.n	80080c0 <_scanf_float+0x368>
 80080bc:	2000      	movs	r0, #0
 80080be:	e68e      	b.n	8007dde <_scanf_float+0x86>
 80080c0:	7032      	strb	r2, [r6, #0]
 80080c2:	6823      	ldr	r3, [r4, #0]
 80080c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80080c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080cc:	d125      	bne.n	800811a <_scanf_float+0x3c2>
 80080ce:	9b02      	ldr	r3, [sp, #8]
 80080d0:	429f      	cmp	r7, r3
 80080d2:	d00a      	beq.n	80080ea <_scanf_float+0x392>
 80080d4:	1bda      	subs	r2, r3, r7
 80080d6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80080da:	429e      	cmp	r6, r3
 80080dc:	bf28      	it	cs
 80080de:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80080e2:	4922      	ldr	r1, [pc, #136]	@ (800816c <_scanf_float+0x414>)
 80080e4:	4630      	mov	r0, r6
 80080e6:	f000 f977 	bl	80083d8 <siprintf>
 80080ea:	9901      	ldr	r1, [sp, #4]
 80080ec:	2200      	movs	r2, #0
 80080ee:	4640      	mov	r0, r8
 80080f0:	f002 fd06 	bl	800ab00 <_strtod_r>
 80080f4:	9b03      	ldr	r3, [sp, #12]
 80080f6:	6821      	ldr	r1, [r4, #0]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f011 0f02 	tst.w	r1, #2
 80080fe:	ec57 6b10 	vmov	r6, r7, d0
 8008102:	f103 0204 	add.w	r2, r3, #4
 8008106:	d015      	beq.n	8008134 <_scanf_float+0x3dc>
 8008108:	9903      	ldr	r1, [sp, #12]
 800810a:	600a      	str	r2, [r1, #0]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	e9c3 6700 	strd	r6, r7, [r3]
 8008112:	68e3      	ldr	r3, [r4, #12]
 8008114:	3301      	adds	r3, #1
 8008116:	60e3      	str	r3, [r4, #12]
 8008118:	e7d0      	b.n	80080bc <_scanf_float+0x364>
 800811a:	9b04      	ldr	r3, [sp, #16]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d0e4      	beq.n	80080ea <_scanf_float+0x392>
 8008120:	9905      	ldr	r1, [sp, #20]
 8008122:	230a      	movs	r3, #10
 8008124:	3101      	adds	r1, #1
 8008126:	4640      	mov	r0, r8
 8008128:	f002 fd6a 	bl	800ac00 <_strtol_r>
 800812c:	9b04      	ldr	r3, [sp, #16]
 800812e:	9e05      	ldr	r6, [sp, #20]
 8008130:	1ac2      	subs	r2, r0, r3
 8008132:	e7d0      	b.n	80080d6 <_scanf_float+0x37e>
 8008134:	f011 0f04 	tst.w	r1, #4
 8008138:	9903      	ldr	r1, [sp, #12]
 800813a:	600a      	str	r2, [r1, #0]
 800813c:	d1e6      	bne.n	800810c <_scanf_float+0x3b4>
 800813e:	681d      	ldr	r5, [r3, #0]
 8008140:	4632      	mov	r2, r6
 8008142:	463b      	mov	r3, r7
 8008144:	4630      	mov	r0, r6
 8008146:	4639      	mov	r1, r7
 8008148:	f7f8 fcf0 	bl	8000b2c <__aeabi_dcmpun>
 800814c:	b128      	cbz	r0, 800815a <_scanf_float+0x402>
 800814e:	4808      	ldr	r0, [pc, #32]	@ (8008170 <_scanf_float+0x418>)
 8008150:	f000 faca 	bl	80086e8 <nanf>
 8008154:	ed85 0a00 	vstr	s0, [r5]
 8008158:	e7db      	b.n	8008112 <_scanf_float+0x3ba>
 800815a:	4630      	mov	r0, r6
 800815c:	4639      	mov	r1, r7
 800815e:	f7f8 fd43 	bl	8000be8 <__aeabi_d2f>
 8008162:	6028      	str	r0, [r5, #0]
 8008164:	e7d5      	b.n	8008112 <_scanf_float+0x3ba>
 8008166:	2700      	movs	r7, #0
 8008168:	e62e      	b.n	8007dc8 <_scanf_float+0x70>
 800816a:	bf00      	nop
 800816c:	0800c4d4 	.word	0x0800c4d4
 8008170:	0800c615 	.word	0x0800c615

08008174 <std>:
 8008174:	2300      	movs	r3, #0
 8008176:	b510      	push	{r4, lr}
 8008178:	4604      	mov	r4, r0
 800817a:	e9c0 3300 	strd	r3, r3, [r0]
 800817e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008182:	6083      	str	r3, [r0, #8]
 8008184:	8181      	strh	r1, [r0, #12]
 8008186:	6643      	str	r3, [r0, #100]	@ 0x64
 8008188:	81c2      	strh	r2, [r0, #14]
 800818a:	6183      	str	r3, [r0, #24]
 800818c:	4619      	mov	r1, r3
 800818e:	2208      	movs	r2, #8
 8008190:	305c      	adds	r0, #92	@ 0x5c
 8008192:	f000 fa1b 	bl	80085cc <memset>
 8008196:	4b0d      	ldr	r3, [pc, #52]	@ (80081cc <std+0x58>)
 8008198:	6263      	str	r3, [r4, #36]	@ 0x24
 800819a:	4b0d      	ldr	r3, [pc, #52]	@ (80081d0 <std+0x5c>)
 800819c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800819e:	4b0d      	ldr	r3, [pc, #52]	@ (80081d4 <std+0x60>)
 80081a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80081a2:	4b0d      	ldr	r3, [pc, #52]	@ (80081d8 <std+0x64>)
 80081a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80081a6:	4b0d      	ldr	r3, [pc, #52]	@ (80081dc <std+0x68>)
 80081a8:	6224      	str	r4, [r4, #32]
 80081aa:	429c      	cmp	r4, r3
 80081ac:	d006      	beq.n	80081bc <std+0x48>
 80081ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80081b2:	4294      	cmp	r4, r2
 80081b4:	d002      	beq.n	80081bc <std+0x48>
 80081b6:	33d0      	adds	r3, #208	@ 0xd0
 80081b8:	429c      	cmp	r4, r3
 80081ba:	d105      	bne.n	80081c8 <std+0x54>
 80081bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80081c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081c4:	f000 ba7e 	b.w	80086c4 <__retarget_lock_init_recursive>
 80081c8:	bd10      	pop	{r4, pc}
 80081ca:	bf00      	nop
 80081cc:	0800841d 	.word	0x0800841d
 80081d0:	0800843f 	.word	0x0800843f
 80081d4:	08008477 	.word	0x08008477
 80081d8:	0800849b 	.word	0x0800849b
 80081dc:	200007b0 	.word	0x200007b0

080081e0 <stdio_exit_handler>:
 80081e0:	4a02      	ldr	r2, [pc, #8]	@ (80081ec <stdio_exit_handler+0xc>)
 80081e2:	4903      	ldr	r1, [pc, #12]	@ (80081f0 <stdio_exit_handler+0x10>)
 80081e4:	4803      	ldr	r0, [pc, #12]	@ (80081f4 <stdio_exit_handler+0x14>)
 80081e6:	f000 b869 	b.w	80082bc <_fwalk_sglue>
 80081ea:	bf00      	nop
 80081ec:	2000009c 	.word	0x2000009c
 80081f0:	0800b241 	.word	0x0800b241
 80081f4:	200000ac 	.word	0x200000ac

080081f8 <cleanup_stdio>:
 80081f8:	6841      	ldr	r1, [r0, #4]
 80081fa:	4b0c      	ldr	r3, [pc, #48]	@ (800822c <cleanup_stdio+0x34>)
 80081fc:	4299      	cmp	r1, r3
 80081fe:	b510      	push	{r4, lr}
 8008200:	4604      	mov	r4, r0
 8008202:	d001      	beq.n	8008208 <cleanup_stdio+0x10>
 8008204:	f003 f81c 	bl	800b240 <_fflush_r>
 8008208:	68a1      	ldr	r1, [r4, #8]
 800820a:	4b09      	ldr	r3, [pc, #36]	@ (8008230 <cleanup_stdio+0x38>)
 800820c:	4299      	cmp	r1, r3
 800820e:	d002      	beq.n	8008216 <cleanup_stdio+0x1e>
 8008210:	4620      	mov	r0, r4
 8008212:	f003 f815 	bl	800b240 <_fflush_r>
 8008216:	68e1      	ldr	r1, [r4, #12]
 8008218:	4b06      	ldr	r3, [pc, #24]	@ (8008234 <cleanup_stdio+0x3c>)
 800821a:	4299      	cmp	r1, r3
 800821c:	d004      	beq.n	8008228 <cleanup_stdio+0x30>
 800821e:	4620      	mov	r0, r4
 8008220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008224:	f003 b80c 	b.w	800b240 <_fflush_r>
 8008228:	bd10      	pop	{r4, pc}
 800822a:	bf00      	nop
 800822c:	200007b0 	.word	0x200007b0
 8008230:	20000818 	.word	0x20000818
 8008234:	20000880 	.word	0x20000880

08008238 <global_stdio_init.part.0>:
 8008238:	b510      	push	{r4, lr}
 800823a:	4b0b      	ldr	r3, [pc, #44]	@ (8008268 <global_stdio_init.part.0+0x30>)
 800823c:	4c0b      	ldr	r4, [pc, #44]	@ (800826c <global_stdio_init.part.0+0x34>)
 800823e:	4a0c      	ldr	r2, [pc, #48]	@ (8008270 <global_stdio_init.part.0+0x38>)
 8008240:	601a      	str	r2, [r3, #0]
 8008242:	4620      	mov	r0, r4
 8008244:	2200      	movs	r2, #0
 8008246:	2104      	movs	r1, #4
 8008248:	f7ff ff94 	bl	8008174 <std>
 800824c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008250:	2201      	movs	r2, #1
 8008252:	2109      	movs	r1, #9
 8008254:	f7ff ff8e 	bl	8008174 <std>
 8008258:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800825c:	2202      	movs	r2, #2
 800825e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008262:	2112      	movs	r1, #18
 8008264:	f7ff bf86 	b.w	8008174 <std>
 8008268:	200008e8 	.word	0x200008e8
 800826c:	200007b0 	.word	0x200007b0
 8008270:	080081e1 	.word	0x080081e1

08008274 <__sfp_lock_acquire>:
 8008274:	4801      	ldr	r0, [pc, #4]	@ (800827c <__sfp_lock_acquire+0x8>)
 8008276:	f000 ba26 	b.w	80086c6 <__retarget_lock_acquire_recursive>
 800827a:	bf00      	nop
 800827c:	200008f1 	.word	0x200008f1

08008280 <__sfp_lock_release>:
 8008280:	4801      	ldr	r0, [pc, #4]	@ (8008288 <__sfp_lock_release+0x8>)
 8008282:	f000 ba21 	b.w	80086c8 <__retarget_lock_release_recursive>
 8008286:	bf00      	nop
 8008288:	200008f1 	.word	0x200008f1

0800828c <__sinit>:
 800828c:	b510      	push	{r4, lr}
 800828e:	4604      	mov	r4, r0
 8008290:	f7ff fff0 	bl	8008274 <__sfp_lock_acquire>
 8008294:	6a23      	ldr	r3, [r4, #32]
 8008296:	b11b      	cbz	r3, 80082a0 <__sinit+0x14>
 8008298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800829c:	f7ff bff0 	b.w	8008280 <__sfp_lock_release>
 80082a0:	4b04      	ldr	r3, [pc, #16]	@ (80082b4 <__sinit+0x28>)
 80082a2:	6223      	str	r3, [r4, #32]
 80082a4:	4b04      	ldr	r3, [pc, #16]	@ (80082b8 <__sinit+0x2c>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1f5      	bne.n	8008298 <__sinit+0xc>
 80082ac:	f7ff ffc4 	bl	8008238 <global_stdio_init.part.0>
 80082b0:	e7f2      	b.n	8008298 <__sinit+0xc>
 80082b2:	bf00      	nop
 80082b4:	080081f9 	.word	0x080081f9
 80082b8:	200008e8 	.word	0x200008e8

080082bc <_fwalk_sglue>:
 80082bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082c0:	4607      	mov	r7, r0
 80082c2:	4688      	mov	r8, r1
 80082c4:	4614      	mov	r4, r2
 80082c6:	2600      	movs	r6, #0
 80082c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082cc:	f1b9 0901 	subs.w	r9, r9, #1
 80082d0:	d505      	bpl.n	80082de <_fwalk_sglue+0x22>
 80082d2:	6824      	ldr	r4, [r4, #0]
 80082d4:	2c00      	cmp	r4, #0
 80082d6:	d1f7      	bne.n	80082c8 <_fwalk_sglue+0xc>
 80082d8:	4630      	mov	r0, r6
 80082da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082de:	89ab      	ldrh	r3, [r5, #12]
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d907      	bls.n	80082f4 <_fwalk_sglue+0x38>
 80082e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082e8:	3301      	adds	r3, #1
 80082ea:	d003      	beq.n	80082f4 <_fwalk_sglue+0x38>
 80082ec:	4629      	mov	r1, r5
 80082ee:	4638      	mov	r0, r7
 80082f0:	47c0      	blx	r8
 80082f2:	4306      	orrs	r6, r0
 80082f4:	3568      	adds	r5, #104	@ 0x68
 80082f6:	e7e9      	b.n	80082cc <_fwalk_sglue+0x10>

080082f8 <iprintf>:
 80082f8:	b40f      	push	{r0, r1, r2, r3}
 80082fa:	b507      	push	{r0, r1, r2, lr}
 80082fc:	4906      	ldr	r1, [pc, #24]	@ (8008318 <iprintf+0x20>)
 80082fe:	ab04      	add	r3, sp, #16
 8008300:	6808      	ldr	r0, [r1, #0]
 8008302:	f853 2b04 	ldr.w	r2, [r3], #4
 8008306:	6881      	ldr	r1, [r0, #8]
 8008308:	9301      	str	r3, [sp, #4]
 800830a:	f002 fdfd 	bl	800af08 <_vfiprintf_r>
 800830e:	b003      	add	sp, #12
 8008310:	f85d eb04 	ldr.w	lr, [sp], #4
 8008314:	b004      	add	sp, #16
 8008316:	4770      	bx	lr
 8008318:	200000a8 	.word	0x200000a8

0800831c <_puts_r>:
 800831c:	6a03      	ldr	r3, [r0, #32]
 800831e:	b570      	push	{r4, r5, r6, lr}
 8008320:	6884      	ldr	r4, [r0, #8]
 8008322:	4605      	mov	r5, r0
 8008324:	460e      	mov	r6, r1
 8008326:	b90b      	cbnz	r3, 800832c <_puts_r+0x10>
 8008328:	f7ff ffb0 	bl	800828c <__sinit>
 800832c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800832e:	07db      	lsls	r3, r3, #31
 8008330:	d405      	bmi.n	800833e <_puts_r+0x22>
 8008332:	89a3      	ldrh	r3, [r4, #12]
 8008334:	0598      	lsls	r0, r3, #22
 8008336:	d402      	bmi.n	800833e <_puts_r+0x22>
 8008338:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800833a:	f000 f9c4 	bl	80086c6 <__retarget_lock_acquire_recursive>
 800833e:	89a3      	ldrh	r3, [r4, #12]
 8008340:	0719      	lsls	r1, r3, #28
 8008342:	d502      	bpl.n	800834a <_puts_r+0x2e>
 8008344:	6923      	ldr	r3, [r4, #16]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d135      	bne.n	80083b6 <_puts_r+0x9a>
 800834a:	4621      	mov	r1, r4
 800834c:	4628      	mov	r0, r5
 800834e:	f000 f8e7 	bl	8008520 <__swsetup_r>
 8008352:	b380      	cbz	r0, 80083b6 <_puts_r+0x9a>
 8008354:	f04f 35ff 	mov.w	r5, #4294967295
 8008358:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800835a:	07da      	lsls	r2, r3, #31
 800835c:	d405      	bmi.n	800836a <_puts_r+0x4e>
 800835e:	89a3      	ldrh	r3, [r4, #12]
 8008360:	059b      	lsls	r3, r3, #22
 8008362:	d402      	bmi.n	800836a <_puts_r+0x4e>
 8008364:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008366:	f000 f9af 	bl	80086c8 <__retarget_lock_release_recursive>
 800836a:	4628      	mov	r0, r5
 800836c:	bd70      	pop	{r4, r5, r6, pc}
 800836e:	2b00      	cmp	r3, #0
 8008370:	da04      	bge.n	800837c <_puts_r+0x60>
 8008372:	69a2      	ldr	r2, [r4, #24]
 8008374:	429a      	cmp	r2, r3
 8008376:	dc17      	bgt.n	80083a8 <_puts_r+0x8c>
 8008378:	290a      	cmp	r1, #10
 800837a:	d015      	beq.n	80083a8 <_puts_r+0x8c>
 800837c:	6823      	ldr	r3, [r4, #0]
 800837e:	1c5a      	adds	r2, r3, #1
 8008380:	6022      	str	r2, [r4, #0]
 8008382:	7019      	strb	r1, [r3, #0]
 8008384:	68a3      	ldr	r3, [r4, #8]
 8008386:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800838a:	3b01      	subs	r3, #1
 800838c:	60a3      	str	r3, [r4, #8]
 800838e:	2900      	cmp	r1, #0
 8008390:	d1ed      	bne.n	800836e <_puts_r+0x52>
 8008392:	2b00      	cmp	r3, #0
 8008394:	da11      	bge.n	80083ba <_puts_r+0x9e>
 8008396:	4622      	mov	r2, r4
 8008398:	210a      	movs	r1, #10
 800839a:	4628      	mov	r0, r5
 800839c:	f000 f881 	bl	80084a2 <__swbuf_r>
 80083a0:	3001      	adds	r0, #1
 80083a2:	d0d7      	beq.n	8008354 <_puts_r+0x38>
 80083a4:	250a      	movs	r5, #10
 80083a6:	e7d7      	b.n	8008358 <_puts_r+0x3c>
 80083a8:	4622      	mov	r2, r4
 80083aa:	4628      	mov	r0, r5
 80083ac:	f000 f879 	bl	80084a2 <__swbuf_r>
 80083b0:	3001      	adds	r0, #1
 80083b2:	d1e7      	bne.n	8008384 <_puts_r+0x68>
 80083b4:	e7ce      	b.n	8008354 <_puts_r+0x38>
 80083b6:	3e01      	subs	r6, #1
 80083b8:	e7e4      	b.n	8008384 <_puts_r+0x68>
 80083ba:	6823      	ldr	r3, [r4, #0]
 80083bc:	1c5a      	adds	r2, r3, #1
 80083be:	6022      	str	r2, [r4, #0]
 80083c0:	220a      	movs	r2, #10
 80083c2:	701a      	strb	r2, [r3, #0]
 80083c4:	e7ee      	b.n	80083a4 <_puts_r+0x88>
	...

080083c8 <puts>:
 80083c8:	4b02      	ldr	r3, [pc, #8]	@ (80083d4 <puts+0xc>)
 80083ca:	4601      	mov	r1, r0
 80083cc:	6818      	ldr	r0, [r3, #0]
 80083ce:	f7ff bfa5 	b.w	800831c <_puts_r>
 80083d2:	bf00      	nop
 80083d4:	200000a8 	.word	0x200000a8

080083d8 <siprintf>:
 80083d8:	b40e      	push	{r1, r2, r3}
 80083da:	b510      	push	{r4, lr}
 80083dc:	b09d      	sub	sp, #116	@ 0x74
 80083de:	ab1f      	add	r3, sp, #124	@ 0x7c
 80083e0:	9002      	str	r0, [sp, #8]
 80083e2:	9006      	str	r0, [sp, #24]
 80083e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80083e8:	480a      	ldr	r0, [pc, #40]	@ (8008414 <siprintf+0x3c>)
 80083ea:	9107      	str	r1, [sp, #28]
 80083ec:	9104      	str	r1, [sp, #16]
 80083ee:	490a      	ldr	r1, [pc, #40]	@ (8008418 <siprintf+0x40>)
 80083f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80083f4:	9105      	str	r1, [sp, #20]
 80083f6:	2400      	movs	r4, #0
 80083f8:	a902      	add	r1, sp, #8
 80083fa:	6800      	ldr	r0, [r0, #0]
 80083fc:	9301      	str	r3, [sp, #4]
 80083fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008400:	f002 fc5c 	bl	800acbc <_svfiprintf_r>
 8008404:	9b02      	ldr	r3, [sp, #8]
 8008406:	701c      	strb	r4, [r3, #0]
 8008408:	b01d      	add	sp, #116	@ 0x74
 800840a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800840e:	b003      	add	sp, #12
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	200000a8 	.word	0x200000a8
 8008418:	ffff0208 	.word	0xffff0208

0800841c <__sread>:
 800841c:	b510      	push	{r4, lr}
 800841e:	460c      	mov	r4, r1
 8008420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008424:	f000 f900 	bl	8008628 <_read_r>
 8008428:	2800      	cmp	r0, #0
 800842a:	bfab      	itete	ge
 800842c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800842e:	89a3      	ldrhlt	r3, [r4, #12]
 8008430:	181b      	addge	r3, r3, r0
 8008432:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008436:	bfac      	ite	ge
 8008438:	6563      	strge	r3, [r4, #84]	@ 0x54
 800843a:	81a3      	strhlt	r3, [r4, #12]
 800843c:	bd10      	pop	{r4, pc}

0800843e <__swrite>:
 800843e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008442:	461f      	mov	r7, r3
 8008444:	898b      	ldrh	r3, [r1, #12]
 8008446:	05db      	lsls	r3, r3, #23
 8008448:	4605      	mov	r5, r0
 800844a:	460c      	mov	r4, r1
 800844c:	4616      	mov	r6, r2
 800844e:	d505      	bpl.n	800845c <__swrite+0x1e>
 8008450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008454:	2302      	movs	r3, #2
 8008456:	2200      	movs	r2, #0
 8008458:	f000 f8d4 	bl	8008604 <_lseek_r>
 800845c:	89a3      	ldrh	r3, [r4, #12]
 800845e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008462:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008466:	81a3      	strh	r3, [r4, #12]
 8008468:	4632      	mov	r2, r6
 800846a:	463b      	mov	r3, r7
 800846c:	4628      	mov	r0, r5
 800846e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008472:	f000 b8eb 	b.w	800864c <_write_r>

08008476 <__sseek>:
 8008476:	b510      	push	{r4, lr}
 8008478:	460c      	mov	r4, r1
 800847a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800847e:	f000 f8c1 	bl	8008604 <_lseek_r>
 8008482:	1c43      	adds	r3, r0, #1
 8008484:	89a3      	ldrh	r3, [r4, #12]
 8008486:	bf15      	itete	ne
 8008488:	6560      	strne	r0, [r4, #84]	@ 0x54
 800848a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800848e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008492:	81a3      	strheq	r3, [r4, #12]
 8008494:	bf18      	it	ne
 8008496:	81a3      	strhne	r3, [r4, #12]
 8008498:	bd10      	pop	{r4, pc}

0800849a <__sclose>:
 800849a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800849e:	f000 b8a1 	b.w	80085e4 <_close_r>

080084a2 <__swbuf_r>:
 80084a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084a4:	460e      	mov	r6, r1
 80084a6:	4614      	mov	r4, r2
 80084a8:	4605      	mov	r5, r0
 80084aa:	b118      	cbz	r0, 80084b4 <__swbuf_r+0x12>
 80084ac:	6a03      	ldr	r3, [r0, #32]
 80084ae:	b90b      	cbnz	r3, 80084b4 <__swbuf_r+0x12>
 80084b0:	f7ff feec 	bl	800828c <__sinit>
 80084b4:	69a3      	ldr	r3, [r4, #24]
 80084b6:	60a3      	str	r3, [r4, #8]
 80084b8:	89a3      	ldrh	r3, [r4, #12]
 80084ba:	071a      	lsls	r2, r3, #28
 80084bc:	d501      	bpl.n	80084c2 <__swbuf_r+0x20>
 80084be:	6923      	ldr	r3, [r4, #16]
 80084c0:	b943      	cbnz	r3, 80084d4 <__swbuf_r+0x32>
 80084c2:	4621      	mov	r1, r4
 80084c4:	4628      	mov	r0, r5
 80084c6:	f000 f82b 	bl	8008520 <__swsetup_r>
 80084ca:	b118      	cbz	r0, 80084d4 <__swbuf_r+0x32>
 80084cc:	f04f 37ff 	mov.w	r7, #4294967295
 80084d0:	4638      	mov	r0, r7
 80084d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084d4:	6823      	ldr	r3, [r4, #0]
 80084d6:	6922      	ldr	r2, [r4, #16]
 80084d8:	1a98      	subs	r0, r3, r2
 80084da:	6963      	ldr	r3, [r4, #20]
 80084dc:	b2f6      	uxtb	r6, r6
 80084de:	4283      	cmp	r3, r0
 80084e0:	4637      	mov	r7, r6
 80084e2:	dc05      	bgt.n	80084f0 <__swbuf_r+0x4e>
 80084e4:	4621      	mov	r1, r4
 80084e6:	4628      	mov	r0, r5
 80084e8:	f002 feaa 	bl	800b240 <_fflush_r>
 80084ec:	2800      	cmp	r0, #0
 80084ee:	d1ed      	bne.n	80084cc <__swbuf_r+0x2a>
 80084f0:	68a3      	ldr	r3, [r4, #8]
 80084f2:	3b01      	subs	r3, #1
 80084f4:	60a3      	str	r3, [r4, #8]
 80084f6:	6823      	ldr	r3, [r4, #0]
 80084f8:	1c5a      	adds	r2, r3, #1
 80084fa:	6022      	str	r2, [r4, #0]
 80084fc:	701e      	strb	r6, [r3, #0]
 80084fe:	6962      	ldr	r2, [r4, #20]
 8008500:	1c43      	adds	r3, r0, #1
 8008502:	429a      	cmp	r2, r3
 8008504:	d004      	beq.n	8008510 <__swbuf_r+0x6e>
 8008506:	89a3      	ldrh	r3, [r4, #12]
 8008508:	07db      	lsls	r3, r3, #31
 800850a:	d5e1      	bpl.n	80084d0 <__swbuf_r+0x2e>
 800850c:	2e0a      	cmp	r6, #10
 800850e:	d1df      	bne.n	80084d0 <__swbuf_r+0x2e>
 8008510:	4621      	mov	r1, r4
 8008512:	4628      	mov	r0, r5
 8008514:	f002 fe94 	bl	800b240 <_fflush_r>
 8008518:	2800      	cmp	r0, #0
 800851a:	d0d9      	beq.n	80084d0 <__swbuf_r+0x2e>
 800851c:	e7d6      	b.n	80084cc <__swbuf_r+0x2a>
	...

08008520 <__swsetup_r>:
 8008520:	b538      	push	{r3, r4, r5, lr}
 8008522:	4b29      	ldr	r3, [pc, #164]	@ (80085c8 <__swsetup_r+0xa8>)
 8008524:	4605      	mov	r5, r0
 8008526:	6818      	ldr	r0, [r3, #0]
 8008528:	460c      	mov	r4, r1
 800852a:	b118      	cbz	r0, 8008534 <__swsetup_r+0x14>
 800852c:	6a03      	ldr	r3, [r0, #32]
 800852e:	b90b      	cbnz	r3, 8008534 <__swsetup_r+0x14>
 8008530:	f7ff feac 	bl	800828c <__sinit>
 8008534:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008538:	0719      	lsls	r1, r3, #28
 800853a:	d422      	bmi.n	8008582 <__swsetup_r+0x62>
 800853c:	06da      	lsls	r2, r3, #27
 800853e:	d407      	bmi.n	8008550 <__swsetup_r+0x30>
 8008540:	2209      	movs	r2, #9
 8008542:	602a      	str	r2, [r5, #0]
 8008544:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008548:	81a3      	strh	r3, [r4, #12]
 800854a:	f04f 30ff 	mov.w	r0, #4294967295
 800854e:	e033      	b.n	80085b8 <__swsetup_r+0x98>
 8008550:	0758      	lsls	r0, r3, #29
 8008552:	d512      	bpl.n	800857a <__swsetup_r+0x5a>
 8008554:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008556:	b141      	cbz	r1, 800856a <__swsetup_r+0x4a>
 8008558:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800855c:	4299      	cmp	r1, r3
 800855e:	d002      	beq.n	8008566 <__swsetup_r+0x46>
 8008560:	4628      	mov	r0, r5
 8008562:	f000 ff21 	bl	80093a8 <_free_r>
 8008566:	2300      	movs	r3, #0
 8008568:	6363      	str	r3, [r4, #52]	@ 0x34
 800856a:	89a3      	ldrh	r3, [r4, #12]
 800856c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008570:	81a3      	strh	r3, [r4, #12]
 8008572:	2300      	movs	r3, #0
 8008574:	6063      	str	r3, [r4, #4]
 8008576:	6923      	ldr	r3, [r4, #16]
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	89a3      	ldrh	r3, [r4, #12]
 800857c:	f043 0308 	orr.w	r3, r3, #8
 8008580:	81a3      	strh	r3, [r4, #12]
 8008582:	6923      	ldr	r3, [r4, #16]
 8008584:	b94b      	cbnz	r3, 800859a <__swsetup_r+0x7a>
 8008586:	89a3      	ldrh	r3, [r4, #12]
 8008588:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800858c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008590:	d003      	beq.n	800859a <__swsetup_r+0x7a>
 8008592:	4621      	mov	r1, r4
 8008594:	4628      	mov	r0, r5
 8008596:	f002 fea1 	bl	800b2dc <__smakebuf_r>
 800859a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800859e:	f013 0201 	ands.w	r2, r3, #1
 80085a2:	d00a      	beq.n	80085ba <__swsetup_r+0x9a>
 80085a4:	2200      	movs	r2, #0
 80085a6:	60a2      	str	r2, [r4, #8]
 80085a8:	6962      	ldr	r2, [r4, #20]
 80085aa:	4252      	negs	r2, r2
 80085ac:	61a2      	str	r2, [r4, #24]
 80085ae:	6922      	ldr	r2, [r4, #16]
 80085b0:	b942      	cbnz	r2, 80085c4 <__swsetup_r+0xa4>
 80085b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80085b6:	d1c5      	bne.n	8008544 <__swsetup_r+0x24>
 80085b8:	bd38      	pop	{r3, r4, r5, pc}
 80085ba:	0799      	lsls	r1, r3, #30
 80085bc:	bf58      	it	pl
 80085be:	6962      	ldrpl	r2, [r4, #20]
 80085c0:	60a2      	str	r2, [r4, #8]
 80085c2:	e7f4      	b.n	80085ae <__swsetup_r+0x8e>
 80085c4:	2000      	movs	r0, #0
 80085c6:	e7f7      	b.n	80085b8 <__swsetup_r+0x98>
 80085c8:	200000a8 	.word	0x200000a8

080085cc <memset>:
 80085cc:	4402      	add	r2, r0
 80085ce:	4603      	mov	r3, r0
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d100      	bne.n	80085d6 <memset+0xa>
 80085d4:	4770      	bx	lr
 80085d6:	f803 1b01 	strb.w	r1, [r3], #1
 80085da:	e7f9      	b.n	80085d0 <memset+0x4>

080085dc <_localeconv_r>:
 80085dc:	4800      	ldr	r0, [pc, #0]	@ (80085e0 <_localeconv_r+0x4>)
 80085de:	4770      	bx	lr
 80085e0:	200001e8 	.word	0x200001e8

080085e4 <_close_r>:
 80085e4:	b538      	push	{r3, r4, r5, lr}
 80085e6:	4d06      	ldr	r5, [pc, #24]	@ (8008600 <_close_r+0x1c>)
 80085e8:	2300      	movs	r3, #0
 80085ea:	4604      	mov	r4, r0
 80085ec:	4608      	mov	r0, r1
 80085ee:	602b      	str	r3, [r5, #0]
 80085f0:	f7fa ff2c 	bl	800344c <_close>
 80085f4:	1c43      	adds	r3, r0, #1
 80085f6:	d102      	bne.n	80085fe <_close_r+0x1a>
 80085f8:	682b      	ldr	r3, [r5, #0]
 80085fa:	b103      	cbz	r3, 80085fe <_close_r+0x1a>
 80085fc:	6023      	str	r3, [r4, #0]
 80085fe:	bd38      	pop	{r3, r4, r5, pc}
 8008600:	200008ec 	.word	0x200008ec

08008604 <_lseek_r>:
 8008604:	b538      	push	{r3, r4, r5, lr}
 8008606:	4d07      	ldr	r5, [pc, #28]	@ (8008624 <_lseek_r+0x20>)
 8008608:	4604      	mov	r4, r0
 800860a:	4608      	mov	r0, r1
 800860c:	4611      	mov	r1, r2
 800860e:	2200      	movs	r2, #0
 8008610:	602a      	str	r2, [r5, #0]
 8008612:	461a      	mov	r2, r3
 8008614:	f7fa ff41 	bl	800349a <_lseek>
 8008618:	1c43      	adds	r3, r0, #1
 800861a:	d102      	bne.n	8008622 <_lseek_r+0x1e>
 800861c:	682b      	ldr	r3, [r5, #0]
 800861e:	b103      	cbz	r3, 8008622 <_lseek_r+0x1e>
 8008620:	6023      	str	r3, [r4, #0]
 8008622:	bd38      	pop	{r3, r4, r5, pc}
 8008624:	200008ec 	.word	0x200008ec

08008628 <_read_r>:
 8008628:	b538      	push	{r3, r4, r5, lr}
 800862a:	4d07      	ldr	r5, [pc, #28]	@ (8008648 <_read_r+0x20>)
 800862c:	4604      	mov	r4, r0
 800862e:	4608      	mov	r0, r1
 8008630:	4611      	mov	r1, r2
 8008632:	2200      	movs	r2, #0
 8008634:	602a      	str	r2, [r5, #0]
 8008636:	461a      	mov	r2, r3
 8008638:	f7fa feeb 	bl	8003412 <_read>
 800863c:	1c43      	adds	r3, r0, #1
 800863e:	d102      	bne.n	8008646 <_read_r+0x1e>
 8008640:	682b      	ldr	r3, [r5, #0]
 8008642:	b103      	cbz	r3, 8008646 <_read_r+0x1e>
 8008644:	6023      	str	r3, [r4, #0]
 8008646:	bd38      	pop	{r3, r4, r5, pc}
 8008648:	200008ec 	.word	0x200008ec

0800864c <_write_r>:
 800864c:	b538      	push	{r3, r4, r5, lr}
 800864e:	4d07      	ldr	r5, [pc, #28]	@ (800866c <_write_r+0x20>)
 8008650:	4604      	mov	r4, r0
 8008652:	4608      	mov	r0, r1
 8008654:	4611      	mov	r1, r2
 8008656:	2200      	movs	r2, #0
 8008658:	602a      	str	r2, [r5, #0]
 800865a:	461a      	mov	r2, r3
 800865c:	f7f9 f9c8 	bl	80019f0 <_write>
 8008660:	1c43      	adds	r3, r0, #1
 8008662:	d102      	bne.n	800866a <_write_r+0x1e>
 8008664:	682b      	ldr	r3, [r5, #0]
 8008666:	b103      	cbz	r3, 800866a <_write_r+0x1e>
 8008668:	6023      	str	r3, [r4, #0]
 800866a:	bd38      	pop	{r3, r4, r5, pc}
 800866c:	200008ec 	.word	0x200008ec

08008670 <__errno>:
 8008670:	4b01      	ldr	r3, [pc, #4]	@ (8008678 <__errno+0x8>)
 8008672:	6818      	ldr	r0, [r3, #0]
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	200000a8 	.word	0x200000a8

0800867c <__libc_init_array>:
 800867c:	b570      	push	{r4, r5, r6, lr}
 800867e:	4d0d      	ldr	r5, [pc, #52]	@ (80086b4 <__libc_init_array+0x38>)
 8008680:	4c0d      	ldr	r4, [pc, #52]	@ (80086b8 <__libc_init_array+0x3c>)
 8008682:	1b64      	subs	r4, r4, r5
 8008684:	10a4      	asrs	r4, r4, #2
 8008686:	2600      	movs	r6, #0
 8008688:	42a6      	cmp	r6, r4
 800868a:	d109      	bne.n	80086a0 <__libc_init_array+0x24>
 800868c:	4d0b      	ldr	r5, [pc, #44]	@ (80086bc <__libc_init_array+0x40>)
 800868e:	4c0c      	ldr	r4, [pc, #48]	@ (80086c0 <__libc_init_array+0x44>)
 8008690:	f003 fe50 	bl	800c334 <_init>
 8008694:	1b64      	subs	r4, r4, r5
 8008696:	10a4      	asrs	r4, r4, #2
 8008698:	2600      	movs	r6, #0
 800869a:	42a6      	cmp	r6, r4
 800869c:	d105      	bne.n	80086aa <__libc_init_array+0x2e>
 800869e:	bd70      	pop	{r4, r5, r6, pc}
 80086a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80086a4:	4798      	blx	r3
 80086a6:	3601      	adds	r6, #1
 80086a8:	e7ee      	b.n	8008688 <__libc_init_array+0xc>
 80086aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80086ae:	4798      	blx	r3
 80086b0:	3601      	adds	r6, #1
 80086b2:	e7f2      	b.n	800869a <__libc_init_array+0x1e>
 80086b4:	0800c958 	.word	0x0800c958
 80086b8:	0800c958 	.word	0x0800c958
 80086bc:	0800c958 	.word	0x0800c958
 80086c0:	0800c95c 	.word	0x0800c95c

080086c4 <__retarget_lock_init_recursive>:
 80086c4:	4770      	bx	lr

080086c6 <__retarget_lock_acquire_recursive>:
 80086c6:	4770      	bx	lr

080086c8 <__retarget_lock_release_recursive>:
 80086c8:	4770      	bx	lr

080086ca <memcpy>:
 80086ca:	440a      	add	r2, r1
 80086cc:	4291      	cmp	r1, r2
 80086ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80086d2:	d100      	bne.n	80086d6 <memcpy+0xc>
 80086d4:	4770      	bx	lr
 80086d6:	b510      	push	{r4, lr}
 80086d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086e0:	4291      	cmp	r1, r2
 80086e2:	d1f9      	bne.n	80086d8 <memcpy+0xe>
 80086e4:	bd10      	pop	{r4, pc}
	...

080086e8 <nanf>:
 80086e8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80086f0 <nanf+0x8>
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop
 80086f0:	7fc00000 	.word	0x7fc00000

080086f4 <quorem>:
 80086f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f8:	6903      	ldr	r3, [r0, #16]
 80086fa:	690c      	ldr	r4, [r1, #16]
 80086fc:	42a3      	cmp	r3, r4
 80086fe:	4607      	mov	r7, r0
 8008700:	db7e      	blt.n	8008800 <quorem+0x10c>
 8008702:	3c01      	subs	r4, #1
 8008704:	f101 0814 	add.w	r8, r1, #20
 8008708:	00a3      	lsls	r3, r4, #2
 800870a:	f100 0514 	add.w	r5, r0, #20
 800870e:	9300      	str	r3, [sp, #0]
 8008710:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008714:	9301      	str	r3, [sp, #4]
 8008716:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800871a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800871e:	3301      	adds	r3, #1
 8008720:	429a      	cmp	r2, r3
 8008722:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008726:	fbb2 f6f3 	udiv	r6, r2, r3
 800872a:	d32e      	bcc.n	800878a <quorem+0x96>
 800872c:	f04f 0a00 	mov.w	sl, #0
 8008730:	46c4      	mov	ip, r8
 8008732:	46ae      	mov	lr, r5
 8008734:	46d3      	mov	fp, sl
 8008736:	f85c 3b04 	ldr.w	r3, [ip], #4
 800873a:	b298      	uxth	r0, r3
 800873c:	fb06 a000 	mla	r0, r6, r0, sl
 8008740:	0c02      	lsrs	r2, r0, #16
 8008742:	0c1b      	lsrs	r3, r3, #16
 8008744:	fb06 2303 	mla	r3, r6, r3, r2
 8008748:	f8de 2000 	ldr.w	r2, [lr]
 800874c:	b280      	uxth	r0, r0
 800874e:	b292      	uxth	r2, r2
 8008750:	1a12      	subs	r2, r2, r0
 8008752:	445a      	add	r2, fp
 8008754:	f8de 0000 	ldr.w	r0, [lr]
 8008758:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800875c:	b29b      	uxth	r3, r3
 800875e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008762:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008766:	b292      	uxth	r2, r2
 8008768:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800876c:	45e1      	cmp	r9, ip
 800876e:	f84e 2b04 	str.w	r2, [lr], #4
 8008772:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008776:	d2de      	bcs.n	8008736 <quorem+0x42>
 8008778:	9b00      	ldr	r3, [sp, #0]
 800877a:	58eb      	ldr	r3, [r5, r3]
 800877c:	b92b      	cbnz	r3, 800878a <quorem+0x96>
 800877e:	9b01      	ldr	r3, [sp, #4]
 8008780:	3b04      	subs	r3, #4
 8008782:	429d      	cmp	r5, r3
 8008784:	461a      	mov	r2, r3
 8008786:	d32f      	bcc.n	80087e8 <quorem+0xf4>
 8008788:	613c      	str	r4, [r7, #16]
 800878a:	4638      	mov	r0, r7
 800878c:	f001 f9c8 	bl	8009b20 <__mcmp>
 8008790:	2800      	cmp	r0, #0
 8008792:	db25      	blt.n	80087e0 <quorem+0xec>
 8008794:	4629      	mov	r1, r5
 8008796:	2000      	movs	r0, #0
 8008798:	f858 2b04 	ldr.w	r2, [r8], #4
 800879c:	f8d1 c000 	ldr.w	ip, [r1]
 80087a0:	fa1f fe82 	uxth.w	lr, r2
 80087a4:	fa1f f38c 	uxth.w	r3, ip
 80087a8:	eba3 030e 	sub.w	r3, r3, lr
 80087ac:	4403      	add	r3, r0
 80087ae:	0c12      	lsrs	r2, r2, #16
 80087b0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80087b4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087be:	45c1      	cmp	r9, r8
 80087c0:	f841 3b04 	str.w	r3, [r1], #4
 80087c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80087c8:	d2e6      	bcs.n	8008798 <quorem+0xa4>
 80087ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087d2:	b922      	cbnz	r2, 80087de <quorem+0xea>
 80087d4:	3b04      	subs	r3, #4
 80087d6:	429d      	cmp	r5, r3
 80087d8:	461a      	mov	r2, r3
 80087da:	d30b      	bcc.n	80087f4 <quorem+0x100>
 80087dc:	613c      	str	r4, [r7, #16]
 80087de:	3601      	adds	r6, #1
 80087e0:	4630      	mov	r0, r6
 80087e2:	b003      	add	sp, #12
 80087e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087e8:	6812      	ldr	r2, [r2, #0]
 80087ea:	3b04      	subs	r3, #4
 80087ec:	2a00      	cmp	r2, #0
 80087ee:	d1cb      	bne.n	8008788 <quorem+0x94>
 80087f0:	3c01      	subs	r4, #1
 80087f2:	e7c6      	b.n	8008782 <quorem+0x8e>
 80087f4:	6812      	ldr	r2, [r2, #0]
 80087f6:	3b04      	subs	r3, #4
 80087f8:	2a00      	cmp	r2, #0
 80087fa:	d1ef      	bne.n	80087dc <quorem+0xe8>
 80087fc:	3c01      	subs	r4, #1
 80087fe:	e7ea      	b.n	80087d6 <quorem+0xe2>
 8008800:	2000      	movs	r0, #0
 8008802:	e7ee      	b.n	80087e2 <quorem+0xee>
 8008804:	0000      	movs	r0, r0
	...

08008808 <_dtoa_r>:
 8008808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880c:	69c7      	ldr	r7, [r0, #28]
 800880e:	b097      	sub	sp, #92	@ 0x5c
 8008810:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008814:	ec55 4b10 	vmov	r4, r5, d0
 8008818:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800881a:	9107      	str	r1, [sp, #28]
 800881c:	4681      	mov	r9, r0
 800881e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008820:	9311      	str	r3, [sp, #68]	@ 0x44
 8008822:	b97f      	cbnz	r7, 8008844 <_dtoa_r+0x3c>
 8008824:	2010      	movs	r0, #16
 8008826:	f000 fe09 	bl	800943c <malloc>
 800882a:	4602      	mov	r2, r0
 800882c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008830:	b920      	cbnz	r0, 800883c <_dtoa_r+0x34>
 8008832:	4ba9      	ldr	r3, [pc, #676]	@ (8008ad8 <_dtoa_r+0x2d0>)
 8008834:	21ef      	movs	r1, #239	@ 0xef
 8008836:	48a9      	ldr	r0, [pc, #676]	@ (8008adc <_dtoa_r+0x2d4>)
 8008838:	f002 fdf2 	bl	800b420 <__assert_func>
 800883c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008840:	6007      	str	r7, [r0, #0]
 8008842:	60c7      	str	r7, [r0, #12]
 8008844:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008848:	6819      	ldr	r1, [r3, #0]
 800884a:	b159      	cbz	r1, 8008864 <_dtoa_r+0x5c>
 800884c:	685a      	ldr	r2, [r3, #4]
 800884e:	604a      	str	r2, [r1, #4]
 8008850:	2301      	movs	r3, #1
 8008852:	4093      	lsls	r3, r2
 8008854:	608b      	str	r3, [r1, #8]
 8008856:	4648      	mov	r0, r9
 8008858:	f000 fee6 	bl	8009628 <_Bfree>
 800885c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008860:	2200      	movs	r2, #0
 8008862:	601a      	str	r2, [r3, #0]
 8008864:	1e2b      	subs	r3, r5, #0
 8008866:	bfb9      	ittee	lt
 8008868:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800886c:	9305      	strlt	r3, [sp, #20]
 800886e:	2300      	movge	r3, #0
 8008870:	6033      	strge	r3, [r6, #0]
 8008872:	9f05      	ldr	r7, [sp, #20]
 8008874:	4b9a      	ldr	r3, [pc, #616]	@ (8008ae0 <_dtoa_r+0x2d8>)
 8008876:	bfbc      	itt	lt
 8008878:	2201      	movlt	r2, #1
 800887a:	6032      	strlt	r2, [r6, #0]
 800887c:	43bb      	bics	r3, r7
 800887e:	d112      	bne.n	80088a6 <_dtoa_r+0x9e>
 8008880:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008882:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008886:	6013      	str	r3, [r2, #0]
 8008888:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800888c:	4323      	orrs	r3, r4
 800888e:	f000 855a 	beq.w	8009346 <_dtoa_r+0xb3e>
 8008892:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008894:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008af4 <_dtoa_r+0x2ec>
 8008898:	2b00      	cmp	r3, #0
 800889a:	f000 855c 	beq.w	8009356 <_dtoa_r+0xb4e>
 800889e:	f10a 0303 	add.w	r3, sl, #3
 80088a2:	f000 bd56 	b.w	8009352 <_dtoa_r+0xb4a>
 80088a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80088aa:	2200      	movs	r2, #0
 80088ac:	ec51 0b17 	vmov	r0, r1, d7
 80088b0:	2300      	movs	r3, #0
 80088b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80088b6:	f7f8 f907 	bl	8000ac8 <__aeabi_dcmpeq>
 80088ba:	4680      	mov	r8, r0
 80088bc:	b158      	cbz	r0, 80088d6 <_dtoa_r+0xce>
 80088be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80088c0:	2301      	movs	r3, #1
 80088c2:	6013      	str	r3, [r2, #0]
 80088c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088c6:	b113      	cbz	r3, 80088ce <_dtoa_r+0xc6>
 80088c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80088ca:	4b86      	ldr	r3, [pc, #536]	@ (8008ae4 <_dtoa_r+0x2dc>)
 80088cc:	6013      	str	r3, [r2, #0]
 80088ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008af8 <_dtoa_r+0x2f0>
 80088d2:	f000 bd40 	b.w	8009356 <_dtoa_r+0xb4e>
 80088d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80088da:	aa14      	add	r2, sp, #80	@ 0x50
 80088dc:	a915      	add	r1, sp, #84	@ 0x54
 80088de:	4648      	mov	r0, r9
 80088e0:	f001 fa3e 	bl	8009d60 <__d2b>
 80088e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80088e8:	9002      	str	r0, [sp, #8]
 80088ea:	2e00      	cmp	r6, #0
 80088ec:	d078      	beq.n	80089e0 <_dtoa_r+0x1d8>
 80088ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80088f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80088fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008900:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008904:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008908:	4619      	mov	r1, r3
 800890a:	2200      	movs	r2, #0
 800890c:	4b76      	ldr	r3, [pc, #472]	@ (8008ae8 <_dtoa_r+0x2e0>)
 800890e:	f7f7 fcbb 	bl	8000288 <__aeabi_dsub>
 8008912:	a36b      	add	r3, pc, #428	@ (adr r3, 8008ac0 <_dtoa_r+0x2b8>)
 8008914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008918:	f7f7 fe6e 	bl	80005f8 <__aeabi_dmul>
 800891c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008ac8 <_dtoa_r+0x2c0>)
 800891e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008922:	f7f7 fcb3 	bl	800028c <__adddf3>
 8008926:	4604      	mov	r4, r0
 8008928:	4630      	mov	r0, r6
 800892a:	460d      	mov	r5, r1
 800892c:	f7f7 fdfa 	bl	8000524 <__aeabi_i2d>
 8008930:	a367      	add	r3, pc, #412	@ (adr r3, 8008ad0 <_dtoa_r+0x2c8>)
 8008932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008936:	f7f7 fe5f 	bl	80005f8 <__aeabi_dmul>
 800893a:	4602      	mov	r2, r0
 800893c:	460b      	mov	r3, r1
 800893e:	4620      	mov	r0, r4
 8008940:	4629      	mov	r1, r5
 8008942:	f7f7 fca3 	bl	800028c <__adddf3>
 8008946:	4604      	mov	r4, r0
 8008948:	460d      	mov	r5, r1
 800894a:	f7f8 f905 	bl	8000b58 <__aeabi_d2iz>
 800894e:	2200      	movs	r2, #0
 8008950:	4607      	mov	r7, r0
 8008952:	2300      	movs	r3, #0
 8008954:	4620      	mov	r0, r4
 8008956:	4629      	mov	r1, r5
 8008958:	f7f8 f8c0 	bl	8000adc <__aeabi_dcmplt>
 800895c:	b140      	cbz	r0, 8008970 <_dtoa_r+0x168>
 800895e:	4638      	mov	r0, r7
 8008960:	f7f7 fde0 	bl	8000524 <__aeabi_i2d>
 8008964:	4622      	mov	r2, r4
 8008966:	462b      	mov	r3, r5
 8008968:	f7f8 f8ae 	bl	8000ac8 <__aeabi_dcmpeq>
 800896c:	b900      	cbnz	r0, 8008970 <_dtoa_r+0x168>
 800896e:	3f01      	subs	r7, #1
 8008970:	2f16      	cmp	r7, #22
 8008972:	d852      	bhi.n	8008a1a <_dtoa_r+0x212>
 8008974:	4b5d      	ldr	r3, [pc, #372]	@ (8008aec <_dtoa_r+0x2e4>)
 8008976:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800897a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800897e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008982:	f7f8 f8ab 	bl	8000adc <__aeabi_dcmplt>
 8008986:	2800      	cmp	r0, #0
 8008988:	d049      	beq.n	8008a1e <_dtoa_r+0x216>
 800898a:	3f01      	subs	r7, #1
 800898c:	2300      	movs	r3, #0
 800898e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008990:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008992:	1b9b      	subs	r3, r3, r6
 8008994:	1e5a      	subs	r2, r3, #1
 8008996:	bf45      	ittet	mi
 8008998:	f1c3 0301 	rsbmi	r3, r3, #1
 800899c:	9300      	strmi	r3, [sp, #0]
 800899e:	2300      	movpl	r3, #0
 80089a0:	2300      	movmi	r3, #0
 80089a2:	9206      	str	r2, [sp, #24]
 80089a4:	bf54      	ite	pl
 80089a6:	9300      	strpl	r3, [sp, #0]
 80089a8:	9306      	strmi	r3, [sp, #24]
 80089aa:	2f00      	cmp	r7, #0
 80089ac:	db39      	blt.n	8008a22 <_dtoa_r+0x21a>
 80089ae:	9b06      	ldr	r3, [sp, #24]
 80089b0:	970d      	str	r7, [sp, #52]	@ 0x34
 80089b2:	443b      	add	r3, r7
 80089b4:	9306      	str	r3, [sp, #24]
 80089b6:	2300      	movs	r3, #0
 80089b8:	9308      	str	r3, [sp, #32]
 80089ba:	9b07      	ldr	r3, [sp, #28]
 80089bc:	2b09      	cmp	r3, #9
 80089be:	d863      	bhi.n	8008a88 <_dtoa_r+0x280>
 80089c0:	2b05      	cmp	r3, #5
 80089c2:	bfc4      	itt	gt
 80089c4:	3b04      	subgt	r3, #4
 80089c6:	9307      	strgt	r3, [sp, #28]
 80089c8:	9b07      	ldr	r3, [sp, #28]
 80089ca:	f1a3 0302 	sub.w	r3, r3, #2
 80089ce:	bfcc      	ite	gt
 80089d0:	2400      	movgt	r4, #0
 80089d2:	2401      	movle	r4, #1
 80089d4:	2b03      	cmp	r3, #3
 80089d6:	d863      	bhi.n	8008aa0 <_dtoa_r+0x298>
 80089d8:	e8df f003 	tbb	[pc, r3]
 80089dc:	2b375452 	.word	0x2b375452
 80089e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80089e4:	441e      	add	r6, r3
 80089e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80089ea:	2b20      	cmp	r3, #32
 80089ec:	bfc1      	itttt	gt
 80089ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80089f2:	409f      	lslgt	r7, r3
 80089f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80089f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80089fc:	bfd6      	itet	le
 80089fe:	f1c3 0320 	rsble	r3, r3, #32
 8008a02:	ea47 0003 	orrgt.w	r0, r7, r3
 8008a06:	fa04 f003 	lslle.w	r0, r4, r3
 8008a0a:	f7f7 fd7b 	bl	8000504 <__aeabi_ui2d>
 8008a0e:	2201      	movs	r2, #1
 8008a10:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008a14:	3e01      	subs	r6, #1
 8008a16:	9212      	str	r2, [sp, #72]	@ 0x48
 8008a18:	e776      	b.n	8008908 <_dtoa_r+0x100>
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e7b7      	b.n	800898e <_dtoa_r+0x186>
 8008a1e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008a20:	e7b6      	b.n	8008990 <_dtoa_r+0x188>
 8008a22:	9b00      	ldr	r3, [sp, #0]
 8008a24:	1bdb      	subs	r3, r3, r7
 8008a26:	9300      	str	r3, [sp, #0]
 8008a28:	427b      	negs	r3, r7
 8008a2a:	9308      	str	r3, [sp, #32]
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008a30:	e7c3      	b.n	80089ba <_dtoa_r+0x1b2>
 8008a32:	2301      	movs	r3, #1
 8008a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a38:	eb07 0b03 	add.w	fp, r7, r3
 8008a3c:	f10b 0301 	add.w	r3, fp, #1
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	9303      	str	r3, [sp, #12]
 8008a44:	bfb8      	it	lt
 8008a46:	2301      	movlt	r3, #1
 8008a48:	e006      	b.n	8008a58 <_dtoa_r+0x250>
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	dd28      	ble.n	8008aa6 <_dtoa_r+0x29e>
 8008a54:	469b      	mov	fp, r3
 8008a56:	9303      	str	r3, [sp, #12]
 8008a58:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008a5c:	2100      	movs	r1, #0
 8008a5e:	2204      	movs	r2, #4
 8008a60:	f102 0514 	add.w	r5, r2, #20
 8008a64:	429d      	cmp	r5, r3
 8008a66:	d926      	bls.n	8008ab6 <_dtoa_r+0x2ae>
 8008a68:	6041      	str	r1, [r0, #4]
 8008a6a:	4648      	mov	r0, r9
 8008a6c:	f000 fd9c 	bl	80095a8 <_Balloc>
 8008a70:	4682      	mov	sl, r0
 8008a72:	2800      	cmp	r0, #0
 8008a74:	d142      	bne.n	8008afc <_dtoa_r+0x2f4>
 8008a76:	4b1e      	ldr	r3, [pc, #120]	@ (8008af0 <_dtoa_r+0x2e8>)
 8008a78:	4602      	mov	r2, r0
 8008a7a:	f240 11af 	movw	r1, #431	@ 0x1af
 8008a7e:	e6da      	b.n	8008836 <_dtoa_r+0x2e>
 8008a80:	2300      	movs	r3, #0
 8008a82:	e7e3      	b.n	8008a4c <_dtoa_r+0x244>
 8008a84:	2300      	movs	r3, #0
 8008a86:	e7d5      	b.n	8008a34 <_dtoa_r+0x22c>
 8008a88:	2401      	movs	r4, #1
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	9307      	str	r3, [sp, #28]
 8008a8e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008a90:	f04f 3bff 	mov.w	fp, #4294967295
 8008a94:	2200      	movs	r2, #0
 8008a96:	f8cd b00c 	str.w	fp, [sp, #12]
 8008a9a:	2312      	movs	r3, #18
 8008a9c:	920c      	str	r2, [sp, #48]	@ 0x30
 8008a9e:	e7db      	b.n	8008a58 <_dtoa_r+0x250>
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aa4:	e7f4      	b.n	8008a90 <_dtoa_r+0x288>
 8008aa6:	f04f 0b01 	mov.w	fp, #1
 8008aaa:	f8cd b00c 	str.w	fp, [sp, #12]
 8008aae:	465b      	mov	r3, fp
 8008ab0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008ab4:	e7d0      	b.n	8008a58 <_dtoa_r+0x250>
 8008ab6:	3101      	adds	r1, #1
 8008ab8:	0052      	lsls	r2, r2, #1
 8008aba:	e7d1      	b.n	8008a60 <_dtoa_r+0x258>
 8008abc:	f3af 8000 	nop.w
 8008ac0:	636f4361 	.word	0x636f4361
 8008ac4:	3fd287a7 	.word	0x3fd287a7
 8008ac8:	8b60c8b3 	.word	0x8b60c8b3
 8008acc:	3fc68a28 	.word	0x3fc68a28
 8008ad0:	509f79fb 	.word	0x509f79fb
 8008ad4:	3fd34413 	.word	0x3fd34413
 8008ad8:	0800c4e6 	.word	0x0800c4e6
 8008adc:	0800c4fd 	.word	0x0800c4fd
 8008ae0:	7ff00000 	.word	0x7ff00000
 8008ae4:	0800c4b1 	.word	0x0800c4b1
 8008ae8:	3ff80000 	.word	0x3ff80000
 8008aec:	0800c6b0 	.word	0x0800c6b0
 8008af0:	0800c555 	.word	0x0800c555
 8008af4:	0800c4e2 	.word	0x0800c4e2
 8008af8:	0800c4b0 	.word	0x0800c4b0
 8008afc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008b00:	6018      	str	r0, [r3, #0]
 8008b02:	9b03      	ldr	r3, [sp, #12]
 8008b04:	2b0e      	cmp	r3, #14
 8008b06:	f200 80a1 	bhi.w	8008c4c <_dtoa_r+0x444>
 8008b0a:	2c00      	cmp	r4, #0
 8008b0c:	f000 809e 	beq.w	8008c4c <_dtoa_r+0x444>
 8008b10:	2f00      	cmp	r7, #0
 8008b12:	dd33      	ble.n	8008b7c <_dtoa_r+0x374>
 8008b14:	4b9c      	ldr	r3, [pc, #624]	@ (8008d88 <_dtoa_r+0x580>)
 8008b16:	f007 020f 	and.w	r2, r7, #15
 8008b1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b1e:	ed93 7b00 	vldr	d7, [r3]
 8008b22:	05f8      	lsls	r0, r7, #23
 8008b24:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008b28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008b2c:	d516      	bpl.n	8008b5c <_dtoa_r+0x354>
 8008b2e:	4b97      	ldr	r3, [pc, #604]	@ (8008d8c <_dtoa_r+0x584>)
 8008b30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008b38:	f7f7 fe88 	bl	800084c <__aeabi_ddiv>
 8008b3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b40:	f004 040f 	and.w	r4, r4, #15
 8008b44:	2603      	movs	r6, #3
 8008b46:	4d91      	ldr	r5, [pc, #580]	@ (8008d8c <_dtoa_r+0x584>)
 8008b48:	b954      	cbnz	r4, 8008b60 <_dtoa_r+0x358>
 8008b4a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008b4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b52:	f7f7 fe7b 	bl	800084c <__aeabi_ddiv>
 8008b56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b5a:	e028      	b.n	8008bae <_dtoa_r+0x3a6>
 8008b5c:	2602      	movs	r6, #2
 8008b5e:	e7f2      	b.n	8008b46 <_dtoa_r+0x33e>
 8008b60:	07e1      	lsls	r1, r4, #31
 8008b62:	d508      	bpl.n	8008b76 <_dtoa_r+0x36e>
 8008b64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008b68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008b6c:	f7f7 fd44 	bl	80005f8 <__aeabi_dmul>
 8008b70:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008b74:	3601      	adds	r6, #1
 8008b76:	1064      	asrs	r4, r4, #1
 8008b78:	3508      	adds	r5, #8
 8008b7a:	e7e5      	b.n	8008b48 <_dtoa_r+0x340>
 8008b7c:	f000 80af 	beq.w	8008cde <_dtoa_r+0x4d6>
 8008b80:	427c      	negs	r4, r7
 8008b82:	4b81      	ldr	r3, [pc, #516]	@ (8008d88 <_dtoa_r+0x580>)
 8008b84:	4d81      	ldr	r5, [pc, #516]	@ (8008d8c <_dtoa_r+0x584>)
 8008b86:	f004 020f 	and.w	r2, r4, #15
 8008b8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b96:	f7f7 fd2f 	bl	80005f8 <__aeabi_dmul>
 8008b9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b9e:	1124      	asrs	r4, r4, #4
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	2602      	movs	r6, #2
 8008ba4:	2c00      	cmp	r4, #0
 8008ba6:	f040 808f 	bne.w	8008cc8 <_dtoa_r+0x4c0>
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d1d3      	bne.n	8008b56 <_dtoa_r+0x34e>
 8008bae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bb0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	f000 8094 	beq.w	8008ce2 <_dtoa_r+0x4da>
 8008bba:	4b75      	ldr	r3, [pc, #468]	@ (8008d90 <_dtoa_r+0x588>)
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	4629      	mov	r1, r5
 8008bc2:	f7f7 ff8b 	bl	8000adc <__aeabi_dcmplt>
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	f000 808b 	beq.w	8008ce2 <_dtoa_r+0x4da>
 8008bcc:	9b03      	ldr	r3, [sp, #12]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	f000 8087 	beq.w	8008ce2 <_dtoa_r+0x4da>
 8008bd4:	f1bb 0f00 	cmp.w	fp, #0
 8008bd8:	dd34      	ble.n	8008c44 <_dtoa_r+0x43c>
 8008bda:	4620      	mov	r0, r4
 8008bdc:	4b6d      	ldr	r3, [pc, #436]	@ (8008d94 <_dtoa_r+0x58c>)
 8008bde:	2200      	movs	r2, #0
 8008be0:	4629      	mov	r1, r5
 8008be2:	f7f7 fd09 	bl	80005f8 <__aeabi_dmul>
 8008be6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bea:	f107 38ff 	add.w	r8, r7, #4294967295
 8008bee:	3601      	adds	r6, #1
 8008bf0:	465c      	mov	r4, fp
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	f7f7 fc96 	bl	8000524 <__aeabi_i2d>
 8008bf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bfc:	f7f7 fcfc 	bl	80005f8 <__aeabi_dmul>
 8008c00:	4b65      	ldr	r3, [pc, #404]	@ (8008d98 <_dtoa_r+0x590>)
 8008c02:	2200      	movs	r2, #0
 8008c04:	f7f7 fb42 	bl	800028c <__adddf3>
 8008c08:	4605      	mov	r5, r0
 8008c0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008c0e:	2c00      	cmp	r4, #0
 8008c10:	d16a      	bne.n	8008ce8 <_dtoa_r+0x4e0>
 8008c12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c16:	4b61      	ldr	r3, [pc, #388]	@ (8008d9c <_dtoa_r+0x594>)
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f7f7 fb35 	bl	8000288 <__aeabi_dsub>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	460b      	mov	r3, r1
 8008c22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c26:	462a      	mov	r2, r5
 8008c28:	4633      	mov	r3, r6
 8008c2a:	f7f7 ff75 	bl	8000b18 <__aeabi_dcmpgt>
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	f040 8298 	bne.w	8009164 <_dtoa_r+0x95c>
 8008c34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c38:	462a      	mov	r2, r5
 8008c3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008c3e:	f7f7 ff4d 	bl	8000adc <__aeabi_dcmplt>
 8008c42:	bb38      	cbnz	r0, 8008c94 <_dtoa_r+0x48c>
 8008c44:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008c48:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008c4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	f2c0 8157 	blt.w	8008f02 <_dtoa_r+0x6fa>
 8008c54:	2f0e      	cmp	r7, #14
 8008c56:	f300 8154 	bgt.w	8008f02 <_dtoa_r+0x6fa>
 8008c5a:	4b4b      	ldr	r3, [pc, #300]	@ (8008d88 <_dtoa_r+0x580>)
 8008c5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008c60:	ed93 7b00 	vldr	d7, [r3]
 8008c64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	ed8d 7b00 	vstr	d7, [sp]
 8008c6c:	f280 80e5 	bge.w	8008e3a <_dtoa_r+0x632>
 8008c70:	9b03      	ldr	r3, [sp, #12]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	f300 80e1 	bgt.w	8008e3a <_dtoa_r+0x632>
 8008c78:	d10c      	bne.n	8008c94 <_dtoa_r+0x48c>
 8008c7a:	4b48      	ldr	r3, [pc, #288]	@ (8008d9c <_dtoa_r+0x594>)
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	ec51 0b17 	vmov	r0, r1, d7
 8008c82:	f7f7 fcb9 	bl	80005f8 <__aeabi_dmul>
 8008c86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c8a:	f7f7 ff3b 	bl	8000b04 <__aeabi_dcmpge>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	f000 8266 	beq.w	8009160 <_dtoa_r+0x958>
 8008c94:	2400      	movs	r4, #0
 8008c96:	4625      	mov	r5, r4
 8008c98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c9a:	4656      	mov	r6, sl
 8008c9c:	ea6f 0803 	mvn.w	r8, r3
 8008ca0:	2700      	movs	r7, #0
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	4648      	mov	r0, r9
 8008ca6:	f000 fcbf 	bl	8009628 <_Bfree>
 8008caa:	2d00      	cmp	r5, #0
 8008cac:	f000 80bd 	beq.w	8008e2a <_dtoa_r+0x622>
 8008cb0:	b12f      	cbz	r7, 8008cbe <_dtoa_r+0x4b6>
 8008cb2:	42af      	cmp	r7, r5
 8008cb4:	d003      	beq.n	8008cbe <_dtoa_r+0x4b6>
 8008cb6:	4639      	mov	r1, r7
 8008cb8:	4648      	mov	r0, r9
 8008cba:	f000 fcb5 	bl	8009628 <_Bfree>
 8008cbe:	4629      	mov	r1, r5
 8008cc0:	4648      	mov	r0, r9
 8008cc2:	f000 fcb1 	bl	8009628 <_Bfree>
 8008cc6:	e0b0      	b.n	8008e2a <_dtoa_r+0x622>
 8008cc8:	07e2      	lsls	r2, r4, #31
 8008cca:	d505      	bpl.n	8008cd8 <_dtoa_r+0x4d0>
 8008ccc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008cd0:	f7f7 fc92 	bl	80005f8 <__aeabi_dmul>
 8008cd4:	3601      	adds	r6, #1
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	1064      	asrs	r4, r4, #1
 8008cda:	3508      	adds	r5, #8
 8008cdc:	e762      	b.n	8008ba4 <_dtoa_r+0x39c>
 8008cde:	2602      	movs	r6, #2
 8008ce0:	e765      	b.n	8008bae <_dtoa_r+0x3a6>
 8008ce2:	9c03      	ldr	r4, [sp, #12]
 8008ce4:	46b8      	mov	r8, r7
 8008ce6:	e784      	b.n	8008bf2 <_dtoa_r+0x3ea>
 8008ce8:	4b27      	ldr	r3, [pc, #156]	@ (8008d88 <_dtoa_r+0x580>)
 8008cea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008cec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008cf0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008cf4:	4454      	add	r4, sl
 8008cf6:	2900      	cmp	r1, #0
 8008cf8:	d054      	beq.n	8008da4 <_dtoa_r+0x59c>
 8008cfa:	4929      	ldr	r1, [pc, #164]	@ (8008da0 <_dtoa_r+0x598>)
 8008cfc:	2000      	movs	r0, #0
 8008cfe:	f7f7 fda5 	bl	800084c <__aeabi_ddiv>
 8008d02:	4633      	mov	r3, r6
 8008d04:	462a      	mov	r2, r5
 8008d06:	f7f7 fabf 	bl	8000288 <__aeabi_dsub>
 8008d0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008d0e:	4656      	mov	r6, sl
 8008d10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d14:	f7f7 ff20 	bl	8000b58 <__aeabi_d2iz>
 8008d18:	4605      	mov	r5, r0
 8008d1a:	f7f7 fc03 	bl	8000524 <__aeabi_i2d>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	460b      	mov	r3, r1
 8008d22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d26:	f7f7 faaf 	bl	8000288 <__aeabi_dsub>
 8008d2a:	3530      	adds	r5, #48	@ 0x30
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008d34:	f806 5b01 	strb.w	r5, [r6], #1
 8008d38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008d3c:	f7f7 fece 	bl	8000adc <__aeabi_dcmplt>
 8008d40:	2800      	cmp	r0, #0
 8008d42:	d172      	bne.n	8008e2a <_dtoa_r+0x622>
 8008d44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d48:	4911      	ldr	r1, [pc, #68]	@ (8008d90 <_dtoa_r+0x588>)
 8008d4a:	2000      	movs	r0, #0
 8008d4c:	f7f7 fa9c 	bl	8000288 <__aeabi_dsub>
 8008d50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008d54:	f7f7 fec2 	bl	8000adc <__aeabi_dcmplt>
 8008d58:	2800      	cmp	r0, #0
 8008d5a:	f040 80b4 	bne.w	8008ec6 <_dtoa_r+0x6be>
 8008d5e:	42a6      	cmp	r6, r4
 8008d60:	f43f af70 	beq.w	8008c44 <_dtoa_r+0x43c>
 8008d64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008d68:	4b0a      	ldr	r3, [pc, #40]	@ (8008d94 <_dtoa_r+0x58c>)
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f7f7 fc44 	bl	80005f8 <__aeabi_dmul>
 8008d70:	4b08      	ldr	r3, [pc, #32]	@ (8008d94 <_dtoa_r+0x58c>)
 8008d72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008d76:	2200      	movs	r2, #0
 8008d78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d7c:	f7f7 fc3c 	bl	80005f8 <__aeabi_dmul>
 8008d80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d84:	e7c4      	b.n	8008d10 <_dtoa_r+0x508>
 8008d86:	bf00      	nop
 8008d88:	0800c6b0 	.word	0x0800c6b0
 8008d8c:	0800c688 	.word	0x0800c688
 8008d90:	3ff00000 	.word	0x3ff00000
 8008d94:	40240000 	.word	0x40240000
 8008d98:	401c0000 	.word	0x401c0000
 8008d9c:	40140000 	.word	0x40140000
 8008da0:	3fe00000 	.word	0x3fe00000
 8008da4:	4631      	mov	r1, r6
 8008da6:	4628      	mov	r0, r5
 8008da8:	f7f7 fc26 	bl	80005f8 <__aeabi_dmul>
 8008dac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008db0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008db2:	4656      	mov	r6, sl
 8008db4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008db8:	f7f7 fece 	bl	8000b58 <__aeabi_d2iz>
 8008dbc:	4605      	mov	r5, r0
 8008dbe:	f7f7 fbb1 	bl	8000524 <__aeabi_i2d>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008dca:	f7f7 fa5d 	bl	8000288 <__aeabi_dsub>
 8008dce:	3530      	adds	r5, #48	@ 0x30
 8008dd0:	f806 5b01 	strb.w	r5, [r6], #1
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	460b      	mov	r3, r1
 8008dd8:	42a6      	cmp	r6, r4
 8008dda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008dde:	f04f 0200 	mov.w	r2, #0
 8008de2:	d124      	bne.n	8008e2e <_dtoa_r+0x626>
 8008de4:	4baf      	ldr	r3, [pc, #700]	@ (80090a4 <_dtoa_r+0x89c>)
 8008de6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008dea:	f7f7 fa4f 	bl	800028c <__adddf3>
 8008dee:	4602      	mov	r2, r0
 8008df0:	460b      	mov	r3, r1
 8008df2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008df6:	f7f7 fe8f 	bl	8000b18 <__aeabi_dcmpgt>
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	d163      	bne.n	8008ec6 <_dtoa_r+0x6be>
 8008dfe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008e02:	49a8      	ldr	r1, [pc, #672]	@ (80090a4 <_dtoa_r+0x89c>)
 8008e04:	2000      	movs	r0, #0
 8008e06:	f7f7 fa3f 	bl	8000288 <__aeabi_dsub>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	460b      	mov	r3, r1
 8008e0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e12:	f7f7 fe63 	bl	8000adc <__aeabi_dcmplt>
 8008e16:	2800      	cmp	r0, #0
 8008e18:	f43f af14 	beq.w	8008c44 <_dtoa_r+0x43c>
 8008e1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008e1e:	1e73      	subs	r3, r6, #1
 8008e20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008e26:	2b30      	cmp	r3, #48	@ 0x30
 8008e28:	d0f8      	beq.n	8008e1c <_dtoa_r+0x614>
 8008e2a:	4647      	mov	r7, r8
 8008e2c:	e03b      	b.n	8008ea6 <_dtoa_r+0x69e>
 8008e2e:	4b9e      	ldr	r3, [pc, #632]	@ (80090a8 <_dtoa_r+0x8a0>)
 8008e30:	f7f7 fbe2 	bl	80005f8 <__aeabi_dmul>
 8008e34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e38:	e7bc      	b.n	8008db4 <_dtoa_r+0x5ac>
 8008e3a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008e3e:	4656      	mov	r6, sl
 8008e40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e44:	4620      	mov	r0, r4
 8008e46:	4629      	mov	r1, r5
 8008e48:	f7f7 fd00 	bl	800084c <__aeabi_ddiv>
 8008e4c:	f7f7 fe84 	bl	8000b58 <__aeabi_d2iz>
 8008e50:	4680      	mov	r8, r0
 8008e52:	f7f7 fb67 	bl	8000524 <__aeabi_i2d>
 8008e56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e5a:	f7f7 fbcd 	bl	80005f8 <__aeabi_dmul>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	460b      	mov	r3, r1
 8008e62:	4620      	mov	r0, r4
 8008e64:	4629      	mov	r1, r5
 8008e66:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008e6a:	f7f7 fa0d 	bl	8000288 <__aeabi_dsub>
 8008e6e:	f806 4b01 	strb.w	r4, [r6], #1
 8008e72:	9d03      	ldr	r5, [sp, #12]
 8008e74:	eba6 040a 	sub.w	r4, r6, sl
 8008e78:	42a5      	cmp	r5, r4
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	d133      	bne.n	8008ee8 <_dtoa_r+0x6e0>
 8008e80:	f7f7 fa04 	bl	800028c <__adddf3>
 8008e84:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e88:	4604      	mov	r4, r0
 8008e8a:	460d      	mov	r5, r1
 8008e8c:	f7f7 fe44 	bl	8000b18 <__aeabi_dcmpgt>
 8008e90:	b9c0      	cbnz	r0, 8008ec4 <_dtoa_r+0x6bc>
 8008e92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e96:	4620      	mov	r0, r4
 8008e98:	4629      	mov	r1, r5
 8008e9a:	f7f7 fe15 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e9e:	b110      	cbz	r0, 8008ea6 <_dtoa_r+0x69e>
 8008ea0:	f018 0f01 	tst.w	r8, #1
 8008ea4:	d10e      	bne.n	8008ec4 <_dtoa_r+0x6bc>
 8008ea6:	9902      	ldr	r1, [sp, #8]
 8008ea8:	4648      	mov	r0, r9
 8008eaa:	f000 fbbd 	bl	8009628 <_Bfree>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	7033      	strb	r3, [r6, #0]
 8008eb2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008eb4:	3701      	adds	r7, #1
 8008eb6:	601f      	str	r7, [r3, #0]
 8008eb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	f000 824b 	beq.w	8009356 <_dtoa_r+0xb4e>
 8008ec0:	601e      	str	r6, [r3, #0]
 8008ec2:	e248      	b.n	8009356 <_dtoa_r+0xb4e>
 8008ec4:	46b8      	mov	r8, r7
 8008ec6:	4633      	mov	r3, r6
 8008ec8:	461e      	mov	r6, r3
 8008eca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ece:	2a39      	cmp	r2, #57	@ 0x39
 8008ed0:	d106      	bne.n	8008ee0 <_dtoa_r+0x6d8>
 8008ed2:	459a      	cmp	sl, r3
 8008ed4:	d1f8      	bne.n	8008ec8 <_dtoa_r+0x6c0>
 8008ed6:	2230      	movs	r2, #48	@ 0x30
 8008ed8:	f108 0801 	add.w	r8, r8, #1
 8008edc:	f88a 2000 	strb.w	r2, [sl]
 8008ee0:	781a      	ldrb	r2, [r3, #0]
 8008ee2:	3201      	adds	r2, #1
 8008ee4:	701a      	strb	r2, [r3, #0]
 8008ee6:	e7a0      	b.n	8008e2a <_dtoa_r+0x622>
 8008ee8:	4b6f      	ldr	r3, [pc, #444]	@ (80090a8 <_dtoa_r+0x8a0>)
 8008eea:	2200      	movs	r2, #0
 8008eec:	f7f7 fb84 	bl	80005f8 <__aeabi_dmul>
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	4604      	mov	r4, r0
 8008ef6:	460d      	mov	r5, r1
 8008ef8:	f7f7 fde6 	bl	8000ac8 <__aeabi_dcmpeq>
 8008efc:	2800      	cmp	r0, #0
 8008efe:	d09f      	beq.n	8008e40 <_dtoa_r+0x638>
 8008f00:	e7d1      	b.n	8008ea6 <_dtoa_r+0x69e>
 8008f02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f04:	2a00      	cmp	r2, #0
 8008f06:	f000 80ea 	beq.w	80090de <_dtoa_r+0x8d6>
 8008f0a:	9a07      	ldr	r2, [sp, #28]
 8008f0c:	2a01      	cmp	r2, #1
 8008f0e:	f300 80cd 	bgt.w	80090ac <_dtoa_r+0x8a4>
 8008f12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008f14:	2a00      	cmp	r2, #0
 8008f16:	f000 80c1 	beq.w	800909c <_dtoa_r+0x894>
 8008f1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008f1e:	9c08      	ldr	r4, [sp, #32]
 8008f20:	9e00      	ldr	r6, [sp, #0]
 8008f22:	9a00      	ldr	r2, [sp, #0]
 8008f24:	441a      	add	r2, r3
 8008f26:	9200      	str	r2, [sp, #0]
 8008f28:	9a06      	ldr	r2, [sp, #24]
 8008f2a:	2101      	movs	r1, #1
 8008f2c:	441a      	add	r2, r3
 8008f2e:	4648      	mov	r0, r9
 8008f30:	9206      	str	r2, [sp, #24]
 8008f32:	f000 fc77 	bl	8009824 <__i2b>
 8008f36:	4605      	mov	r5, r0
 8008f38:	b166      	cbz	r6, 8008f54 <_dtoa_r+0x74c>
 8008f3a:	9b06      	ldr	r3, [sp, #24]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	dd09      	ble.n	8008f54 <_dtoa_r+0x74c>
 8008f40:	42b3      	cmp	r3, r6
 8008f42:	9a00      	ldr	r2, [sp, #0]
 8008f44:	bfa8      	it	ge
 8008f46:	4633      	movge	r3, r6
 8008f48:	1ad2      	subs	r2, r2, r3
 8008f4a:	9200      	str	r2, [sp, #0]
 8008f4c:	9a06      	ldr	r2, [sp, #24]
 8008f4e:	1af6      	subs	r6, r6, r3
 8008f50:	1ad3      	subs	r3, r2, r3
 8008f52:	9306      	str	r3, [sp, #24]
 8008f54:	9b08      	ldr	r3, [sp, #32]
 8008f56:	b30b      	cbz	r3, 8008f9c <_dtoa_r+0x794>
 8008f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	f000 80c6 	beq.w	80090ec <_dtoa_r+0x8e4>
 8008f60:	2c00      	cmp	r4, #0
 8008f62:	f000 80c0 	beq.w	80090e6 <_dtoa_r+0x8de>
 8008f66:	4629      	mov	r1, r5
 8008f68:	4622      	mov	r2, r4
 8008f6a:	4648      	mov	r0, r9
 8008f6c:	f000 fd12 	bl	8009994 <__pow5mult>
 8008f70:	9a02      	ldr	r2, [sp, #8]
 8008f72:	4601      	mov	r1, r0
 8008f74:	4605      	mov	r5, r0
 8008f76:	4648      	mov	r0, r9
 8008f78:	f000 fc6a 	bl	8009850 <__multiply>
 8008f7c:	9902      	ldr	r1, [sp, #8]
 8008f7e:	4680      	mov	r8, r0
 8008f80:	4648      	mov	r0, r9
 8008f82:	f000 fb51 	bl	8009628 <_Bfree>
 8008f86:	9b08      	ldr	r3, [sp, #32]
 8008f88:	1b1b      	subs	r3, r3, r4
 8008f8a:	9308      	str	r3, [sp, #32]
 8008f8c:	f000 80b1 	beq.w	80090f2 <_dtoa_r+0x8ea>
 8008f90:	9a08      	ldr	r2, [sp, #32]
 8008f92:	4641      	mov	r1, r8
 8008f94:	4648      	mov	r0, r9
 8008f96:	f000 fcfd 	bl	8009994 <__pow5mult>
 8008f9a:	9002      	str	r0, [sp, #8]
 8008f9c:	2101      	movs	r1, #1
 8008f9e:	4648      	mov	r0, r9
 8008fa0:	f000 fc40 	bl	8009824 <__i2b>
 8008fa4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008fa6:	4604      	mov	r4, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f000 81d8 	beq.w	800935e <_dtoa_r+0xb56>
 8008fae:	461a      	mov	r2, r3
 8008fb0:	4601      	mov	r1, r0
 8008fb2:	4648      	mov	r0, r9
 8008fb4:	f000 fcee 	bl	8009994 <__pow5mult>
 8008fb8:	9b07      	ldr	r3, [sp, #28]
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	4604      	mov	r4, r0
 8008fbe:	f300 809f 	bgt.w	8009100 <_dtoa_r+0x8f8>
 8008fc2:	9b04      	ldr	r3, [sp, #16]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	f040 8097 	bne.w	80090f8 <_dtoa_r+0x8f0>
 8008fca:	9b05      	ldr	r3, [sp, #20]
 8008fcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	f040 8093 	bne.w	80090fc <_dtoa_r+0x8f4>
 8008fd6:	9b05      	ldr	r3, [sp, #20]
 8008fd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008fdc:	0d1b      	lsrs	r3, r3, #20
 8008fde:	051b      	lsls	r3, r3, #20
 8008fe0:	b133      	cbz	r3, 8008ff0 <_dtoa_r+0x7e8>
 8008fe2:	9b00      	ldr	r3, [sp, #0]
 8008fe4:	3301      	adds	r3, #1
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	9b06      	ldr	r3, [sp, #24]
 8008fea:	3301      	adds	r3, #1
 8008fec:	9306      	str	r3, [sp, #24]
 8008fee:	2301      	movs	r3, #1
 8008ff0:	9308      	str	r3, [sp, #32]
 8008ff2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	f000 81b8 	beq.w	800936a <_dtoa_r+0xb62>
 8008ffa:	6923      	ldr	r3, [r4, #16]
 8008ffc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009000:	6918      	ldr	r0, [r3, #16]
 8009002:	f000 fbc3 	bl	800978c <__hi0bits>
 8009006:	f1c0 0020 	rsb	r0, r0, #32
 800900a:	9b06      	ldr	r3, [sp, #24]
 800900c:	4418      	add	r0, r3
 800900e:	f010 001f 	ands.w	r0, r0, #31
 8009012:	f000 8082 	beq.w	800911a <_dtoa_r+0x912>
 8009016:	f1c0 0320 	rsb	r3, r0, #32
 800901a:	2b04      	cmp	r3, #4
 800901c:	dd73      	ble.n	8009106 <_dtoa_r+0x8fe>
 800901e:	9b00      	ldr	r3, [sp, #0]
 8009020:	f1c0 001c 	rsb	r0, r0, #28
 8009024:	4403      	add	r3, r0
 8009026:	9300      	str	r3, [sp, #0]
 8009028:	9b06      	ldr	r3, [sp, #24]
 800902a:	4403      	add	r3, r0
 800902c:	4406      	add	r6, r0
 800902e:	9306      	str	r3, [sp, #24]
 8009030:	9b00      	ldr	r3, [sp, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	dd05      	ble.n	8009042 <_dtoa_r+0x83a>
 8009036:	9902      	ldr	r1, [sp, #8]
 8009038:	461a      	mov	r2, r3
 800903a:	4648      	mov	r0, r9
 800903c:	f000 fd04 	bl	8009a48 <__lshift>
 8009040:	9002      	str	r0, [sp, #8]
 8009042:	9b06      	ldr	r3, [sp, #24]
 8009044:	2b00      	cmp	r3, #0
 8009046:	dd05      	ble.n	8009054 <_dtoa_r+0x84c>
 8009048:	4621      	mov	r1, r4
 800904a:	461a      	mov	r2, r3
 800904c:	4648      	mov	r0, r9
 800904e:	f000 fcfb 	bl	8009a48 <__lshift>
 8009052:	4604      	mov	r4, r0
 8009054:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009056:	2b00      	cmp	r3, #0
 8009058:	d061      	beq.n	800911e <_dtoa_r+0x916>
 800905a:	9802      	ldr	r0, [sp, #8]
 800905c:	4621      	mov	r1, r4
 800905e:	f000 fd5f 	bl	8009b20 <__mcmp>
 8009062:	2800      	cmp	r0, #0
 8009064:	da5b      	bge.n	800911e <_dtoa_r+0x916>
 8009066:	2300      	movs	r3, #0
 8009068:	9902      	ldr	r1, [sp, #8]
 800906a:	220a      	movs	r2, #10
 800906c:	4648      	mov	r0, r9
 800906e:	f000 fafd 	bl	800966c <__multadd>
 8009072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009074:	9002      	str	r0, [sp, #8]
 8009076:	f107 38ff 	add.w	r8, r7, #4294967295
 800907a:	2b00      	cmp	r3, #0
 800907c:	f000 8177 	beq.w	800936e <_dtoa_r+0xb66>
 8009080:	4629      	mov	r1, r5
 8009082:	2300      	movs	r3, #0
 8009084:	220a      	movs	r2, #10
 8009086:	4648      	mov	r0, r9
 8009088:	f000 faf0 	bl	800966c <__multadd>
 800908c:	f1bb 0f00 	cmp.w	fp, #0
 8009090:	4605      	mov	r5, r0
 8009092:	dc6f      	bgt.n	8009174 <_dtoa_r+0x96c>
 8009094:	9b07      	ldr	r3, [sp, #28]
 8009096:	2b02      	cmp	r3, #2
 8009098:	dc49      	bgt.n	800912e <_dtoa_r+0x926>
 800909a:	e06b      	b.n	8009174 <_dtoa_r+0x96c>
 800909c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800909e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80090a2:	e73c      	b.n	8008f1e <_dtoa_r+0x716>
 80090a4:	3fe00000 	.word	0x3fe00000
 80090a8:	40240000 	.word	0x40240000
 80090ac:	9b03      	ldr	r3, [sp, #12]
 80090ae:	1e5c      	subs	r4, r3, #1
 80090b0:	9b08      	ldr	r3, [sp, #32]
 80090b2:	42a3      	cmp	r3, r4
 80090b4:	db09      	blt.n	80090ca <_dtoa_r+0x8c2>
 80090b6:	1b1c      	subs	r4, r3, r4
 80090b8:	9b03      	ldr	r3, [sp, #12]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f6bf af30 	bge.w	8008f20 <_dtoa_r+0x718>
 80090c0:	9b00      	ldr	r3, [sp, #0]
 80090c2:	9a03      	ldr	r2, [sp, #12]
 80090c4:	1a9e      	subs	r6, r3, r2
 80090c6:	2300      	movs	r3, #0
 80090c8:	e72b      	b.n	8008f22 <_dtoa_r+0x71a>
 80090ca:	9b08      	ldr	r3, [sp, #32]
 80090cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80090ce:	9408      	str	r4, [sp, #32]
 80090d0:	1ae3      	subs	r3, r4, r3
 80090d2:	441a      	add	r2, r3
 80090d4:	9e00      	ldr	r6, [sp, #0]
 80090d6:	9b03      	ldr	r3, [sp, #12]
 80090d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80090da:	2400      	movs	r4, #0
 80090dc:	e721      	b.n	8008f22 <_dtoa_r+0x71a>
 80090de:	9c08      	ldr	r4, [sp, #32]
 80090e0:	9e00      	ldr	r6, [sp, #0]
 80090e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80090e4:	e728      	b.n	8008f38 <_dtoa_r+0x730>
 80090e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80090ea:	e751      	b.n	8008f90 <_dtoa_r+0x788>
 80090ec:	9a08      	ldr	r2, [sp, #32]
 80090ee:	9902      	ldr	r1, [sp, #8]
 80090f0:	e750      	b.n	8008f94 <_dtoa_r+0x78c>
 80090f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80090f6:	e751      	b.n	8008f9c <_dtoa_r+0x794>
 80090f8:	2300      	movs	r3, #0
 80090fa:	e779      	b.n	8008ff0 <_dtoa_r+0x7e8>
 80090fc:	9b04      	ldr	r3, [sp, #16]
 80090fe:	e777      	b.n	8008ff0 <_dtoa_r+0x7e8>
 8009100:	2300      	movs	r3, #0
 8009102:	9308      	str	r3, [sp, #32]
 8009104:	e779      	b.n	8008ffa <_dtoa_r+0x7f2>
 8009106:	d093      	beq.n	8009030 <_dtoa_r+0x828>
 8009108:	9a00      	ldr	r2, [sp, #0]
 800910a:	331c      	adds	r3, #28
 800910c:	441a      	add	r2, r3
 800910e:	9200      	str	r2, [sp, #0]
 8009110:	9a06      	ldr	r2, [sp, #24]
 8009112:	441a      	add	r2, r3
 8009114:	441e      	add	r6, r3
 8009116:	9206      	str	r2, [sp, #24]
 8009118:	e78a      	b.n	8009030 <_dtoa_r+0x828>
 800911a:	4603      	mov	r3, r0
 800911c:	e7f4      	b.n	8009108 <_dtoa_r+0x900>
 800911e:	9b03      	ldr	r3, [sp, #12]
 8009120:	2b00      	cmp	r3, #0
 8009122:	46b8      	mov	r8, r7
 8009124:	dc20      	bgt.n	8009168 <_dtoa_r+0x960>
 8009126:	469b      	mov	fp, r3
 8009128:	9b07      	ldr	r3, [sp, #28]
 800912a:	2b02      	cmp	r3, #2
 800912c:	dd1e      	ble.n	800916c <_dtoa_r+0x964>
 800912e:	f1bb 0f00 	cmp.w	fp, #0
 8009132:	f47f adb1 	bne.w	8008c98 <_dtoa_r+0x490>
 8009136:	4621      	mov	r1, r4
 8009138:	465b      	mov	r3, fp
 800913a:	2205      	movs	r2, #5
 800913c:	4648      	mov	r0, r9
 800913e:	f000 fa95 	bl	800966c <__multadd>
 8009142:	4601      	mov	r1, r0
 8009144:	4604      	mov	r4, r0
 8009146:	9802      	ldr	r0, [sp, #8]
 8009148:	f000 fcea 	bl	8009b20 <__mcmp>
 800914c:	2800      	cmp	r0, #0
 800914e:	f77f ada3 	ble.w	8008c98 <_dtoa_r+0x490>
 8009152:	4656      	mov	r6, sl
 8009154:	2331      	movs	r3, #49	@ 0x31
 8009156:	f806 3b01 	strb.w	r3, [r6], #1
 800915a:	f108 0801 	add.w	r8, r8, #1
 800915e:	e59f      	b.n	8008ca0 <_dtoa_r+0x498>
 8009160:	9c03      	ldr	r4, [sp, #12]
 8009162:	46b8      	mov	r8, r7
 8009164:	4625      	mov	r5, r4
 8009166:	e7f4      	b.n	8009152 <_dtoa_r+0x94a>
 8009168:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800916c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800916e:	2b00      	cmp	r3, #0
 8009170:	f000 8101 	beq.w	8009376 <_dtoa_r+0xb6e>
 8009174:	2e00      	cmp	r6, #0
 8009176:	dd05      	ble.n	8009184 <_dtoa_r+0x97c>
 8009178:	4629      	mov	r1, r5
 800917a:	4632      	mov	r2, r6
 800917c:	4648      	mov	r0, r9
 800917e:	f000 fc63 	bl	8009a48 <__lshift>
 8009182:	4605      	mov	r5, r0
 8009184:	9b08      	ldr	r3, [sp, #32]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d05c      	beq.n	8009244 <_dtoa_r+0xa3c>
 800918a:	6869      	ldr	r1, [r5, #4]
 800918c:	4648      	mov	r0, r9
 800918e:	f000 fa0b 	bl	80095a8 <_Balloc>
 8009192:	4606      	mov	r6, r0
 8009194:	b928      	cbnz	r0, 80091a2 <_dtoa_r+0x99a>
 8009196:	4b82      	ldr	r3, [pc, #520]	@ (80093a0 <_dtoa_r+0xb98>)
 8009198:	4602      	mov	r2, r0
 800919a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800919e:	f7ff bb4a 	b.w	8008836 <_dtoa_r+0x2e>
 80091a2:	692a      	ldr	r2, [r5, #16]
 80091a4:	3202      	adds	r2, #2
 80091a6:	0092      	lsls	r2, r2, #2
 80091a8:	f105 010c 	add.w	r1, r5, #12
 80091ac:	300c      	adds	r0, #12
 80091ae:	f7ff fa8c 	bl	80086ca <memcpy>
 80091b2:	2201      	movs	r2, #1
 80091b4:	4631      	mov	r1, r6
 80091b6:	4648      	mov	r0, r9
 80091b8:	f000 fc46 	bl	8009a48 <__lshift>
 80091bc:	f10a 0301 	add.w	r3, sl, #1
 80091c0:	9300      	str	r3, [sp, #0]
 80091c2:	eb0a 030b 	add.w	r3, sl, fp
 80091c6:	9308      	str	r3, [sp, #32]
 80091c8:	9b04      	ldr	r3, [sp, #16]
 80091ca:	f003 0301 	and.w	r3, r3, #1
 80091ce:	462f      	mov	r7, r5
 80091d0:	9306      	str	r3, [sp, #24]
 80091d2:	4605      	mov	r5, r0
 80091d4:	9b00      	ldr	r3, [sp, #0]
 80091d6:	9802      	ldr	r0, [sp, #8]
 80091d8:	4621      	mov	r1, r4
 80091da:	f103 3bff 	add.w	fp, r3, #4294967295
 80091de:	f7ff fa89 	bl	80086f4 <quorem>
 80091e2:	4603      	mov	r3, r0
 80091e4:	3330      	adds	r3, #48	@ 0x30
 80091e6:	9003      	str	r0, [sp, #12]
 80091e8:	4639      	mov	r1, r7
 80091ea:	9802      	ldr	r0, [sp, #8]
 80091ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80091ee:	f000 fc97 	bl	8009b20 <__mcmp>
 80091f2:	462a      	mov	r2, r5
 80091f4:	9004      	str	r0, [sp, #16]
 80091f6:	4621      	mov	r1, r4
 80091f8:	4648      	mov	r0, r9
 80091fa:	f000 fcad 	bl	8009b58 <__mdiff>
 80091fe:	68c2      	ldr	r2, [r0, #12]
 8009200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009202:	4606      	mov	r6, r0
 8009204:	bb02      	cbnz	r2, 8009248 <_dtoa_r+0xa40>
 8009206:	4601      	mov	r1, r0
 8009208:	9802      	ldr	r0, [sp, #8]
 800920a:	f000 fc89 	bl	8009b20 <__mcmp>
 800920e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009210:	4602      	mov	r2, r0
 8009212:	4631      	mov	r1, r6
 8009214:	4648      	mov	r0, r9
 8009216:	920c      	str	r2, [sp, #48]	@ 0x30
 8009218:	9309      	str	r3, [sp, #36]	@ 0x24
 800921a:	f000 fa05 	bl	8009628 <_Bfree>
 800921e:	9b07      	ldr	r3, [sp, #28]
 8009220:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009222:	9e00      	ldr	r6, [sp, #0]
 8009224:	ea42 0103 	orr.w	r1, r2, r3
 8009228:	9b06      	ldr	r3, [sp, #24]
 800922a:	4319      	orrs	r1, r3
 800922c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800922e:	d10d      	bne.n	800924c <_dtoa_r+0xa44>
 8009230:	2b39      	cmp	r3, #57	@ 0x39
 8009232:	d027      	beq.n	8009284 <_dtoa_r+0xa7c>
 8009234:	9a04      	ldr	r2, [sp, #16]
 8009236:	2a00      	cmp	r2, #0
 8009238:	dd01      	ble.n	800923e <_dtoa_r+0xa36>
 800923a:	9b03      	ldr	r3, [sp, #12]
 800923c:	3331      	adds	r3, #49	@ 0x31
 800923e:	f88b 3000 	strb.w	r3, [fp]
 8009242:	e52e      	b.n	8008ca2 <_dtoa_r+0x49a>
 8009244:	4628      	mov	r0, r5
 8009246:	e7b9      	b.n	80091bc <_dtoa_r+0x9b4>
 8009248:	2201      	movs	r2, #1
 800924a:	e7e2      	b.n	8009212 <_dtoa_r+0xa0a>
 800924c:	9904      	ldr	r1, [sp, #16]
 800924e:	2900      	cmp	r1, #0
 8009250:	db04      	blt.n	800925c <_dtoa_r+0xa54>
 8009252:	9807      	ldr	r0, [sp, #28]
 8009254:	4301      	orrs	r1, r0
 8009256:	9806      	ldr	r0, [sp, #24]
 8009258:	4301      	orrs	r1, r0
 800925a:	d120      	bne.n	800929e <_dtoa_r+0xa96>
 800925c:	2a00      	cmp	r2, #0
 800925e:	ddee      	ble.n	800923e <_dtoa_r+0xa36>
 8009260:	9902      	ldr	r1, [sp, #8]
 8009262:	9300      	str	r3, [sp, #0]
 8009264:	2201      	movs	r2, #1
 8009266:	4648      	mov	r0, r9
 8009268:	f000 fbee 	bl	8009a48 <__lshift>
 800926c:	4621      	mov	r1, r4
 800926e:	9002      	str	r0, [sp, #8]
 8009270:	f000 fc56 	bl	8009b20 <__mcmp>
 8009274:	2800      	cmp	r0, #0
 8009276:	9b00      	ldr	r3, [sp, #0]
 8009278:	dc02      	bgt.n	8009280 <_dtoa_r+0xa78>
 800927a:	d1e0      	bne.n	800923e <_dtoa_r+0xa36>
 800927c:	07da      	lsls	r2, r3, #31
 800927e:	d5de      	bpl.n	800923e <_dtoa_r+0xa36>
 8009280:	2b39      	cmp	r3, #57	@ 0x39
 8009282:	d1da      	bne.n	800923a <_dtoa_r+0xa32>
 8009284:	2339      	movs	r3, #57	@ 0x39
 8009286:	f88b 3000 	strb.w	r3, [fp]
 800928a:	4633      	mov	r3, r6
 800928c:	461e      	mov	r6, r3
 800928e:	3b01      	subs	r3, #1
 8009290:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009294:	2a39      	cmp	r2, #57	@ 0x39
 8009296:	d04e      	beq.n	8009336 <_dtoa_r+0xb2e>
 8009298:	3201      	adds	r2, #1
 800929a:	701a      	strb	r2, [r3, #0]
 800929c:	e501      	b.n	8008ca2 <_dtoa_r+0x49a>
 800929e:	2a00      	cmp	r2, #0
 80092a0:	dd03      	ble.n	80092aa <_dtoa_r+0xaa2>
 80092a2:	2b39      	cmp	r3, #57	@ 0x39
 80092a4:	d0ee      	beq.n	8009284 <_dtoa_r+0xa7c>
 80092a6:	3301      	adds	r3, #1
 80092a8:	e7c9      	b.n	800923e <_dtoa_r+0xa36>
 80092aa:	9a00      	ldr	r2, [sp, #0]
 80092ac:	9908      	ldr	r1, [sp, #32]
 80092ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80092b2:	428a      	cmp	r2, r1
 80092b4:	d028      	beq.n	8009308 <_dtoa_r+0xb00>
 80092b6:	9902      	ldr	r1, [sp, #8]
 80092b8:	2300      	movs	r3, #0
 80092ba:	220a      	movs	r2, #10
 80092bc:	4648      	mov	r0, r9
 80092be:	f000 f9d5 	bl	800966c <__multadd>
 80092c2:	42af      	cmp	r7, r5
 80092c4:	9002      	str	r0, [sp, #8]
 80092c6:	f04f 0300 	mov.w	r3, #0
 80092ca:	f04f 020a 	mov.w	r2, #10
 80092ce:	4639      	mov	r1, r7
 80092d0:	4648      	mov	r0, r9
 80092d2:	d107      	bne.n	80092e4 <_dtoa_r+0xadc>
 80092d4:	f000 f9ca 	bl	800966c <__multadd>
 80092d8:	4607      	mov	r7, r0
 80092da:	4605      	mov	r5, r0
 80092dc:	9b00      	ldr	r3, [sp, #0]
 80092de:	3301      	adds	r3, #1
 80092e0:	9300      	str	r3, [sp, #0]
 80092e2:	e777      	b.n	80091d4 <_dtoa_r+0x9cc>
 80092e4:	f000 f9c2 	bl	800966c <__multadd>
 80092e8:	4629      	mov	r1, r5
 80092ea:	4607      	mov	r7, r0
 80092ec:	2300      	movs	r3, #0
 80092ee:	220a      	movs	r2, #10
 80092f0:	4648      	mov	r0, r9
 80092f2:	f000 f9bb 	bl	800966c <__multadd>
 80092f6:	4605      	mov	r5, r0
 80092f8:	e7f0      	b.n	80092dc <_dtoa_r+0xad4>
 80092fa:	f1bb 0f00 	cmp.w	fp, #0
 80092fe:	bfcc      	ite	gt
 8009300:	465e      	movgt	r6, fp
 8009302:	2601      	movle	r6, #1
 8009304:	4456      	add	r6, sl
 8009306:	2700      	movs	r7, #0
 8009308:	9902      	ldr	r1, [sp, #8]
 800930a:	9300      	str	r3, [sp, #0]
 800930c:	2201      	movs	r2, #1
 800930e:	4648      	mov	r0, r9
 8009310:	f000 fb9a 	bl	8009a48 <__lshift>
 8009314:	4621      	mov	r1, r4
 8009316:	9002      	str	r0, [sp, #8]
 8009318:	f000 fc02 	bl	8009b20 <__mcmp>
 800931c:	2800      	cmp	r0, #0
 800931e:	dcb4      	bgt.n	800928a <_dtoa_r+0xa82>
 8009320:	d102      	bne.n	8009328 <_dtoa_r+0xb20>
 8009322:	9b00      	ldr	r3, [sp, #0]
 8009324:	07db      	lsls	r3, r3, #31
 8009326:	d4b0      	bmi.n	800928a <_dtoa_r+0xa82>
 8009328:	4633      	mov	r3, r6
 800932a:	461e      	mov	r6, r3
 800932c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009330:	2a30      	cmp	r2, #48	@ 0x30
 8009332:	d0fa      	beq.n	800932a <_dtoa_r+0xb22>
 8009334:	e4b5      	b.n	8008ca2 <_dtoa_r+0x49a>
 8009336:	459a      	cmp	sl, r3
 8009338:	d1a8      	bne.n	800928c <_dtoa_r+0xa84>
 800933a:	2331      	movs	r3, #49	@ 0x31
 800933c:	f108 0801 	add.w	r8, r8, #1
 8009340:	f88a 3000 	strb.w	r3, [sl]
 8009344:	e4ad      	b.n	8008ca2 <_dtoa_r+0x49a>
 8009346:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009348:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80093a4 <_dtoa_r+0xb9c>
 800934c:	b11b      	cbz	r3, 8009356 <_dtoa_r+0xb4e>
 800934e:	f10a 0308 	add.w	r3, sl, #8
 8009352:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009354:	6013      	str	r3, [r2, #0]
 8009356:	4650      	mov	r0, sl
 8009358:	b017      	add	sp, #92	@ 0x5c
 800935a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800935e:	9b07      	ldr	r3, [sp, #28]
 8009360:	2b01      	cmp	r3, #1
 8009362:	f77f ae2e 	ble.w	8008fc2 <_dtoa_r+0x7ba>
 8009366:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009368:	9308      	str	r3, [sp, #32]
 800936a:	2001      	movs	r0, #1
 800936c:	e64d      	b.n	800900a <_dtoa_r+0x802>
 800936e:	f1bb 0f00 	cmp.w	fp, #0
 8009372:	f77f aed9 	ble.w	8009128 <_dtoa_r+0x920>
 8009376:	4656      	mov	r6, sl
 8009378:	9802      	ldr	r0, [sp, #8]
 800937a:	4621      	mov	r1, r4
 800937c:	f7ff f9ba 	bl	80086f4 <quorem>
 8009380:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009384:	f806 3b01 	strb.w	r3, [r6], #1
 8009388:	eba6 020a 	sub.w	r2, r6, sl
 800938c:	4593      	cmp	fp, r2
 800938e:	ddb4      	ble.n	80092fa <_dtoa_r+0xaf2>
 8009390:	9902      	ldr	r1, [sp, #8]
 8009392:	2300      	movs	r3, #0
 8009394:	220a      	movs	r2, #10
 8009396:	4648      	mov	r0, r9
 8009398:	f000 f968 	bl	800966c <__multadd>
 800939c:	9002      	str	r0, [sp, #8]
 800939e:	e7eb      	b.n	8009378 <_dtoa_r+0xb70>
 80093a0:	0800c555 	.word	0x0800c555
 80093a4:	0800c4d9 	.word	0x0800c4d9

080093a8 <_free_r>:
 80093a8:	b538      	push	{r3, r4, r5, lr}
 80093aa:	4605      	mov	r5, r0
 80093ac:	2900      	cmp	r1, #0
 80093ae:	d041      	beq.n	8009434 <_free_r+0x8c>
 80093b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093b4:	1f0c      	subs	r4, r1, #4
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	bfb8      	it	lt
 80093ba:	18e4      	addlt	r4, r4, r3
 80093bc:	f000 f8e8 	bl	8009590 <__malloc_lock>
 80093c0:	4a1d      	ldr	r2, [pc, #116]	@ (8009438 <_free_r+0x90>)
 80093c2:	6813      	ldr	r3, [r2, #0]
 80093c4:	b933      	cbnz	r3, 80093d4 <_free_r+0x2c>
 80093c6:	6063      	str	r3, [r4, #4]
 80093c8:	6014      	str	r4, [r2, #0]
 80093ca:	4628      	mov	r0, r5
 80093cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093d0:	f000 b8e4 	b.w	800959c <__malloc_unlock>
 80093d4:	42a3      	cmp	r3, r4
 80093d6:	d908      	bls.n	80093ea <_free_r+0x42>
 80093d8:	6820      	ldr	r0, [r4, #0]
 80093da:	1821      	adds	r1, r4, r0
 80093dc:	428b      	cmp	r3, r1
 80093de:	bf01      	itttt	eq
 80093e0:	6819      	ldreq	r1, [r3, #0]
 80093e2:	685b      	ldreq	r3, [r3, #4]
 80093e4:	1809      	addeq	r1, r1, r0
 80093e6:	6021      	streq	r1, [r4, #0]
 80093e8:	e7ed      	b.n	80093c6 <_free_r+0x1e>
 80093ea:	461a      	mov	r2, r3
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	b10b      	cbz	r3, 80093f4 <_free_r+0x4c>
 80093f0:	42a3      	cmp	r3, r4
 80093f2:	d9fa      	bls.n	80093ea <_free_r+0x42>
 80093f4:	6811      	ldr	r1, [r2, #0]
 80093f6:	1850      	adds	r0, r2, r1
 80093f8:	42a0      	cmp	r0, r4
 80093fa:	d10b      	bne.n	8009414 <_free_r+0x6c>
 80093fc:	6820      	ldr	r0, [r4, #0]
 80093fe:	4401      	add	r1, r0
 8009400:	1850      	adds	r0, r2, r1
 8009402:	4283      	cmp	r3, r0
 8009404:	6011      	str	r1, [r2, #0]
 8009406:	d1e0      	bne.n	80093ca <_free_r+0x22>
 8009408:	6818      	ldr	r0, [r3, #0]
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	6053      	str	r3, [r2, #4]
 800940e:	4408      	add	r0, r1
 8009410:	6010      	str	r0, [r2, #0]
 8009412:	e7da      	b.n	80093ca <_free_r+0x22>
 8009414:	d902      	bls.n	800941c <_free_r+0x74>
 8009416:	230c      	movs	r3, #12
 8009418:	602b      	str	r3, [r5, #0]
 800941a:	e7d6      	b.n	80093ca <_free_r+0x22>
 800941c:	6820      	ldr	r0, [r4, #0]
 800941e:	1821      	adds	r1, r4, r0
 8009420:	428b      	cmp	r3, r1
 8009422:	bf04      	itt	eq
 8009424:	6819      	ldreq	r1, [r3, #0]
 8009426:	685b      	ldreq	r3, [r3, #4]
 8009428:	6063      	str	r3, [r4, #4]
 800942a:	bf04      	itt	eq
 800942c:	1809      	addeq	r1, r1, r0
 800942e:	6021      	streq	r1, [r4, #0]
 8009430:	6054      	str	r4, [r2, #4]
 8009432:	e7ca      	b.n	80093ca <_free_r+0x22>
 8009434:	bd38      	pop	{r3, r4, r5, pc}
 8009436:	bf00      	nop
 8009438:	200008f8 	.word	0x200008f8

0800943c <malloc>:
 800943c:	4b02      	ldr	r3, [pc, #8]	@ (8009448 <malloc+0xc>)
 800943e:	4601      	mov	r1, r0
 8009440:	6818      	ldr	r0, [r3, #0]
 8009442:	f000 b825 	b.w	8009490 <_malloc_r>
 8009446:	bf00      	nop
 8009448:	200000a8 	.word	0x200000a8

0800944c <sbrk_aligned>:
 800944c:	b570      	push	{r4, r5, r6, lr}
 800944e:	4e0f      	ldr	r6, [pc, #60]	@ (800948c <sbrk_aligned+0x40>)
 8009450:	460c      	mov	r4, r1
 8009452:	6831      	ldr	r1, [r6, #0]
 8009454:	4605      	mov	r5, r0
 8009456:	b911      	cbnz	r1, 800945e <sbrk_aligned+0x12>
 8009458:	f001 ffca 	bl	800b3f0 <_sbrk_r>
 800945c:	6030      	str	r0, [r6, #0]
 800945e:	4621      	mov	r1, r4
 8009460:	4628      	mov	r0, r5
 8009462:	f001 ffc5 	bl	800b3f0 <_sbrk_r>
 8009466:	1c43      	adds	r3, r0, #1
 8009468:	d103      	bne.n	8009472 <sbrk_aligned+0x26>
 800946a:	f04f 34ff 	mov.w	r4, #4294967295
 800946e:	4620      	mov	r0, r4
 8009470:	bd70      	pop	{r4, r5, r6, pc}
 8009472:	1cc4      	adds	r4, r0, #3
 8009474:	f024 0403 	bic.w	r4, r4, #3
 8009478:	42a0      	cmp	r0, r4
 800947a:	d0f8      	beq.n	800946e <sbrk_aligned+0x22>
 800947c:	1a21      	subs	r1, r4, r0
 800947e:	4628      	mov	r0, r5
 8009480:	f001 ffb6 	bl	800b3f0 <_sbrk_r>
 8009484:	3001      	adds	r0, #1
 8009486:	d1f2      	bne.n	800946e <sbrk_aligned+0x22>
 8009488:	e7ef      	b.n	800946a <sbrk_aligned+0x1e>
 800948a:	bf00      	nop
 800948c:	200008f4 	.word	0x200008f4

08009490 <_malloc_r>:
 8009490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009494:	1ccd      	adds	r5, r1, #3
 8009496:	f025 0503 	bic.w	r5, r5, #3
 800949a:	3508      	adds	r5, #8
 800949c:	2d0c      	cmp	r5, #12
 800949e:	bf38      	it	cc
 80094a0:	250c      	movcc	r5, #12
 80094a2:	2d00      	cmp	r5, #0
 80094a4:	4606      	mov	r6, r0
 80094a6:	db01      	blt.n	80094ac <_malloc_r+0x1c>
 80094a8:	42a9      	cmp	r1, r5
 80094aa:	d904      	bls.n	80094b6 <_malloc_r+0x26>
 80094ac:	230c      	movs	r3, #12
 80094ae:	6033      	str	r3, [r6, #0]
 80094b0:	2000      	movs	r0, #0
 80094b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800958c <_malloc_r+0xfc>
 80094ba:	f000 f869 	bl	8009590 <__malloc_lock>
 80094be:	f8d8 3000 	ldr.w	r3, [r8]
 80094c2:	461c      	mov	r4, r3
 80094c4:	bb44      	cbnz	r4, 8009518 <_malloc_r+0x88>
 80094c6:	4629      	mov	r1, r5
 80094c8:	4630      	mov	r0, r6
 80094ca:	f7ff ffbf 	bl	800944c <sbrk_aligned>
 80094ce:	1c43      	adds	r3, r0, #1
 80094d0:	4604      	mov	r4, r0
 80094d2:	d158      	bne.n	8009586 <_malloc_r+0xf6>
 80094d4:	f8d8 4000 	ldr.w	r4, [r8]
 80094d8:	4627      	mov	r7, r4
 80094da:	2f00      	cmp	r7, #0
 80094dc:	d143      	bne.n	8009566 <_malloc_r+0xd6>
 80094de:	2c00      	cmp	r4, #0
 80094e0:	d04b      	beq.n	800957a <_malloc_r+0xea>
 80094e2:	6823      	ldr	r3, [r4, #0]
 80094e4:	4639      	mov	r1, r7
 80094e6:	4630      	mov	r0, r6
 80094e8:	eb04 0903 	add.w	r9, r4, r3
 80094ec:	f001 ff80 	bl	800b3f0 <_sbrk_r>
 80094f0:	4581      	cmp	r9, r0
 80094f2:	d142      	bne.n	800957a <_malloc_r+0xea>
 80094f4:	6821      	ldr	r1, [r4, #0]
 80094f6:	1a6d      	subs	r5, r5, r1
 80094f8:	4629      	mov	r1, r5
 80094fa:	4630      	mov	r0, r6
 80094fc:	f7ff ffa6 	bl	800944c <sbrk_aligned>
 8009500:	3001      	adds	r0, #1
 8009502:	d03a      	beq.n	800957a <_malloc_r+0xea>
 8009504:	6823      	ldr	r3, [r4, #0]
 8009506:	442b      	add	r3, r5
 8009508:	6023      	str	r3, [r4, #0]
 800950a:	f8d8 3000 	ldr.w	r3, [r8]
 800950e:	685a      	ldr	r2, [r3, #4]
 8009510:	bb62      	cbnz	r2, 800956c <_malloc_r+0xdc>
 8009512:	f8c8 7000 	str.w	r7, [r8]
 8009516:	e00f      	b.n	8009538 <_malloc_r+0xa8>
 8009518:	6822      	ldr	r2, [r4, #0]
 800951a:	1b52      	subs	r2, r2, r5
 800951c:	d420      	bmi.n	8009560 <_malloc_r+0xd0>
 800951e:	2a0b      	cmp	r2, #11
 8009520:	d917      	bls.n	8009552 <_malloc_r+0xc2>
 8009522:	1961      	adds	r1, r4, r5
 8009524:	42a3      	cmp	r3, r4
 8009526:	6025      	str	r5, [r4, #0]
 8009528:	bf18      	it	ne
 800952a:	6059      	strne	r1, [r3, #4]
 800952c:	6863      	ldr	r3, [r4, #4]
 800952e:	bf08      	it	eq
 8009530:	f8c8 1000 	streq.w	r1, [r8]
 8009534:	5162      	str	r2, [r4, r5]
 8009536:	604b      	str	r3, [r1, #4]
 8009538:	4630      	mov	r0, r6
 800953a:	f000 f82f 	bl	800959c <__malloc_unlock>
 800953e:	f104 000b 	add.w	r0, r4, #11
 8009542:	1d23      	adds	r3, r4, #4
 8009544:	f020 0007 	bic.w	r0, r0, #7
 8009548:	1ac2      	subs	r2, r0, r3
 800954a:	bf1c      	itt	ne
 800954c:	1a1b      	subne	r3, r3, r0
 800954e:	50a3      	strne	r3, [r4, r2]
 8009550:	e7af      	b.n	80094b2 <_malloc_r+0x22>
 8009552:	6862      	ldr	r2, [r4, #4]
 8009554:	42a3      	cmp	r3, r4
 8009556:	bf0c      	ite	eq
 8009558:	f8c8 2000 	streq.w	r2, [r8]
 800955c:	605a      	strne	r2, [r3, #4]
 800955e:	e7eb      	b.n	8009538 <_malloc_r+0xa8>
 8009560:	4623      	mov	r3, r4
 8009562:	6864      	ldr	r4, [r4, #4]
 8009564:	e7ae      	b.n	80094c4 <_malloc_r+0x34>
 8009566:	463c      	mov	r4, r7
 8009568:	687f      	ldr	r7, [r7, #4]
 800956a:	e7b6      	b.n	80094da <_malloc_r+0x4a>
 800956c:	461a      	mov	r2, r3
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	42a3      	cmp	r3, r4
 8009572:	d1fb      	bne.n	800956c <_malloc_r+0xdc>
 8009574:	2300      	movs	r3, #0
 8009576:	6053      	str	r3, [r2, #4]
 8009578:	e7de      	b.n	8009538 <_malloc_r+0xa8>
 800957a:	230c      	movs	r3, #12
 800957c:	6033      	str	r3, [r6, #0]
 800957e:	4630      	mov	r0, r6
 8009580:	f000 f80c 	bl	800959c <__malloc_unlock>
 8009584:	e794      	b.n	80094b0 <_malloc_r+0x20>
 8009586:	6005      	str	r5, [r0, #0]
 8009588:	e7d6      	b.n	8009538 <_malloc_r+0xa8>
 800958a:	bf00      	nop
 800958c:	200008f8 	.word	0x200008f8

08009590 <__malloc_lock>:
 8009590:	4801      	ldr	r0, [pc, #4]	@ (8009598 <__malloc_lock+0x8>)
 8009592:	f7ff b898 	b.w	80086c6 <__retarget_lock_acquire_recursive>
 8009596:	bf00      	nop
 8009598:	200008f0 	.word	0x200008f0

0800959c <__malloc_unlock>:
 800959c:	4801      	ldr	r0, [pc, #4]	@ (80095a4 <__malloc_unlock+0x8>)
 800959e:	f7ff b893 	b.w	80086c8 <__retarget_lock_release_recursive>
 80095a2:	bf00      	nop
 80095a4:	200008f0 	.word	0x200008f0

080095a8 <_Balloc>:
 80095a8:	b570      	push	{r4, r5, r6, lr}
 80095aa:	69c6      	ldr	r6, [r0, #28]
 80095ac:	4604      	mov	r4, r0
 80095ae:	460d      	mov	r5, r1
 80095b0:	b976      	cbnz	r6, 80095d0 <_Balloc+0x28>
 80095b2:	2010      	movs	r0, #16
 80095b4:	f7ff ff42 	bl	800943c <malloc>
 80095b8:	4602      	mov	r2, r0
 80095ba:	61e0      	str	r0, [r4, #28]
 80095bc:	b920      	cbnz	r0, 80095c8 <_Balloc+0x20>
 80095be:	4b18      	ldr	r3, [pc, #96]	@ (8009620 <_Balloc+0x78>)
 80095c0:	4818      	ldr	r0, [pc, #96]	@ (8009624 <_Balloc+0x7c>)
 80095c2:	216b      	movs	r1, #107	@ 0x6b
 80095c4:	f001 ff2c 	bl	800b420 <__assert_func>
 80095c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80095cc:	6006      	str	r6, [r0, #0]
 80095ce:	60c6      	str	r6, [r0, #12]
 80095d0:	69e6      	ldr	r6, [r4, #28]
 80095d2:	68f3      	ldr	r3, [r6, #12]
 80095d4:	b183      	cbz	r3, 80095f8 <_Balloc+0x50>
 80095d6:	69e3      	ldr	r3, [r4, #28]
 80095d8:	68db      	ldr	r3, [r3, #12]
 80095da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80095de:	b9b8      	cbnz	r0, 8009610 <_Balloc+0x68>
 80095e0:	2101      	movs	r1, #1
 80095e2:	fa01 f605 	lsl.w	r6, r1, r5
 80095e6:	1d72      	adds	r2, r6, #5
 80095e8:	0092      	lsls	r2, r2, #2
 80095ea:	4620      	mov	r0, r4
 80095ec:	f001 ff36 	bl	800b45c <_calloc_r>
 80095f0:	b160      	cbz	r0, 800960c <_Balloc+0x64>
 80095f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80095f6:	e00e      	b.n	8009616 <_Balloc+0x6e>
 80095f8:	2221      	movs	r2, #33	@ 0x21
 80095fa:	2104      	movs	r1, #4
 80095fc:	4620      	mov	r0, r4
 80095fe:	f001 ff2d 	bl	800b45c <_calloc_r>
 8009602:	69e3      	ldr	r3, [r4, #28]
 8009604:	60f0      	str	r0, [r6, #12]
 8009606:	68db      	ldr	r3, [r3, #12]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d1e4      	bne.n	80095d6 <_Balloc+0x2e>
 800960c:	2000      	movs	r0, #0
 800960e:	bd70      	pop	{r4, r5, r6, pc}
 8009610:	6802      	ldr	r2, [r0, #0]
 8009612:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009616:	2300      	movs	r3, #0
 8009618:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800961c:	e7f7      	b.n	800960e <_Balloc+0x66>
 800961e:	bf00      	nop
 8009620:	0800c4e6 	.word	0x0800c4e6
 8009624:	0800c566 	.word	0x0800c566

08009628 <_Bfree>:
 8009628:	b570      	push	{r4, r5, r6, lr}
 800962a:	69c6      	ldr	r6, [r0, #28]
 800962c:	4605      	mov	r5, r0
 800962e:	460c      	mov	r4, r1
 8009630:	b976      	cbnz	r6, 8009650 <_Bfree+0x28>
 8009632:	2010      	movs	r0, #16
 8009634:	f7ff ff02 	bl	800943c <malloc>
 8009638:	4602      	mov	r2, r0
 800963a:	61e8      	str	r0, [r5, #28]
 800963c:	b920      	cbnz	r0, 8009648 <_Bfree+0x20>
 800963e:	4b09      	ldr	r3, [pc, #36]	@ (8009664 <_Bfree+0x3c>)
 8009640:	4809      	ldr	r0, [pc, #36]	@ (8009668 <_Bfree+0x40>)
 8009642:	218f      	movs	r1, #143	@ 0x8f
 8009644:	f001 feec 	bl	800b420 <__assert_func>
 8009648:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800964c:	6006      	str	r6, [r0, #0]
 800964e:	60c6      	str	r6, [r0, #12]
 8009650:	b13c      	cbz	r4, 8009662 <_Bfree+0x3a>
 8009652:	69eb      	ldr	r3, [r5, #28]
 8009654:	6862      	ldr	r2, [r4, #4]
 8009656:	68db      	ldr	r3, [r3, #12]
 8009658:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800965c:	6021      	str	r1, [r4, #0]
 800965e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009662:	bd70      	pop	{r4, r5, r6, pc}
 8009664:	0800c4e6 	.word	0x0800c4e6
 8009668:	0800c566 	.word	0x0800c566

0800966c <__multadd>:
 800966c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009670:	690d      	ldr	r5, [r1, #16]
 8009672:	4607      	mov	r7, r0
 8009674:	460c      	mov	r4, r1
 8009676:	461e      	mov	r6, r3
 8009678:	f101 0c14 	add.w	ip, r1, #20
 800967c:	2000      	movs	r0, #0
 800967e:	f8dc 3000 	ldr.w	r3, [ip]
 8009682:	b299      	uxth	r1, r3
 8009684:	fb02 6101 	mla	r1, r2, r1, r6
 8009688:	0c1e      	lsrs	r6, r3, #16
 800968a:	0c0b      	lsrs	r3, r1, #16
 800968c:	fb02 3306 	mla	r3, r2, r6, r3
 8009690:	b289      	uxth	r1, r1
 8009692:	3001      	adds	r0, #1
 8009694:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009698:	4285      	cmp	r5, r0
 800969a:	f84c 1b04 	str.w	r1, [ip], #4
 800969e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80096a2:	dcec      	bgt.n	800967e <__multadd+0x12>
 80096a4:	b30e      	cbz	r6, 80096ea <__multadd+0x7e>
 80096a6:	68a3      	ldr	r3, [r4, #8]
 80096a8:	42ab      	cmp	r3, r5
 80096aa:	dc19      	bgt.n	80096e0 <__multadd+0x74>
 80096ac:	6861      	ldr	r1, [r4, #4]
 80096ae:	4638      	mov	r0, r7
 80096b0:	3101      	adds	r1, #1
 80096b2:	f7ff ff79 	bl	80095a8 <_Balloc>
 80096b6:	4680      	mov	r8, r0
 80096b8:	b928      	cbnz	r0, 80096c6 <__multadd+0x5a>
 80096ba:	4602      	mov	r2, r0
 80096bc:	4b0c      	ldr	r3, [pc, #48]	@ (80096f0 <__multadd+0x84>)
 80096be:	480d      	ldr	r0, [pc, #52]	@ (80096f4 <__multadd+0x88>)
 80096c0:	21ba      	movs	r1, #186	@ 0xba
 80096c2:	f001 fead 	bl	800b420 <__assert_func>
 80096c6:	6922      	ldr	r2, [r4, #16]
 80096c8:	3202      	adds	r2, #2
 80096ca:	f104 010c 	add.w	r1, r4, #12
 80096ce:	0092      	lsls	r2, r2, #2
 80096d0:	300c      	adds	r0, #12
 80096d2:	f7fe fffa 	bl	80086ca <memcpy>
 80096d6:	4621      	mov	r1, r4
 80096d8:	4638      	mov	r0, r7
 80096da:	f7ff ffa5 	bl	8009628 <_Bfree>
 80096de:	4644      	mov	r4, r8
 80096e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80096e4:	3501      	adds	r5, #1
 80096e6:	615e      	str	r6, [r3, #20]
 80096e8:	6125      	str	r5, [r4, #16]
 80096ea:	4620      	mov	r0, r4
 80096ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096f0:	0800c555 	.word	0x0800c555
 80096f4:	0800c566 	.word	0x0800c566

080096f8 <__s2b>:
 80096f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096fc:	460c      	mov	r4, r1
 80096fe:	4615      	mov	r5, r2
 8009700:	461f      	mov	r7, r3
 8009702:	2209      	movs	r2, #9
 8009704:	3308      	adds	r3, #8
 8009706:	4606      	mov	r6, r0
 8009708:	fb93 f3f2 	sdiv	r3, r3, r2
 800970c:	2100      	movs	r1, #0
 800970e:	2201      	movs	r2, #1
 8009710:	429a      	cmp	r2, r3
 8009712:	db09      	blt.n	8009728 <__s2b+0x30>
 8009714:	4630      	mov	r0, r6
 8009716:	f7ff ff47 	bl	80095a8 <_Balloc>
 800971a:	b940      	cbnz	r0, 800972e <__s2b+0x36>
 800971c:	4602      	mov	r2, r0
 800971e:	4b19      	ldr	r3, [pc, #100]	@ (8009784 <__s2b+0x8c>)
 8009720:	4819      	ldr	r0, [pc, #100]	@ (8009788 <__s2b+0x90>)
 8009722:	21d3      	movs	r1, #211	@ 0xd3
 8009724:	f001 fe7c 	bl	800b420 <__assert_func>
 8009728:	0052      	lsls	r2, r2, #1
 800972a:	3101      	adds	r1, #1
 800972c:	e7f0      	b.n	8009710 <__s2b+0x18>
 800972e:	9b08      	ldr	r3, [sp, #32]
 8009730:	6143      	str	r3, [r0, #20]
 8009732:	2d09      	cmp	r5, #9
 8009734:	f04f 0301 	mov.w	r3, #1
 8009738:	6103      	str	r3, [r0, #16]
 800973a:	dd16      	ble.n	800976a <__s2b+0x72>
 800973c:	f104 0909 	add.w	r9, r4, #9
 8009740:	46c8      	mov	r8, r9
 8009742:	442c      	add	r4, r5
 8009744:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009748:	4601      	mov	r1, r0
 800974a:	3b30      	subs	r3, #48	@ 0x30
 800974c:	220a      	movs	r2, #10
 800974e:	4630      	mov	r0, r6
 8009750:	f7ff ff8c 	bl	800966c <__multadd>
 8009754:	45a0      	cmp	r8, r4
 8009756:	d1f5      	bne.n	8009744 <__s2b+0x4c>
 8009758:	f1a5 0408 	sub.w	r4, r5, #8
 800975c:	444c      	add	r4, r9
 800975e:	1b2d      	subs	r5, r5, r4
 8009760:	1963      	adds	r3, r4, r5
 8009762:	42bb      	cmp	r3, r7
 8009764:	db04      	blt.n	8009770 <__s2b+0x78>
 8009766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800976a:	340a      	adds	r4, #10
 800976c:	2509      	movs	r5, #9
 800976e:	e7f6      	b.n	800975e <__s2b+0x66>
 8009770:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009774:	4601      	mov	r1, r0
 8009776:	3b30      	subs	r3, #48	@ 0x30
 8009778:	220a      	movs	r2, #10
 800977a:	4630      	mov	r0, r6
 800977c:	f7ff ff76 	bl	800966c <__multadd>
 8009780:	e7ee      	b.n	8009760 <__s2b+0x68>
 8009782:	bf00      	nop
 8009784:	0800c555 	.word	0x0800c555
 8009788:	0800c566 	.word	0x0800c566

0800978c <__hi0bits>:
 800978c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009790:	4603      	mov	r3, r0
 8009792:	bf36      	itet	cc
 8009794:	0403      	lslcc	r3, r0, #16
 8009796:	2000      	movcs	r0, #0
 8009798:	2010      	movcc	r0, #16
 800979a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800979e:	bf3c      	itt	cc
 80097a0:	021b      	lslcc	r3, r3, #8
 80097a2:	3008      	addcc	r0, #8
 80097a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80097a8:	bf3c      	itt	cc
 80097aa:	011b      	lslcc	r3, r3, #4
 80097ac:	3004      	addcc	r0, #4
 80097ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097b2:	bf3c      	itt	cc
 80097b4:	009b      	lslcc	r3, r3, #2
 80097b6:	3002      	addcc	r0, #2
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	db05      	blt.n	80097c8 <__hi0bits+0x3c>
 80097bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80097c0:	f100 0001 	add.w	r0, r0, #1
 80097c4:	bf08      	it	eq
 80097c6:	2020      	moveq	r0, #32
 80097c8:	4770      	bx	lr

080097ca <__lo0bits>:
 80097ca:	6803      	ldr	r3, [r0, #0]
 80097cc:	4602      	mov	r2, r0
 80097ce:	f013 0007 	ands.w	r0, r3, #7
 80097d2:	d00b      	beq.n	80097ec <__lo0bits+0x22>
 80097d4:	07d9      	lsls	r1, r3, #31
 80097d6:	d421      	bmi.n	800981c <__lo0bits+0x52>
 80097d8:	0798      	lsls	r0, r3, #30
 80097da:	bf49      	itett	mi
 80097dc:	085b      	lsrmi	r3, r3, #1
 80097de:	089b      	lsrpl	r3, r3, #2
 80097e0:	2001      	movmi	r0, #1
 80097e2:	6013      	strmi	r3, [r2, #0]
 80097e4:	bf5c      	itt	pl
 80097e6:	6013      	strpl	r3, [r2, #0]
 80097e8:	2002      	movpl	r0, #2
 80097ea:	4770      	bx	lr
 80097ec:	b299      	uxth	r1, r3
 80097ee:	b909      	cbnz	r1, 80097f4 <__lo0bits+0x2a>
 80097f0:	0c1b      	lsrs	r3, r3, #16
 80097f2:	2010      	movs	r0, #16
 80097f4:	b2d9      	uxtb	r1, r3
 80097f6:	b909      	cbnz	r1, 80097fc <__lo0bits+0x32>
 80097f8:	3008      	adds	r0, #8
 80097fa:	0a1b      	lsrs	r3, r3, #8
 80097fc:	0719      	lsls	r1, r3, #28
 80097fe:	bf04      	itt	eq
 8009800:	091b      	lsreq	r3, r3, #4
 8009802:	3004      	addeq	r0, #4
 8009804:	0799      	lsls	r1, r3, #30
 8009806:	bf04      	itt	eq
 8009808:	089b      	lsreq	r3, r3, #2
 800980a:	3002      	addeq	r0, #2
 800980c:	07d9      	lsls	r1, r3, #31
 800980e:	d403      	bmi.n	8009818 <__lo0bits+0x4e>
 8009810:	085b      	lsrs	r3, r3, #1
 8009812:	f100 0001 	add.w	r0, r0, #1
 8009816:	d003      	beq.n	8009820 <__lo0bits+0x56>
 8009818:	6013      	str	r3, [r2, #0]
 800981a:	4770      	bx	lr
 800981c:	2000      	movs	r0, #0
 800981e:	4770      	bx	lr
 8009820:	2020      	movs	r0, #32
 8009822:	4770      	bx	lr

08009824 <__i2b>:
 8009824:	b510      	push	{r4, lr}
 8009826:	460c      	mov	r4, r1
 8009828:	2101      	movs	r1, #1
 800982a:	f7ff febd 	bl	80095a8 <_Balloc>
 800982e:	4602      	mov	r2, r0
 8009830:	b928      	cbnz	r0, 800983e <__i2b+0x1a>
 8009832:	4b05      	ldr	r3, [pc, #20]	@ (8009848 <__i2b+0x24>)
 8009834:	4805      	ldr	r0, [pc, #20]	@ (800984c <__i2b+0x28>)
 8009836:	f240 1145 	movw	r1, #325	@ 0x145
 800983a:	f001 fdf1 	bl	800b420 <__assert_func>
 800983e:	2301      	movs	r3, #1
 8009840:	6144      	str	r4, [r0, #20]
 8009842:	6103      	str	r3, [r0, #16]
 8009844:	bd10      	pop	{r4, pc}
 8009846:	bf00      	nop
 8009848:	0800c555 	.word	0x0800c555
 800984c:	0800c566 	.word	0x0800c566

08009850 <__multiply>:
 8009850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009854:	4617      	mov	r7, r2
 8009856:	690a      	ldr	r2, [r1, #16]
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	429a      	cmp	r2, r3
 800985c:	bfa8      	it	ge
 800985e:	463b      	movge	r3, r7
 8009860:	4689      	mov	r9, r1
 8009862:	bfa4      	itt	ge
 8009864:	460f      	movge	r7, r1
 8009866:	4699      	movge	r9, r3
 8009868:	693d      	ldr	r5, [r7, #16]
 800986a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	6879      	ldr	r1, [r7, #4]
 8009872:	eb05 060a 	add.w	r6, r5, sl
 8009876:	42b3      	cmp	r3, r6
 8009878:	b085      	sub	sp, #20
 800987a:	bfb8      	it	lt
 800987c:	3101      	addlt	r1, #1
 800987e:	f7ff fe93 	bl	80095a8 <_Balloc>
 8009882:	b930      	cbnz	r0, 8009892 <__multiply+0x42>
 8009884:	4602      	mov	r2, r0
 8009886:	4b41      	ldr	r3, [pc, #260]	@ (800998c <__multiply+0x13c>)
 8009888:	4841      	ldr	r0, [pc, #260]	@ (8009990 <__multiply+0x140>)
 800988a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800988e:	f001 fdc7 	bl	800b420 <__assert_func>
 8009892:	f100 0414 	add.w	r4, r0, #20
 8009896:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800989a:	4623      	mov	r3, r4
 800989c:	2200      	movs	r2, #0
 800989e:	4573      	cmp	r3, lr
 80098a0:	d320      	bcc.n	80098e4 <__multiply+0x94>
 80098a2:	f107 0814 	add.w	r8, r7, #20
 80098a6:	f109 0114 	add.w	r1, r9, #20
 80098aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80098ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80098b2:	9302      	str	r3, [sp, #8]
 80098b4:	1beb      	subs	r3, r5, r7
 80098b6:	3b15      	subs	r3, #21
 80098b8:	f023 0303 	bic.w	r3, r3, #3
 80098bc:	3304      	adds	r3, #4
 80098be:	3715      	adds	r7, #21
 80098c0:	42bd      	cmp	r5, r7
 80098c2:	bf38      	it	cc
 80098c4:	2304      	movcc	r3, #4
 80098c6:	9301      	str	r3, [sp, #4]
 80098c8:	9b02      	ldr	r3, [sp, #8]
 80098ca:	9103      	str	r1, [sp, #12]
 80098cc:	428b      	cmp	r3, r1
 80098ce:	d80c      	bhi.n	80098ea <__multiply+0x9a>
 80098d0:	2e00      	cmp	r6, #0
 80098d2:	dd03      	ble.n	80098dc <__multiply+0x8c>
 80098d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d055      	beq.n	8009988 <__multiply+0x138>
 80098dc:	6106      	str	r6, [r0, #16]
 80098de:	b005      	add	sp, #20
 80098e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098e4:	f843 2b04 	str.w	r2, [r3], #4
 80098e8:	e7d9      	b.n	800989e <__multiply+0x4e>
 80098ea:	f8b1 a000 	ldrh.w	sl, [r1]
 80098ee:	f1ba 0f00 	cmp.w	sl, #0
 80098f2:	d01f      	beq.n	8009934 <__multiply+0xe4>
 80098f4:	46c4      	mov	ip, r8
 80098f6:	46a1      	mov	r9, r4
 80098f8:	2700      	movs	r7, #0
 80098fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 80098fe:	f8d9 3000 	ldr.w	r3, [r9]
 8009902:	fa1f fb82 	uxth.w	fp, r2
 8009906:	b29b      	uxth	r3, r3
 8009908:	fb0a 330b 	mla	r3, sl, fp, r3
 800990c:	443b      	add	r3, r7
 800990e:	f8d9 7000 	ldr.w	r7, [r9]
 8009912:	0c12      	lsrs	r2, r2, #16
 8009914:	0c3f      	lsrs	r7, r7, #16
 8009916:	fb0a 7202 	mla	r2, sl, r2, r7
 800991a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800991e:	b29b      	uxth	r3, r3
 8009920:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009924:	4565      	cmp	r5, ip
 8009926:	f849 3b04 	str.w	r3, [r9], #4
 800992a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800992e:	d8e4      	bhi.n	80098fa <__multiply+0xaa>
 8009930:	9b01      	ldr	r3, [sp, #4]
 8009932:	50e7      	str	r7, [r4, r3]
 8009934:	9b03      	ldr	r3, [sp, #12]
 8009936:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800993a:	3104      	adds	r1, #4
 800993c:	f1b9 0f00 	cmp.w	r9, #0
 8009940:	d020      	beq.n	8009984 <__multiply+0x134>
 8009942:	6823      	ldr	r3, [r4, #0]
 8009944:	4647      	mov	r7, r8
 8009946:	46a4      	mov	ip, r4
 8009948:	f04f 0a00 	mov.w	sl, #0
 800994c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009950:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009954:	fb09 220b 	mla	r2, r9, fp, r2
 8009958:	4452      	add	r2, sl
 800995a:	b29b      	uxth	r3, r3
 800995c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009960:	f84c 3b04 	str.w	r3, [ip], #4
 8009964:	f857 3b04 	ldr.w	r3, [r7], #4
 8009968:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800996c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009970:	fb09 330a 	mla	r3, r9, sl, r3
 8009974:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009978:	42bd      	cmp	r5, r7
 800997a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800997e:	d8e5      	bhi.n	800994c <__multiply+0xfc>
 8009980:	9a01      	ldr	r2, [sp, #4]
 8009982:	50a3      	str	r3, [r4, r2]
 8009984:	3404      	adds	r4, #4
 8009986:	e79f      	b.n	80098c8 <__multiply+0x78>
 8009988:	3e01      	subs	r6, #1
 800998a:	e7a1      	b.n	80098d0 <__multiply+0x80>
 800998c:	0800c555 	.word	0x0800c555
 8009990:	0800c566 	.word	0x0800c566

08009994 <__pow5mult>:
 8009994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009998:	4615      	mov	r5, r2
 800999a:	f012 0203 	ands.w	r2, r2, #3
 800999e:	4607      	mov	r7, r0
 80099a0:	460e      	mov	r6, r1
 80099a2:	d007      	beq.n	80099b4 <__pow5mult+0x20>
 80099a4:	4c25      	ldr	r4, [pc, #148]	@ (8009a3c <__pow5mult+0xa8>)
 80099a6:	3a01      	subs	r2, #1
 80099a8:	2300      	movs	r3, #0
 80099aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80099ae:	f7ff fe5d 	bl	800966c <__multadd>
 80099b2:	4606      	mov	r6, r0
 80099b4:	10ad      	asrs	r5, r5, #2
 80099b6:	d03d      	beq.n	8009a34 <__pow5mult+0xa0>
 80099b8:	69fc      	ldr	r4, [r7, #28]
 80099ba:	b97c      	cbnz	r4, 80099dc <__pow5mult+0x48>
 80099bc:	2010      	movs	r0, #16
 80099be:	f7ff fd3d 	bl	800943c <malloc>
 80099c2:	4602      	mov	r2, r0
 80099c4:	61f8      	str	r0, [r7, #28]
 80099c6:	b928      	cbnz	r0, 80099d4 <__pow5mult+0x40>
 80099c8:	4b1d      	ldr	r3, [pc, #116]	@ (8009a40 <__pow5mult+0xac>)
 80099ca:	481e      	ldr	r0, [pc, #120]	@ (8009a44 <__pow5mult+0xb0>)
 80099cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80099d0:	f001 fd26 	bl	800b420 <__assert_func>
 80099d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80099d8:	6004      	str	r4, [r0, #0]
 80099da:	60c4      	str	r4, [r0, #12]
 80099dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80099e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80099e4:	b94c      	cbnz	r4, 80099fa <__pow5mult+0x66>
 80099e6:	f240 2171 	movw	r1, #625	@ 0x271
 80099ea:	4638      	mov	r0, r7
 80099ec:	f7ff ff1a 	bl	8009824 <__i2b>
 80099f0:	2300      	movs	r3, #0
 80099f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80099f6:	4604      	mov	r4, r0
 80099f8:	6003      	str	r3, [r0, #0]
 80099fa:	f04f 0900 	mov.w	r9, #0
 80099fe:	07eb      	lsls	r3, r5, #31
 8009a00:	d50a      	bpl.n	8009a18 <__pow5mult+0x84>
 8009a02:	4631      	mov	r1, r6
 8009a04:	4622      	mov	r2, r4
 8009a06:	4638      	mov	r0, r7
 8009a08:	f7ff ff22 	bl	8009850 <__multiply>
 8009a0c:	4631      	mov	r1, r6
 8009a0e:	4680      	mov	r8, r0
 8009a10:	4638      	mov	r0, r7
 8009a12:	f7ff fe09 	bl	8009628 <_Bfree>
 8009a16:	4646      	mov	r6, r8
 8009a18:	106d      	asrs	r5, r5, #1
 8009a1a:	d00b      	beq.n	8009a34 <__pow5mult+0xa0>
 8009a1c:	6820      	ldr	r0, [r4, #0]
 8009a1e:	b938      	cbnz	r0, 8009a30 <__pow5mult+0x9c>
 8009a20:	4622      	mov	r2, r4
 8009a22:	4621      	mov	r1, r4
 8009a24:	4638      	mov	r0, r7
 8009a26:	f7ff ff13 	bl	8009850 <__multiply>
 8009a2a:	6020      	str	r0, [r4, #0]
 8009a2c:	f8c0 9000 	str.w	r9, [r0]
 8009a30:	4604      	mov	r4, r0
 8009a32:	e7e4      	b.n	80099fe <__pow5mult+0x6a>
 8009a34:	4630      	mov	r0, r6
 8009a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a3a:	bf00      	nop
 8009a3c:	0800c678 	.word	0x0800c678
 8009a40:	0800c4e6 	.word	0x0800c4e6
 8009a44:	0800c566 	.word	0x0800c566

08009a48 <__lshift>:
 8009a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a4c:	460c      	mov	r4, r1
 8009a4e:	6849      	ldr	r1, [r1, #4]
 8009a50:	6923      	ldr	r3, [r4, #16]
 8009a52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009a56:	68a3      	ldr	r3, [r4, #8]
 8009a58:	4607      	mov	r7, r0
 8009a5a:	4691      	mov	r9, r2
 8009a5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a60:	f108 0601 	add.w	r6, r8, #1
 8009a64:	42b3      	cmp	r3, r6
 8009a66:	db0b      	blt.n	8009a80 <__lshift+0x38>
 8009a68:	4638      	mov	r0, r7
 8009a6a:	f7ff fd9d 	bl	80095a8 <_Balloc>
 8009a6e:	4605      	mov	r5, r0
 8009a70:	b948      	cbnz	r0, 8009a86 <__lshift+0x3e>
 8009a72:	4602      	mov	r2, r0
 8009a74:	4b28      	ldr	r3, [pc, #160]	@ (8009b18 <__lshift+0xd0>)
 8009a76:	4829      	ldr	r0, [pc, #164]	@ (8009b1c <__lshift+0xd4>)
 8009a78:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009a7c:	f001 fcd0 	bl	800b420 <__assert_func>
 8009a80:	3101      	adds	r1, #1
 8009a82:	005b      	lsls	r3, r3, #1
 8009a84:	e7ee      	b.n	8009a64 <__lshift+0x1c>
 8009a86:	2300      	movs	r3, #0
 8009a88:	f100 0114 	add.w	r1, r0, #20
 8009a8c:	f100 0210 	add.w	r2, r0, #16
 8009a90:	4618      	mov	r0, r3
 8009a92:	4553      	cmp	r3, sl
 8009a94:	db33      	blt.n	8009afe <__lshift+0xb6>
 8009a96:	6920      	ldr	r0, [r4, #16]
 8009a98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009a9c:	f104 0314 	add.w	r3, r4, #20
 8009aa0:	f019 091f 	ands.w	r9, r9, #31
 8009aa4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009aa8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009aac:	d02b      	beq.n	8009b06 <__lshift+0xbe>
 8009aae:	f1c9 0e20 	rsb	lr, r9, #32
 8009ab2:	468a      	mov	sl, r1
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	6818      	ldr	r0, [r3, #0]
 8009ab8:	fa00 f009 	lsl.w	r0, r0, r9
 8009abc:	4310      	orrs	r0, r2
 8009abe:	f84a 0b04 	str.w	r0, [sl], #4
 8009ac2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ac6:	459c      	cmp	ip, r3
 8009ac8:	fa22 f20e 	lsr.w	r2, r2, lr
 8009acc:	d8f3      	bhi.n	8009ab6 <__lshift+0x6e>
 8009ace:	ebac 0304 	sub.w	r3, ip, r4
 8009ad2:	3b15      	subs	r3, #21
 8009ad4:	f023 0303 	bic.w	r3, r3, #3
 8009ad8:	3304      	adds	r3, #4
 8009ada:	f104 0015 	add.w	r0, r4, #21
 8009ade:	4560      	cmp	r0, ip
 8009ae0:	bf88      	it	hi
 8009ae2:	2304      	movhi	r3, #4
 8009ae4:	50ca      	str	r2, [r1, r3]
 8009ae6:	b10a      	cbz	r2, 8009aec <__lshift+0xa4>
 8009ae8:	f108 0602 	add.w	r6, r8, #2
 8009aec:	3e01      	subs	r6, #1
 8009aee:	4638      	mov	r0, r7
 8009af0:	612e      	str	r6, [r5, #16]
 8009af2:	4621      	mov	r1, r4
 8009af4:	f7ff fd98 	bl	8009628 <_Bfree>
 8009af8:	4628      	mov	r0, r5
 8009afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009afe:	f842 0f04 	str.w	r0, [r2, #4]!
 8009b02:	3301      	adds	r3, #1
 8009b04:	e7c5      	b.n	8009a92 <__lshift+0x4a>
 8009b06:	3904      	subs	r1, #4
 8009b08:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b0c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009b10:	459c      	cmp	ip, r3
 8009b12:	d8f9      	bhi.n	8009b08 <__lshift+0xc0>
 8009b14:	e7ea      	b.n	8009aec <__lshift+0xa4>
 8009b16:	bf00      	nop
 8009b18:	0800c555 	.word	0x0800c555
 8009b1c:	0800c566 	.word	0x0800c566

08009b20 <__mcmp>:
 8009b20:	690a      	ldr	r2, [r1, #16]
 8009b22:	4603      	mov	r3, r0
 8009b24:	6900      	ldr	r0, [r0, #16]
 8009b26:	1a80      	subs	r0, r0, r2
 8009b28:	b530      	push	{r4, r5, lr}
 8009b2a:	d10e      	bne.n	8009b4a <__mcmp+0x2a>
 8009b2c:	3314      	adds	r3, #20
 8009b2e:	3114      	adds	r1, #20
 8009b30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009b34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009b38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009b3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009b40:	4295      	cmp	r5, r2
 8009b42:	d003      	beq.n	8009b4c <__mcmp+0x2c>
 8009b44:	d205      	bcs.n	8009b52 <__mcmp+0x32>
 8009b46:	f04f 30ff 	mov.w	r0, #4294967295
 8009b4a:	bd30      	pop	{r4, r5, pc}
 8009b4c:	42a3      	cmp	r3, r4
 8009b4e:	d3f3      	bcc.n	8009b38 <__mcmp+0x18>
 8009b50:	e7fb      	b.n	8009b4a <__mcmp+0x2a>
 8009b52:	2001      	movs	r0, #1
 8009b54:	e7f9      	b.n	8009b4a <__mcmp+0x2a>
	...

08009b58 <__mdiff>:
 8009b58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b5c:	4689      	mov	r9, r1
 8009b5e:	4606      	mov	r6, r0
 8009b60:	4611      	mov	r1, r2
 8009b62:	4648      	mov	r0, r9
 8009b64:	4614      	mov	r4, r2
 8009b66:	f7ff ffdb 	bl	8009b20 <__mcmp>
 8009b6a:	1e05      	subs	r5, r0, #0
 8009b6c:	d112      	bne.n	8009b94 <__mdiff+0x3c>
 8009b6e:	4629      	mov	r1, r5
 8009b70:	4630      	mov	r0, r6
 8009b72:	f7ff fd19 	bl	80095a8 <_Balloc>
 8009b76:	4602      	mov	r2, r0
 8009b78:	b928      	cbnz	r0, 8009b86 <__mdiff+0x2e>
 8009b7a:	4b3f      	ldr	r3, [pc, #252]	@ (8009c78 <__mdiff+0x120>)
 8009b7c:	f240 2137 	movw	r1, #567	@ 0x237
 8009b80:	483e      	ldr	r0, [pc, #248]	@ (8009c7c <__mdiff+0x124>)
 8009b82:	f001 fc4d 	bl	800b420 <__assert_func>
 8009b86:	2301      	movs	r3, #1
 8009b88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009b8c:	4610      	mov	r0, r2
 8009b8e:	b003      	add	sp, #12
 8009b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b94:	bfbc      	itt	lt
 8009b96:	464b      	movlt	r3, r9
 8009b98:	46a1      	movlt	r9, r4
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009ba0:	bfba      	itte	lt
 8009ba2:	461c      	movlt	r4, r3
 8009ba4:	2501      	movlt	r5, #1
 8009ba6:	2500      	movge	r5, #0
 8009ba8:	f7ff fcfe 	bl	80095a8 <_Balloc>
 8009bac:	4602      	mov	r2, r0
 8009bae:	b918      	cbnz	r0, 8009bb8 <__mdiff+0x60>
 8009bb0:	4b31      	ldr	r3, [pc, #196]	@ (8009c78 <__mdiff+0x120>)
 8009bb2:	f240 2145 	movw	r1, #581	@ 0x245
 8009bb6:	e7e3      	b.n	8009b80 <__mdiff+0x28>
 8009bb8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009bbc:	6926      	ldr	r6, [r4, #16]
 8009bbe:	60c5      	str	r5, [r0, #12]
 8009bc0:	f109 0310 	add.w	r3, r9, #16
 8009bc4:	f109 0514 	add.w	r5, r9, #20
 8009bc8:	f104 0e14 	add.w	lr, r4, #20
 8009bcc:	f100 0b14 	add.w	fp, r0, #20
 8009bd0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009bd4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009bd8:	9301      	str	r3, [sp, #4]
 8009bda:	46d9      	mov	r9, fp
 8009bdc:	f04f 0c00 	mov.w	ip, #0
 8009be0:	9b01      	ldr	r3, [sp, #4]
 8009be2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009be6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009bea:	9301      	str	r3, [sp, #4]
 8009bec:	fa1f f38a 	uxth.w	r3, sl
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	b283      	uxth	r3, r0
 8009bf4:	1acb      	subs	r3, r1, r3
 8009bf6:	0c00      	lsrs	r0, r0, #16
 8009bf8:	4463      	add	r3, ip
 8009bfa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009bfe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009c02:	b29b      	uxth	r3, r3
 8009c04:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009c08:	4576      	cmp	r6, lr
 8009c0a:	f849 3b04 	str.w	r3, [r9], #4
 8009c0e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009c12:	d8e5      	bhi.n	8009be0 <__mdiff+0x88>
 8009c14:	1b33      	subs	r3, r6, r4
 8009c16:	3b15      	subs	r3, #21
 8009c18:	f023 0303 	bic.w	r3, r3, #3
 8009c1c:	3415      	adds	r4, #21
 8009c1e:	3304      	adds	r3, #4
 8009c20:	42a6      	cmp	r6, r4
 8009c22:	bf38      	it	cc
 8009c24:	2304      	movcc	r3, #4
 8009c26:	441d      	add	r5, r3
 8009c28:	445b      	add	r3, fp
 8009c2a:	461e      	mov	r6, r3
 8009c2c:	462c      	mov	r4, r5
 8009c2e:	4544      	cmp	r4, r8
 8009c30:	d30e      	bcc.n	8009c50 <__mdiff+0xf8>
 8009c32:	f108 0103 	add.w	r1, r8, #3
 8009c36:	1b49      	subs	r1, r1, r5
 8009c38:	f021 0103 	bic.w	r1, r1, #3
 8009c3c:	3d03      	subs	r5, #3
 8009c3e:	45a8      	cmp	r8, r5
 8009c40:	bf38      	it	cc
 8009c42:	2100      	movcc	r1, #0
 8009c44:	440b      	add	r3, r1
 8009c46:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c4a:	b191      	cbz	r1, 8009c72 <__mdiff+0x11a>
 8009c4c:	6117      	str	r7, [r2, #16]
 8009c4e:	e79d      	b.n	8009b8c <__mdiff+0x34>
 8009c50:	f854 1b04 	ldr.w	r1, [r4], #4
 8009c54:	46e6      	mov	lr, ip
 8009c56:	0c08      	lsrs	r0, r1, #16
 8009c58:	fa1c fc81 	uxtah	ip, ip, r1
 8009c5c:	4471      	add	r1, lr
 8009c5e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009c62:	b289      	uxth	r1, r1
 8009c64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009c68:	f846 1b04 	str.w	r1, [r6], #4
 8009c6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009c70:	e7dd      	b.n	8009c2e <__mdiff+0xd6>
 8009c72:	3f01      	subs	r7, #1
 8009c74:	e7e7      	b.n	8009c46 <__mdiff+0xee>
 8009c76:	bf00      	nop
 8009c78:	0800c555 	.word	0x0800c555
 8009c7c:	0800c566 	.word	0x0800c566

08009c80 <__ulp>:
 8009c80:	b082      	sub	sp, #8
 8009c82:	ed8d 0b00 	vstr	d0, [sp]
 8009c86:	9a01      	ldr	r2, [sp, #4]
 8009c88:	4b0f      	ldr	r3, [pc, #60]	@ (8009cc8 <__ulp+0x48>)
 8009c8a:	4013      	ands	r3, r2
 8009c8c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	dc08      	bgt.n	8009ca6 <__ulp+0x26>
 8009c94:	425b      	negs	r3, r3
 8009c96:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009c9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009c9e:	da04      	bge.n	8009caa <__ulp+0x2a>
 8009ca0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009ca4:	4113      	asrs	r3, r2
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	e008      	b.n	8009cbc <__ulp+0x3c>
 8009caa:	f1a2 0314 	sub.w	r3, r2, #20
 8009cae:	2b1e      	cmp	r3, #30
 8009cb0:	bfda      	itte	le
 8009cb2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009cb6:	40da      	lsrle	r2, r3
 8009cb8:	2201      	movgt	r2, #1
 8009cba:	2300      	movs	r3, #0
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	4610      	mov	r0, r2
 8009cc0:	ec41 0b10 	vmov	d0, r0, r1
 8009cc4:	b002      	add	sp, #8
 8009cc6:	4770      	bx	lr
 8009cc8:	7ff00000 	.word	0x7ff00000

08009ccc <__b2d>:
 8009ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cd0:	6906      	ldr	r6, [r0, #16]
 8009cd2:	f100 0814 	add.w	r8, r0, #20
 8009cd6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009cda:	1f37      	subs	r7, r6, #4
 8009cdc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009ce0:	4610      	mov	r0, r2
 8009ce2:	f7ff fd53 	bl	800978c <__hi0bits>
 8009ce6:	f1c0 0320 	rsb	r3, r0, #32
 8009cea:	280a      	cmp	r0, #10
 8009cec:	600b      	str	r3, [r1, #0]
 8009cee:	491b      	ldr	r1, [pc, #108]	@ (8009d5c <__b2d+0x90>)
 8009cf0:	dc15      	bgt.n	8009d1e <__b2d+0x52>
 8009cf2:	f1c0 0c0b 	rsb	ip, r0, #11
 8009cf6:	fa22 f30c 	lsr.w	r3, r2, ip
 8009cfa:	45b8      	cmp	r8, r7
 8009cfc:	ea43 0501 	orr.w	r5, r3, r1
 8009d00:	bf34      	ite	cc
 8009d02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009d06:	2300      	movcs	r3, #0
 8009d08:	3015      	adds	r0, #21
 8009d0a:	fa02 f000 	lsl.w	r0, r2, r0
 8009d0e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009d12:	4303      	orrs	r3, r0
 8009d14:	461c      	mov	r4, r3
 8009d16:	ec45 4b10 	vmov	d0, r4, r5
 8009d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d1e:	45b8      	cmp	r8, r7
 8009d20:	bf3a      	itte	cc
 8009d22:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009d26:	f1a6 0708 	subcc.w	r7, r6, #8
 8009d2a:	2300      	movcs	r3, #0
 8009d2c:	380b      	subs	r0, #11
 8009d2e:	d012      	beq.n	8009d56 <__b2d+0x8a>
 8009d30:	f1c0 0120 	rsb	r1, r0, #32
 8009d34:	fa23 f401 	lsr.w	r4, r3, r1
 8009d38:	4082      	lsls	r2, r0
 8009d3a:	4322      	orrs	r2, r4
 8009d3c:	4547      	cmp	r7, r8
 8009d3e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009d42:	bf8c      	ite	hi
 8009d44:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009d48:	2200      	movls	r2, #0
 8009d4a:	4083      	lsls	r3, r0
 8009d4c:	40ca      	lsrs	r2, r1
 8009d4e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009d52:	4313      	orrs	r3, r2
 8009d54:	e7de      	b.n	8009d14 <__b2d+0x48>
 8009d56:	ea42 0501 	orr.w	r5, r2, r1
 8009d5a:	e7db      	b.n	8009d14 <__b2d+0x48>
 8009d5c:	3ff00000 	.word	0x3ff00000

08009d60 <__d2b>:
 8009d60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009d64:	460f      	mov	r7, r1
 8009d66:	2101      	movs	r1, #1
 8009d68:	ec59 8b10 	vmov	r8, r9, d0
 8009d6c:	4616      	mov	r6, r2
 8009d6e:	f7ff fc1b 	bl	80095a8 <_Balloc>
 8009d72:	4604      	mov	r4, r0
 8009d74:	b930      	cbnz	r0, 8009d84 <__d2b+0x24>
 8009d76:	4602      	mov	r2, r0
 8009d78:	4b23      	ldr	r3, [pc, #140]	@ (8009e08 <__d2b+0xa8>)
 8009d7a:	4824      	ldr	r0, [pc, #144]	@ (8009e0c <__d2b+0xac>)
 8009d7c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009d80:	f001 fb4e 	bl	800b420 <__assert_func>
 8009d84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009d88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009d8c:	b10d      	cbz	r5, 8009d92 <__d2b+0x32>
 8009d8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d92:	9301      	str	r3, [sp, #4]
 8009d94:	f1b8 0300 	subs.w	r3, r8, #0
 8009d98:	d023      	beq.n	8009de2 <__d2b+0x82>
 8009d9a:	4668      	mov	r0, sp
 8009d9c:	9300      	str	r3, [sp, #0]
 8009d9e:	f7ff fd14 	bl	80097ca <__lo0bits>
 8009da2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009da6:	b1d0      	cbz	r0, 8009dde <__d2b+0x7e>
 8009da8:	f1c0 0320 	rsb	r3, r0, #32
 8009dac:	fa02 f303 	lsl.w	r3, r2, r3
 8009db0:	430b      	orrs	r3, r1
 8009db2:	40c2      	lsrs	r2, r0
 8009db4:	6163      	str	r3, [r4, #20]
 8009db6:	9201      	str	r2, [sp, #4]
 8009db8:	9b01      	ldr	r3, [sp, #4]
 8009dba:	61a3      	str	r3, [r4, #24]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	bf0c      	ite	eq
 8009dc0:	2201      	moveq	r2, #1
 8009dc2:	2202      	movne	r2, #2
 8009dc4:	6122      	str	r2, [r4, #16]
 8009dc6:	b1a5      	cbz	r5, 8009df2 <__d2b+0x92>
 8009dc8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009dcc:	4405      	add	r5, r0
 8009dce:	603d      	str	r5, [r7, #0]
 8009dd0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009dd4:	6030      	str	r0, [r6, #0]
 8009dd6:	4620      	mov	r0, r4
 8009dd8:	b003      	add	sp, #12
 8009dda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009dde:	6161      	str	r1, [r4, #20]
 8009de0:	e7ea      	b.n	8009db8 <__d2b+0x58>
 8009de2:	a801      	add	r0, sp, #4
 8009de4:	f7ff fcf1 	bl	80097ca <__lo0bits>
 8009de8:	9b01      	ldr	r3, [sp, #4]
 8009dea:	6163      	str	r3, [r4, #20]
 8009dec:	3020      	adds	r0, #32
 8009dee:	2201      	movs	r2, #1
 8009df0:	e7e8      	b.n	8009dc4 <__d2b+0x64>
 8009df2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009df6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009dfa:	6038      	str	r0, [r7, #0]
 8009dfc:	6918      	ldr	r0, [r3, #16]
 8009dfe:	f7ff fcc5 	bl	800978c <__hi0bits>
 8009e02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009e06:	e7e5      	b.n	8009dd4 <__d2b+0x74>
 8009e08:	0800c555 	.word	0x0800c555
 8009e0c:	0800c566 	.word	0x0800c566

08009e10 <__ratio>:
 8009e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e14:	b085      	sub	sp, #20
 8009e16:	e9cd 1000 	strd	r1, r0, [sp]
 8009e1a:	a902      	add	r1, sp, #8
 8009e1c:	f7ff ff56 	bl	8009ccc <__b2d>
 8009e20:	9800      	ldr	r0, [sp, #0]
 8009e22:	a903      	add	r1, sp, #12
 8009e24:	ec55 4b10 	vmov	r4, r5, d0
 8009e28:	f7ff ff50 	bl	8009ccc <__b2d>
 8009e2c:	9b01      	ldr	r3, [sp, #4]
 8009e2e:	6919      	ldr	r1, [r3, #16]
 8009e30:	9b00      	ldr	r3, [sp, #0]
 8009e32:	691b      	ldr	r3, [r3, #16]
 8009e34:	1ac9      	subs	r1, r1, r3
 8009e36:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009e3a:	1a9b      	subs	r3, r3, r2
 8009e3c:	ec5b ab10 	vmov	sl, fp, d0
 8009e40:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	bfce      	itee	gt
 8009e48:	462a      	movgt	r2, r5
 8009e4a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009e4e:	465a      	movle	r2, fp
 8009e50:	462f      	mov	r7, r5
 8009e52:	46d9      	mov	r9, fp
 8009e54:	bfcc      	ite	gt
 8009e56:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009e5a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009e5e:	464b      	mov	r3, r9
 8009e60:	4652      	mov	r2, sl
 8009e62:	4620      	mov	r0, r4
 8009e64:	4639      	mov	r1, r7
 8009e66:	f7f6 fcf1 	bl	800084c <__aeabi_ddiv>
 8009e6a:	ec41 0b10 	vmov	d0, r0, r1
 8009e6e:	b005      	add	sp, #20
 8009e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009e74 <__copybits>:
 8009e74:	3901      	subs	r1, #1
 8009e76:	b570      	push	{r4, r5, r6, lr}
 8009e78:	1149      	asrs	r1, r1, #5
 8009e7a:	6914      	ldr	r4, [r2, #16]
 8009e7c:	3101      	adds	r1, #1
 8009e7e:	f102 0314 	add.w	r3, r2, #20
 8009e82:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009e86:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009e8a:	1f05      	subs	r5, r0, #4
 8009e8c:	42a3      	cmp	r3, r4
 8009e8e:	d30c      	bcc.n	8009eaa <__copybits+0x36>
 8009e90:	1aa3      	subs	r3, r4, r2
 8009e92:	3b11      	subs	r3, #17
 8009e94:	f023 0303 	bic.w	r3, r3, #3
 8009e98:	3211      	adds	r2, #17
 8009e9a:	42a2      	cmp	r2, r4
 8009e9c:	bf88      	it	hi
 8009e9e:	2300      	movhi	r3, #0
 8009ea0:	4418      	add	r0, r3
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	4288      	cmp	r0, r1
 8009ea6:	d305      	bcc.n	8009eb4 <__copybits+0x40>
 8009ea8:	bd70      	pop	{r4, r5, r6, pc}
 8009eaa:	f853 6b04 	ldr.w	r6, [r3], #4
 8009eae:	f845 6f04 	str.w	r6, [r5, #4]!
 8009eb2:	e7eb      	b.n	8009e8c <__copybits+0x18>
 8009eb4:	f840 3b04 	str.w	r3, [r0], #4
 8009eb8:	e7f4      	b.n	8009ea4 <__copybits+0x30>

08009eba <__any_on>:
 8009eba:	f100 0214 	add.w	r2, r0, #20
 8009ebe:	6900      	ldr	r0, [r0, #16]
 8009ec0:	114b      	asrs	r3, r1, #5
 8009ec2:	4298      	cmp	r0, r3
 8009ec4:	b510      	push	{r4, lr}
 8009ec6:	db11      	blt.n	8009eec <__any_on+0x32>
 8009ec8:	dd0a      	ble.n	8009ee0 <__any_on+0x26>
 8009eca:	f011 011f 	ands.w	r1, r1, #31
 8009ece:	d007      	beq.n	8009ee0 <__any_on+0x26>
 8009ed0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009ed4:	fa24 f001 	lsr.w	r0, r4, r1
 8009ed8:	fa00 f101 	lsl.w	r1, r0, r1
 8009edc:	428c      	cmp	r4, r1
 8009ede:	d10b      	bne.n	8009ef8 <__any_on+0x3e>
 8009ee0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d803      	bhi.n	8009ef0 <__any_on+0x36>
 8009ee8:	2000      	movs	r0, #0
 8009eea:	bd10      	pop	{r4, pc}
 8009eec:	4603      	mov	r3, r0
 8009eee:	e7f7      	b.n	8009ee0 <__any_on+0x26>
 8009ef0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ef4:	2900      	cmp	r1, #0
 8009ef6:	d0f5      	beq.n	8009ee4 <__any_on+0x2a>
 8009ef8:	2001      	movs	r0, #1
 8009efa:	e7f6      	b.n	8009eea <__any_on+0x30>

08009efc <sulp>:
 8009efc:	b570      	push	{r4, r5, r6, lr}
 8009efe:	4604      	mov	r4, r0
 8009f00:	460d      	mov	r5, r1
 8009f02:	ec45 4b10 	vmov	d0, r4, r5
 8009f06:	4616      	mov	r6, r2
 8009f08:	f7ff feba 	bl	8009c80 <__ulp>
 8009f0c:	ec51 0b10 	vmov	r0, r1, d0
 8009f10:	b17e      	cbz	r6, 8009f32 <sulp+0x36>
 8009f12:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009f16:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	dd09      	ble.n	8009f32 <sulp+0x36>
 8009f1e:	051b      	lsls	r3, r3, #20
 8009f20:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009f24:	2400      	movs	r4, #0
 8009f26:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009f2a:	4622      	mov	r2, r4
 8009f2c:	462b      	mov	r3, r5
 8009f2e:	f7f6 fb63 	bl	80005f8 <__aeabi_dmul>
 8009f32:	ec41 0b10 	vmov	d0, r0, r1
 8009f36:	bd70      	pop	{r4, r5, r6, pc}

08009f38 <_strtod_l>:
 8009f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f3c:	b09f      	sub	sp, #124	@ 0x7c
 8009f3e:	460c      	mov	r4, r1
 8009f40:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009f42:	2200      	movs	r2, #0
 8009f44:	921a      	str	r2, [sp, #104]	@ 0x68
 8009f46:	9005      	str	r0, [sp, #20]
 8009f48:	f04f 0a00 	mov.w	sl, #0
 8009f4c:	f04f 0b00 	mov.w	fp, #0
 8009f50:	460a      	mov	r2, r1
 8009f52:	9219      	str	r2, [sp, #100]	@ 0x64
 8009f54:	7811      	ldrb	r1, [r2, #0]
 8009f56:	292b      	cmp	r1, #43	@ 0x2b
 8009f58:	d04a      	beq.n	8009ff0 <_strtod_l+0xb8>
 8009f5a:	d838      	bhi.n	8009fce <_strtod_l+0x96>
 8009f5c:	290d      	cmp	r1, #13
 8009f5e:	d832      	bhi.n	8009fc6 <_strtod_l+0x8e>
 8009f60:	2908      	cmp	r1, #8
 8009f62:	d832      	bhi.n	8009fca <_strtod_l+0x92>
 8009f64:	2900      	cmp	r1, #0
 8009f66:	d03b      	beq.n	8009fe0 <_strtod_l+0xa8>
 8009f68:	2200      	movs	r2, #0
 8009f6a:	920e      	str	r2, [sp, #56]	@ 0x38
 8009f6c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009f6e:	782a      	ldrb	r2, [r5, #0]
 8009f70:	2a30      	cmp	r2, #48	@ 0x30
 8009f72:	f040 80b2 	bne.w	800a0da <_strtod_l+0x1a2>
 8009f76:	786a      	ldrb	r2, [r5, #1]
 8009f78:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009f7c:	2a58      	cmp	r2, #88	@ 0x58
 8009f7e:	d16e      	bne.n	800a05e <_strtod_l+0x126>
 8009f80:	9302      	str	r3, [sp, #8]
 8009f82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f84:	9301      	str	r3, [sp, #4]
 8009f86:	ab1a      	add	r3, sp, #104	@ 0x68
 8009f88:	9300      	str	r3, [sp, #0]
 8009f8a:	4a8f      	ldr	r2, [pc, #572]	@ (800a1c8 <_strtod_l+0x290>)
 8009f8c:	9805      	ldr	r0, [sp, #20]
 8009f8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009f90:	a919      	add	r1, sp, #100	@ 0x64
 8009f92:	f001 fadf 	bl	800b554 <__gethex>
 8009f96:	f010 060f 	ands.w	r6, r0, #15
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	d005      	beq.n	8009faa <_strtod_l+0x72>
 8009f9e:	2e06      	cmp	r6, #6
 8009fa0:	d128      	bne.n	8009ff4 <_strtod_l+0xbc>
 8009fa2:	3501      	adds	r5, #1
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	9519      	str	r5, [sp, #100]	@ 0x64
 8009fa8:	930e      	str	r3, [sp, #56]	@ 0x38
 8009faa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	f040 858e 	bne.w	800aace <_strtod_l+0xb96>
 8009fb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fb4:	b1cb      	cbz	r3, 8009fea <_strtod_l+0xb2>
 8009fb6:	4652      	mov	r2, sl
 8009fb8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009fbc:	ec43 2b10 	vmov	d0, r2, r3
 8009fc0:	b01f      	add	sp, #124	@ 0x7c
 8009fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fc6:	2920      	cmp	r1, #32
 8009fc8:	d1ce      	bne.n	8009f68 <_strtod_l+0x30>
 8009fca:	3201      	adds	r2, #1
 8009fcc:	e7c1      	b.n	8009f52 <_strtod_l+0x1a>
 8009fce:	292d      	cmp	r1, #45	@ 0x2d
 8009fd0:	d1ca      	bne.n	8009f68 <_strtod_l+0x30>
 8009fd2:	2101      	movs	r1, #1
 8009fd4:	910e      	str	r1, [sp, #56]	@ 0x38
 8009fd6:	1c51      	adds	r1, r2, #1
 8009fd8:	9119      	str	r1, [sp, #100]	@ 0x64
 8009fda:	7852      	ldrb	r2, [r2, #1]
 8009fdc:	2a00      	cmp	r2, #0
 8009fde:	d1c5      	bne.n	8009f6c <_strtod_l+0x34>
 8009fe0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009fe2:	9419      	str	r4, [sp, #100]	@ 0x64
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	f040 8570 	bne.w	800aaca <_strtod_l+0xb92>
 8009fea:	4652      	mov	r2, sl
 8009fec:	465b      	mov	r3, fp
 8009fee:	e7e5      	b.n	8009fbc <_strtod_l+0x84>
 8009ff0:	2100      	movs	r1, #0
 8009ff2:	e7ef      	b.n	8009fd4 <_strtod_l+0x9c>
 8009ff4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009ff6:	b13a      	cbz	r2, 800a008 <_strtod_l+0xd0>
 8009ff8:	2135      	movs	r1, #53	@ 0x35
 8009ffa:	a81c      	add	r0, sp, #112	@ 0x70
 8009ffc:	f7ff ff3a 	bl	8009e74 <__copybits>
 800a000:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a002:	9805      	ldr	r0, [sp, #20]
 800a004:	f7ff fb10 	bl	8009628 <_Bfree>
 800a008:	3e01      	subs	r6, #1
 800a00a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a00c:	2e04      	cmp	r6, #4
 800a00e:	d806      	bhi.n	800a01e <_strtod_l+0xe6>
 800a010:	e8df f006 	tbb	[pc, r6]
 800a014:	201d0314 	.word	0x201d0314
 800a018:	14          	.byte	0x14
 800a019:	00          	.byte	0x00
 800a01a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a01e:	05e1      	lsls	r1, r4, #23
 800a020:	bf48      	it	mi
 800a022:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a026:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a02a:	0d1b      	lsrs	r3, r3, #20
 800a02c:	051b      	lsls	r3, r3, #20
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d1bb      	bne.n	8009faa <_strtod_l+0x72>
 800a032:	f7fe fb1d 	bl	8008670 <__errno>
 800a036:	2322      	movs	r3, #34	@ 0x22
 800a038:	6003      	str	r3, [r0, #0]
 800a03a:	e7b6      	b.n	8009faa <_strtod_l+0x72>
 800a03c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a040:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a044:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a048:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a04c:	e7e7      	b.n	800a01e <_strtod_l+0xe6>
 800a04e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a1d0 <_strtod_l+0x298>
 800a052:	e7e4      	b.n	800a01e <_strtod_l+0xe6>
 800a054:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a058:	f04f 3aff 	mov.w	sl, #4294967295
 800a05c:	e7df      	b.n	800a01e <_strtod_l+0xe6>
 800a05e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a060:	1c5a      	adds	r2, r3, #1
 800a062:	9219      	str	r2, [sp, #100]	@ 0x64
 800a064:	785b      	ldrb	r3, [r3, #1]
 800a066:	2b30      	cmp	r3, #48	@ 0x30
 800a068:	d0f9      	beq.n	800a05e <_strtod_l+0x126>
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d09d      	beq.n	8009faa <_strtod_l+0x72>
 800a06e:	2301      	movs	r3, #1
 800a070:	2700      	movs	r7, #0
 800a072:	9308      	str	r3, [sp, #32]
 800a074:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a076:	930c      	str	r3, [sp, #48]	@ 0x30
 800a078:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a07a:	46b9      	mov	r9, r7
 800a07c:	220a      	movs	r2, #10
 800a07e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a080:	7805      	ldrb	r5, [r0, #0]
 800a082:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a086:	b2d9      	uxtb	r1, r3
 800a088:	2909      	cmp	r1, #9
 800a08a:	d928      	bls.n	800a0de <_strtod_l+0x1a6>
 800a08c:	494f      	ldr	r1, [pc, #316]	@ (800a1cc <_strtod_l+0x294>)
 800a08e:	2201      	movs	r2, #1
 800a090:	f001 f97a 	bl	800b388 <strncmp>
 800a094:	2800      	cmp	r0, #0
 800a096:	d032      	beq.n	800a0fe <_strtod_l+0x1c6>
 800a098:	2000      	movs	r0, #0
 800a09a:	462a      	mov	r2, r5
 800a09c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a09e:	464d      	mov	r5, r9
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2a65      	cmp	r2, #101	@ 0x65
 800a0a4:	d001      	beq.n	800a0aa <_strtod_l+0x172>
 800a0a6:	2a45      	cmp	r2, #69	@ 0x45
 800a0a8:	d114      	bne.n	800a0d4 <_strtod_l+0x19c>
 800a0aa:	b91d      	cbnz	r5, 800a0b4 <_strtod_l+0x17c>
 800a0ac:	9a08      	ldr	r2, [sp, #32]
 800a0ae:	4302      	orrs	r2, r0
 800a0b0:	d096      	beq.n	8009fe0 <_strtod_l+0xa8>
 800a0b2:	2500      	movs	r5, #0
 800a0b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a0b6:	1c62      	adds	r2, r4, #1
 800a0b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800a0ba:	7862      	ldrb	r2, [r4, #1]
 800a0bc:	2a2b      	cmp	r2, #43	@ 0x2b
 800a0be:	d07a      	beq.n	800a1b6 <_strtod_l+0x27e>
 800a0c0:	2a2d      	cmp	r2, #45	@ 0x2d
 800a0c2:	d07e      	beq.n	800a1c2 <_strtod_l+0x28a>
 800a0c4:	f04f 0c00 	mov.w	ip, #0
 800a0c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a0cc:	2909      	cmp	r1, #9
 800a0ce:	f240 8085 	bls.w	800a1dc <_strtod_l+0x2a4>
 800a0d2:	9419      	str	r4, [sp, #100]	@ 0x64
 800a0d4:	f04f 0800 	mov.w	r8, #0
 800a0d8:	e0a5      	b.n	800a226 <_strtod_l+0x2ee>
 800a0da:	2300      	movs	r3, #0
 800a0dc:	e7c8      	b.n	800a070 <_strtod_l+0x138>
 800a0de:	f1b9 0f08 	cmp.w	r9, #8
 800a0e2:	bfd8      	it	le
 800a0e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a0e6:	f100 0001 	add.w	r0, r0, #1
 800a0ea:	bfda      	itte	le
 800a0ec:	fb02 3301 	mlale	r3, r2, r1, r3
 800a0f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a0f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a0f6:	f109 0901 	add.w	r9, r9, #1
 800a0fa:	9019      	str	r0, [sp, #100]	@ 0x64
 800a0fc:	e7bf      	b.n	800a07e <_strtod_l+0x146>
 800a0fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a100:	1c5a      	adds	r2, r3, #1
 800a102:	9219      	str	r2, [sp, #100]	@ 0x64
 800a104:	785a      	ldrb	r2, [r3, #1]
 800a106:	f1b9 0f00 	cmp.w	r9, #0
 800a10a:	d03b      	beq.n	800a184 <_strtod_l+0x24c>
 800a10c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a10e:	464d      	mov	r5, r9
 800a110:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a114:	2b09      	cmp	r3, #9
 800a116:	d912      	bls.n	800a13e <_strtod_l+0x206>
 800a118:	2301      	movs	r3, #1
 800a11a:	e7c2      	b.n	800a0a2 <_strtod_l+0x16a>
 800a11c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a11e:	1c5a      	adds	r2, r3, #1
 800a120:	9219      	str	r2, [sp, #100]	@ 0x64
 800a122:	785a      	ldrb	r2, [r3, #1]
 800a124:	3001      	adds	r0, #1
 800a126:	2a30      	cmp	r2, #48	@ 0x30
 800a128:	d0f8      	beq.n	800a11c <_strtod_l+0x1e4>
 800a12a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a12e:	2b08      	cmp	r3, #8
 800a130:	f200 84d2 	bhi.w	800aad8 <_strtod_l+0xba0>
 800a134:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a136:	900a      	str	r0, [sp, #40]	@ 0x28
 800a138:	2000      	movs	r0, #0
 800a13a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a13c:	4605      	mov	r5, r0
 800a13e:	3a30      	subs	r2, #48	@ 0x30
 800a140:	f100 0301 	add.w	r3, r0, #1
 800a144:	d018      	beq.n	800a178 <_strtod_l+0x240>
 800a146:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a148:	4419      	add	r1, r3
 800a14a:	910a      	str	r1, [sp, #40]	@ 0x28
 800a14c:	462e      	mov	r6, r5
 800a14e:	f04f 0e0a 	mov.w	lr, #10
 800a152:	1c71      	adds	r1, r6, #1
 800a154:	eba1 0c05 	sub.w	ip, r1, r5
 800a158:	4563      	cmp	r3, ip
 800a15a:	dc15      	bgt.n	800a188 <_strtod_l+0x250>
 800a15c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a160:	182b      	adds	r3, r5, r0
 800a162:	2b08      	cmp	r3, #8
 800a164:	f105 0501 	add.w	r5, r5, #1
 800a168:	4405      	add	r5, r0
 800a16a:	dc1a      	bgt.n	800a1a2 <_strtod_l+0x26a>
 800a16c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a16e:	230a      	movs	r3, #10
 800a170:	fb03 2301 	mla	r3, r3, r1, r2
 800a174:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a176:	2300      	movs	r3, #0
 800a178:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a17a:	1c51      	adds	r1, r2, #1
 800a17c:	9119      	str	r1, [sp, #100]	@ 0x64
 800a17e:	7852      	ldrb	r2, [r2, #1]
 800a180:	4618      	mov	r0, r3
 800a182:	e7c5      	b.n	800a110 <_strtod_l+0x1d8>
 800a184:	4648      	mov	r0, r9
 800a186:	e7ce      	b.n	800a126 <_strtod_l+0x1ee>
 800a188:	2e08      	cmp	r6, #8
 800a18a:	dc05      	bgt.n	800a198 <_strtod_l+0x260>
 800a18c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a18e:	fb0e f606 	mul.w	r6, lr, r6
 800a192:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a194:	460e      	mov	r6, r1
 800a196:	e7dc      	b.n	800a152 <_strtod_l+0x21a>
 800a198:	2910      	cmp	r1, #16
 800a19a:	bfd8      	it	le
 800a19c:	fb0e f707 	mulle.w	r7, lr, r7
 800a1a0:	e7f8      	b.n	800a194 <_strtod_l+0x25c>
 800a1a2:	2b0f      	cmp	r3, #15
 800a1a4:	bfdc      	itt	le
 800a1a6:	230a      	movle	r3, #10
 800a1a8:	fb03 2707 	mlale	r7, r3, r7, r2
 800a1ac:	e7e3      	b.n	800a176 <_strtod_l+0x23e>
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	e77a      	b.n	800a0ac <_strtod_l+0x174>
 800a1b6:	f04f 0c00 	mov.w	ip, #0
 800a1ba:	1ca2      	adds	r2, r4, #2
 800a1bc:	9219      	str	r2, [sp, #100]	@ 0x64
 800a1be:	78a2      	ldrb	r2, [r4, #2]
 800a1c0:	e782      	b.n	800a0c8 <_strtod_l+0x190>
 800a1c2:	f04f 0c01 	mov.w	ip, #1
 800a1c6:	e7f8      	b.n	800a1ba <_strtod_l+0x282>
 800a1c8:	0800c78c 	.word	0x0800c78c
 800a1cc:	0800c5bf 	.word	0x0800c5bf
 800a1d0:	7ff00000 	.word	0x7ff00000
 800a1d4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a1d6:	1c51      	adds	r1, r2, #1
 800a1d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800a1da:	7852      	ldrb	r2, [r2, #1]
 800a1dc:	2a30      	cmp	r2, #48	@ 0x30
 800a1de:	d0f9      	beq.n	800a1d4 <_strtod_l+0x29c>
 800a1e0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a1e4:	2908      	cmp	r1, #8
 800a1e6:	f63f af75 	bhi.w	800a0d4 <_strtod_l+0x19c>
 800a1ea:	3a30      	subs	r2, #48	@ 0x30
 800a1ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a1f0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a1f2:	f04f 080a 	mov.w	r8, #10
 800a1f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a1f8:	1c56      	adds	r6, r2, #1
 800a1fa:	9619      	str	r6, [sp, #100]	@ 0x64
 800a1fc:	7852      	ldrb	r2, [r2, #1]
 800a1fe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a202:	f1be 0f09 	cmp.w	lr, #9
 800a206:	d939      	bls.n	800a27c <_strtod_l+0x344>
 800a208:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a20a:	1a76      	subs	r6, r6, r1
 800a20c:	2e08      	cmp	r6, #8
 800a20e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a212:	dc03      	bgt.n	800a21c <_strtod_l+0x2e4>
 800a214:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a216:	4588      	cmp	r8, r1
 800a218:	bfa8      	it	ge
 800a21a:	4688      	movge	r8, r1
 800a21c:	f1bc 0f00 	cmp.w	ip, #0
 800a220:	d001      	beq.n	800a226 <_strtod_l+0x2ee>
 800a222:	f1c8 0800 	rsb	r8, r8, #0
 800a226:	2d00      	cmp	r5, #0
 800a228:	d14e      	bne.n	800a2c8 <_strtod_l+0x390>
 800a22a:	9908      	ldr	r1, [sp, #32]
 800a22c:	4308      	orrs	r0, r1
 800a22e:	f47f aebc 	bne.w	8009faa <_strtod_l+0x72>
 800a232:	2b00      	cmp	r3, #0
 800a234:	f47f aed4 	bne.w	8009fe0 <_strtod_l+0xa8>
 800a238:	2a69      	cmp	r2, #105	@ 0x69
 800a23a:	d028      	beq.n	800a28e <_strtod_l+0x356>
 800a23c:	dc25      	bgt.n	800a28a <_strtod_l+0x352>
 800a23e:	2a49      	cmp	r2, #73	@ 0x49
 800a240:	d025      	beq.n	800a28e <_strtod_l+0x356>
 800a242:	2a4e      	cmp	r2, #78	@ 0x4e
 800a244:	f47f aecc 	bne.w	8009fe0 <_strtod_l+0xa8>
 800a248:	499a      	ldr	r1, [pc, #616]	@ (800a4b4 <_strtod_l+0x57c>)
 800a24a:	a819      	add	r0, sp, #100	@ 0x64
 800a24c:	f001 fba4 	bl	800b998 <__match>
 800a250:	2800      	cmp	r0, #0
 800a252:	f43f aec5 	beq.w	8009fe0 <_strtod_l+0xa8>
 800a256:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	2b28      	cmp	r3, #40	@ 0x28
 800a25c:	d12e      	bne.n	800a2bc <_strtod_l+0x384>
 800a25e:	4996      	ldr	r1, [pc, #600]	@ (800a4b8 <_strtod_l+0x580>)
 800a260:	aa1c      	add	r2, sp, #112	@ 0x70
 800a262:	a819      	add	r0, sp, #100	@ 0x64
 800a264:	f001 fbac 	bl	800b9c0 <__hexnan>
 800a268:	2805      	cmp	r0, #5
 800a26a:	d127      	bne.n	800a2bc <_strtod_l+0x384>
 800a26c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a26e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a272:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a276:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a27a:	e696      	b.n	8009faa <_strtod_l+0x72>
 800a27c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a27e:	fb08 2101 	mla	r1, r8, r1, r2
 800a282:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a286:	9209      	str	r2, [sp, #36]	@ 0x24
 800a288:	e7b5      	b.n	800a1f6 <_strtod_l+0x2be>
 800a28a:	2a6e      	cmp	r2, #110	@ 0x6e
 800a28c:	e7da      	b.n	800a244 <_strtod_l+0x30c>
 800a28e:	498b      	ldr	r1, [pc, #556]	@ (800a4bc <_strtod_l+0x584>)
 800a290:	a819      	add	r0, sp, #100	@ 0x64
 800a292:	f001 fb81 	bl	800b998 <__match>
 800a296:	2800      	cmp	r0, #0
 800a298:	f43f aea2 	beq.w	8009fe0 <_strtod_l+0xa8>
 800a29c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a29e:	4988      	ldr	r1, [pc, #544]	@ (800a4c0 <_strtod_l+0x588>)
 800a2a0:	3b01      	subs	r3, #1
 800a2a2:	a819      	add	r0, sp, #100	@ 0x64
 800a2a4:	9319      	str	r3, [sp, #100]	@ 0x64
 800a2a6:	f001 fb77 	bl	800b998 <__match>
 800a2aa:	b910      	cbnz	r0, 800a2b2 <_strtod_l+0x37a>
 800a2ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a2ae:	3301      	adds	r3, #1
 800a2b0:	9319      	str	r3, [sp, #100]	@ 0x64
 800a2b2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a4d0 <_strtod_l+0x598>
 800a2b6:	f04f 0a00 	mov.w	sl, #0
 800a2ba:	e676      	b.n	8009faa <_strtod_l+0x72>
 800a2bc:	4881      	ldr	r0, [pc, #516]	@ (800a4c4 <_strtod_l+0x58c>)
 800a2be:	f001 f8a7 	bl	800b410 <nan>
 800a2c2:	ec5b ab10 	vmov	sl, fp, d0
 800a2c6:	e670      	b.n	8009faa <_strtod_l+0x72>
 800a2c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2ca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a2cc:	eba8 0303 	sub.w	r3, r8, r3
 800a2d0:	f1b9 0f00 	cmp.w	r9, #0
 800a2d4:	bf08      	it	eq
 800a2d6:	46a9      	moveq	r9, r5
 800a2d8:	2d10      	cmp	r5, #16
 800a2da:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2dc:	462c      	mov	r4, r5
 800a2de:	bfa8      	it	ge
 800a2e0:	2410      	movge	r4, #16
 800a2e2:	f7f6 f90f 	bl	8000504 <__aeabi_ui2d>
 800a2e6:	2d09      	cmp	r5, #9
 800a2e8:	4682      	mov	sl, r0
 800a2ea:	468b      	mov	fp, r1
 800a2ec:	dc13      	bgt.n	800a316 <_strtod_l+0x3de>
 800a2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	f43f ae5a 	beq.w	8009faa <_strtod_l+0x72>
 800a2f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2f8:	dd78      	ble.n	800a3ec <_strtod_l+0x4b4>
 800a2fa:	2b16      	cmp	r3, #22
 800a2fc:	dc5f      	bgt.n	800a3be <_strtod_l+0x486>
 800a2fe:	4972      	ldr	r1, [pc, #456]	@ (800a4c8 <_strtod_l+0x590>)
 800a300:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a304:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a308:	4652      	mov	r2, sl
 800a30a:	465b      	mov	r3, fp
 800a30c:	f7f6 f974 	bl	80005f8 <__aeabi_dmul>
 800a310:	4682      	mov	sl, r0
 800a312:	468b      	mov	fp, r1
 800a314:	e649      	b.n	8009faa <_strtod_l+0x72>
 800a316:	4b6c      	ldr	r3, [pc, #432]	@ (800a4c8 <_strtod_l+0x590>)
 800a318:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a31c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a320:	f7f6 f96a 	bl	80005f8 <__aeabi_dmul>
 800a324:	4682      	mov	sl, r0
 800a326:	4638      	mov	r0, r7
 800a328:	468b      	mov	fp, r1
 800a32a:	f7f6 f8eb 	bl	8000504 <__aeabi_ui2d>
 800a32e:	4602      	mov	r2, r0
 800a330:	460b      	mov	r3, r1
 800a332:	4650      	mov	r0, sl
 800a334:	4659      	mov	r1, fp
 800a336:	f7f5 ffa9 	bl	800028c <__adddf3>
 800a33a:	2d0f      	cmp	r5, #15
 800a33c:	4682      	mov	sl, r0
 800a33e:	468b      	mov	fp, r1
 800a340:	ddd5      	ble.n	800a2ee <_strtod_l+0x3b6>
 800a342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a344:	1b2c      	subs	r4, r5, r4
 800a346:	441c      	add	r4, r3
 800a348:	2c00      	cmp	r4, #0
 800a34a:	f340 8093 	ble.w	800a474 <_strtod_l+0x53c>
 800a34e:	f014 030f 	ands.w	r3, r4, #15
 800a352:	d00a      	beq.n	800a36a <_strtod_l+0x432>
 800a354:	495c      	ldr	r1, [pc, #368]	@ (800a4c8 <_strtod_l+0x590>)
 800a356:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a35a:	4652      	mov	r2, sl
 800a35c:	465b      	mov	r3, fp
 800a35e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a362:	f7f6 f949 	bl	80005f8 <__aeabi_dmul>
 800a366:	4682      	mov	sl, r0
 800a368:	468b      	mov	fp, r1
 800a36a:	f034 040f 	bics.w	r4, r4, #15
 800a36e:	d073      	beq.n	800a458 <_strtod_l+0x520>
 800a370:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a374:	dd49      	ble.n	800a40a <_strtod_l+0x4d2>
 800a376:	2400      	movs	r4, #0
 800a378:	46a0      	mov	r8, r4
 800a37a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a37c:	46a1      	mov	r9, r4
 800a37e:	9a05      	ldr	r2, [sp, #20]
 800a380:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a4d0 <_strtod_l+0x598>
 800a384:	2322      	movs	r3, #34	@ 0x22
 800a386:	6013      	str	r3, [r2, #0]
 800a388:	f04f 0a00 	mov.w	sl, #0
 800a38c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a38e:	2b00      	cmp	r3, #0
 800a390:	f43f ae0b 	beq.w	8009faa <_strtod_l+0x72>
 800a394:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a396:	9805      	ldr	r0, [sp, #20]
 800a398:	f7ff f946 	bl	8009628 <_Bfree>
 800a39c:	9805      	ldr	r0, [sp, #20]
 800a39e:	4649      	mov	r1, r9
 800a3a0:	f7ff f942 	bl	8009628 <_Bfree>
 800a3a4:	9805      	ldr	r0, [sp, #20]
 800a3a6:	4641      	mov	r1, r8
 800a3a8:	f7ff f93e 	bl	8009628 <_Bfree>
 800a3ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a3ae:	9805      	ldr	r0, [sp, #20]
 800a3b0:	f7ff f93a 	bl	8009628 <_Bfree>
 800a3b4:	9805      	ldr	r0, [sp, #20]
 800a3b6:	4621      	mov	r1, r4
 800a3b8:	f7ff f936 	bl	8009628 <_Bfree>
 800a3bc:	e5f5      	b.n	8009faa <_strtod_l+0x72>
 800a3be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	dbbc      	blt.n	800a342 <_strtod_l+0x40a>
 800a3c8:	4c3f      	ldr	r4, [pc, #252]	@ (800a4c8 <_strtod_l+0x590>)
 800a3ca:	f1c5 050f 	rsb	r5, r5, #15
 800a3ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a3d2:	4652      	mov	r2, sl
 800a3d4:	465b      	mov	r3, fp
 800a3d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3da:	f7f6 f90d 	bl	80005f8 <__aeabi_dmul>
 800a3de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3e0:	1b5d      	subs	r5, r3, r5
 800a3e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a3e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a3ea:	e78f      	b.n	800a30c <_strtod_l+0x3d4>
 800a3ec:	3316      	adds	r3, #22
 800a3ee:	dba8      	blt.n	800a342 <_strtod_l+0x40a>
 800a3f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3f2:	eba3 0808 	sub.w	r8, r3, r8
 800a3f6:	4b34      	ldr	r3, [pc, #208]	@ (800a4c8 <_strtod_l+0x590>)
 800a3f8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a3fc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a400:	4650      	mov	r0, sl
 800a402:	4659      	mov	r1, fp
 800a404:	f7f6 fa22 	bl	800084c <__aeabi_ddiv>
 800a408:	e782      	b.n	800a310 <_strtod_l+0x3d8>
 800a40a:	2300      	movs	r3, #0
 800a40c:	4f2f      	ldr	r7, [pc, #188]	@ (800a4cc <_strtod_l+0x594>)
 800a40e:	1124      	asrs	r4, r4, #4
 800a410:	4650      	mov	r0, sl
 800a412:	4659      	mov	r1, fp
 800a414:	461e      	mov	r6, r3
 800a416:	2c01      	cmp	r4, #1
 800a418:	dc21      	bgt.n	800a45e <_strtod_l+0x526>
 800a41a:	b10b      	cbz	r3, 800a420 <_strtod_l+0x4e8>
 800a41c:	4682      	mov	sl, r0
 800a41e:	468b      	mov	fp, r1
 800a420:	492a      	ldr	r1, [pc, #168]	@ (800a4cc <_strtod_l+0x594>)
 800a422:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a426:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a42a:	4652      	mov	r2, sl
 800a42c:	465b      	mov	r3, fp
 800a42e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a432:	f7f6 f8e1 	bl	80005f8 <__aeabi_dmul>
 800a436:	4b26      	ldr	r3, [pc, #152]	@ (800a4d0 <_strtod_l+0x598>)
 800a438:	460a      	mov	r2, r1
 800a43a:	400b      	ands	r3, r1
 800a43c:	4925      	ldr	r1, [pc, #148]	@ (800a4d4 <_strtod_l+0x59c>)
 800a43e:	428b      	cmp	r3, r1
 800a440:	4682      	mov	sl, r0
 800a442:	d898      	bhi.n	800a376 <_strtod_l+0x43e>
 800a444:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a448:	428b      	cmp	r3, r1
 800a44a:	bf86      	itte	hi
 800a44c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a4d8 <_strtod_l+0x5a0>
 800a450:	f04f 3aff 	movhi.w	sl, #4294967295
 800a454:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a458:	2300      	movs	r3, #0
 800a45a:	9308      	str	r3, [sp, #32]
 800a45c:	e076      	b.n	800a54c <_strtod_l+0x614>
 800a45e:	07e2      	lsls	r2, r4, #31
 800a460:	d504      	bpl.n	800a46c <_strtod_l+0x534>
 800a462:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a466:	f7f6 f8c7 	bl	80005f8 <__aeabi_dmul>
 800a46a:	2301      	movs	r3, #1
 800a46c:	3601      	adds	r6, #1
 800a46e:	1064      	asrs	r4, r4, #1
 800a470:	3708      	adds	r7, #8
 800a472:	e7d0      	b.n	800a416 <_strtod_l+0x4de>
 800a474:	d0f0      	beq.n	800a458 <_strtod_l+0x520>
 800a476:	4264      	negs	r4, r4
 800a478:	f014 020f 	ands.w	r2, r4, #15
 800a47c:	d00a      	beq.n	800a494 <_strtod_l+0x55c>
 800a47e:	4b12      	ldr	r3, [pc, #72]	@ (800a4c8 <_strtod_l+0x590>)
 800a480:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a484:	4650      	mov	r0, sl
 800a486:	4659      	mov	r1, fp
 800a488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a48c:	f7f6 f9de 	bl	800084c <__aeabi_ddiv>
 800a490:	4682      	mov	sl, r0
 800a492:	468b      	mov	fp, r1
 800a494:	1124      	asrs	r4, r4, #4
 800a496:	d0df      	beq.n	800a458 <_strtod_l+0x520>
 800a498:	2c1f      	cmp	r4, #31
 800a49a:	dd1f      	ble.n	800a4dc <_strtod_l+0x5a4>
 800a49c:	2400      	movs	r4, #0
 800a49e:	46a0      	mov	r8, r4
 800a4a0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a4a2:	46a1      	mov	r9, r4
 800a4a4:	9a05      	ldr	r2, [sp, #20]
 800a4a6:	2322      	movs	r3, #34	@ 0x22
 800a4a8:	f04f 0a00 	mov.w	sl, #0
 800a4ac:	f04f 0b00 	mov.w	fp, #0
 800a4b0:	6013      	str	r3, [r2, #0]
 800a4b2:	e76b      	b.n	800a38c <_strtod_l+0x454>
 800a4b4:	0800c4ad 	.word	0x0800c4ad
 800a4b8:	0800c778 	.word	0x0800c778
 800a4bc:	0800c4a5 	.word	0x0800c4a5
 800a4c0:	0800c4dc 	.word	0x0800c4dc
 800a4c4:	0800c615 	.word	0x0800c615
 800a4c8:	0800c6b0 	.word	0x0800c6b0
 800a4cc:	0800c688 	.word	0x0800c688
 800a4d0:	7ff00000 	.word	0x7ff00000
 800a4d4:	7ca00000 	.word	0x7ca00000
 800a4d8:	7fefffff 	.word	0x7fefffff
 800a4dc:	f014 0310 	ands.w	r3, r4, #16
 800a4e0:	bf18      	it	ne
 800a4e2:	236a      	movne	r3, #106	@ 0x6a
 800a4e4:	4ea9      	ldr	r6, [pc, #676]	@ (800a78c <_strtod_l+0x854>)
 800a4e6:	9308      	str	r3, [sp, #32]
 800a4e8:	4650      	mov	r0, sl
 800a4ea:	4659      	mov	r1, fp
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	07e7      	lsls	r7, r4, #31
 800a4f0:	d504      	bpl.n	800a4fc <_strtod_l+0x5c4>
 800a4f2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a4f6:	f7f6 f87f 	bl	80005f8 <__aeabi_dmul>
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	1064      	asrs	r4, r4, #1
 800a4fe:	f106 0608 	add.w	r6, r6, #8
 800a502:	d1f4      	bne.n	800a4ee <_strtod_l+0x5b6>
 800a504:	b10b      	cbz	r3, 800a50a <_strtod_l+0x5d2>
 800a506:	4682      	mov	sl, r0
 800a508:	468b      	mov	fp, r1
 800a50a:	9b08      	ldr	r3, [sp, #32]
 800a50c:	b1b3      	cbz	r3, 800a53c <_strtod_l+0x604>
 800a50e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a512:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a516:	2b00      	cmp	r3, #0
 800a518:	4659      	mov	r1, fp
 800a51a:	dd0f      	ble.n	800a53c <_strtod_l+0x604>
 800a51c:	2b1f      	cmp	r3, #31
 800a51e:	dd56      	ble.n	800a5ce <_strtod_l+0x696>
 800a520:	2b34      	cmp	r3, #52	@ 0x34
 800a522:	bfde      	ittt	le
 800a524:	f04f 33ff 	movle.w	r3, #4294967295
 800a528:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a52c:	4093      	lslle	r3, r2
 800a52e:	f04f 0a00 	mov.w	sl, #0
 800a532:	bfcc      	ite	gt
 800a534:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a538:	ea03 0b01 	andle.w	fp, r3, r1
 800a53c:	2200      	movs	r2, #0
 800a53e:	2300      	movs	r3, #0
 800a540:	4650      	mov	r0, sl
 800a542:	4659      	mov	r1, fp
 800a544:	f7f6 fac0 	bl	8000ac8 <__aeabi_dcmpeq>
 800a548:	2800      	cmp	r0, #0
 800a54a:	d1a7      	bne.n	800a49c <_strtod_l+0x564>
 800a54c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a54e:	9300      	str	r3, [sp, #0]
 800a550:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a552:	9805      	ldr	r0, [sp, #20]
 800a554:	462b      	mov	r3, r5
 800a556:	464a      	mov	r2, r9
 800a558:	f7ff f8ce 	bl	80096f8 <__s2b>
 800a55c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a55e:	2800      	cmp	r0, #0
 800a560:	f43f af09 	beq.w	800a376 <_strtod_l+0x43e>
 800a564:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a566:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a568:	2a00      	cmp	r2, #0
 800a56a:	eba3 0308 	sub.w	r3, r3, r8
 800a56e:	bfa8      	it	ge
 800a570:	2300      	movge	r3, #0
 800a572:	9312      	str	r3, [sp, #72]	@ 0x48
 800a574:	2400      	movs	r4, #0
 800a576:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a57a:	9316      	str	r3, [sp, #88]	@ 0x58
 800a57c:	46a0      	mov	r8, r4
 800a57e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a580:	9805      	ldr	r0, [sp, #20]
 800a582:	6859      	ldr	r1, [r3, #4]
 800a584:	f7ff f810 	bl	80095a8 <_Balloc>
 800a588:	4681      	mov	r9, r0
 800a58a:	2800      	cmp	r0, #0
 800a58c:	f43f aef7 	beq.w	800a37e <_strtod_l+0x446>
 800a590:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a592:	691a      	ldr	r2, [r3, #16]
 800a594:	3202      	adds	r2, #2
 800a596:	f103 010c 	add.w	r1, r3, #12
 800a59a:	0092      	lsls	r2, r2, #2
 800a59c:	300c      	adds	r0, #12
 800a59e:	f7fe f894 	bl	80086ca <memcpy>
 800a5a2:	ec4b ab10 	vmov	d0, sl, fp
 800a5a6:	9805      	ldr	r0, [sp, #20]
 800a5a8:	aa1c      	add	r2, sp, #112	@ 0x70
 800a5aa:	a91b      	add	r1, sp, #108	@ 0x6c
 800a5ac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a5b0:	f7ff fbd6 	bl	8009d60 <__d2b>
 800a5b4:	901a      	str	r0, [sp, #104]	@ 0x68
 800a5b6:	2800      	cmp	r0, #0
 800a5b8:	f43f aee1 	beq.w	800a37e <_strtod_l+0x446>
 800a5bc:	9805      	ldr	r0, [sp, #20]
 800a5be:	2101      	movs	r1, #1
 800a5c0:	f7ff f930 	bl	8009824 <__i2b>
 800a5c4:	4680      	mov	r8, r0
 800a5c6:	b948      	cbnz	r0, 800a5dc <_strtod_l+0x6a4>
 800a5c8:	f04f 0800 	mov.w	r8, #0
 800a5cc:	e6d7      	b.n	800a37e <_strtod_l+0x446>
 800a5ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a5d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a5d6:	ea03 0a0a 	and.w	sl, r3, sl
 800a5da:	e7af      	b.n	800a53c <_strtod_l+0x604>
 800a5dc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a5de:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a5e0:	2d00      	cmp	r5, #0
 800a5e2:	bfab      	itete	ge
 800a5e4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a5e6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a5e8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a5ea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a5ec:	bfac      	ite	ge
 800a5ee:	18ef      	addge	r7, r5, r3
 800a5f0:	1b5e      	sublt	r6, r3, r5
 800a5f2:	9b08      	ldr	r3, [sp, #32]
 800a5f4:	1aed      	subs	r5, r5, r3
 800a5f6:	4415      	add	r5, r2
 800a5f8:	4b65      	ldr	r3, [pc, #404]	@ (800a790 <_strtod_l+0x858>)
 800a5fa:	3d01      	subs	r5, #1
 800a5fc:	429d      	cmp	r5, r3
 800a5fe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a602:	da50      	bge.n	800a6a6 <_strtod_l+0x76e>
 800a604:	1b5b      	subs	r3, r3, r5
 800a606:	2b1f      	cmp	r3, #31
 800a608:	eba2 0203 	sub.w	r2, r2, r3
 800a60c:	f04f 0101 	mov.w	r1, #1
 800a610:	dc3d      	bgt.n	800a68e <_strtod_l+0x756>
 800a612:	fa01 f303 	lsl.w	r3, r1, r3
 800a616:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a618:	2300      	movs	r3, #0
 800a61a:	9310      	str	r3, [sp, #64]	@ 0x40
 800a61c:	18bd      	adds	r5, r7, r2
 800a61e:	9b08      	ldr	r3, [sp, #32]
 800a620:	42af      	cmp	r7, r5
 800a622:	4416      	add	r6, r2
 800a624:	441e      	add	r6, r3
 800a626:	463b      	mov	r3, r7
 800a628:	bfa8      	it	ge
 800a62a:	462b      	movge	r3, r5
 800a62c:	42b3      	cmp	r3, r6
 800a62e:	bfa8      	it	ge
 800a630:	4633      	movge	r3, r6
 800a632:	2b00      	cmp	r3, #0
 800a634:	bfc2      	ittt	gt
 800a636:	1aed      	subgt	r5, r5, r3
 800a638:	1af6      	subgt	r6, r6, r3
 800a63a:	1aff      	subgt	r7, r7, r3
 800a63c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a63e:	2b00      	cmp	r3, #0
 800a640:	dd16      	ble.n	800a670 <_strtod_l+0x738>
 800a642:	4641      	mov	r1, r8
 800a644:	9805      	ldr	r0, [sp, #20]
 800a646:	461a      	mov	r2, r3
 800a648:	f7ff f9a4 	bl	8009994 <__pow5mult>
 800a64c:	4680      	mov	r8, r0
 800a64e:	2800      	cmp	r0, #0
 800a650:	d0ba      	beq.n	800a5c8 <_strtod_l+0x690>
 800a652:	4601      	mov	r1, r0
 800a654:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a656:	9805      	ldr	r0, [sp, #20]
 800a658:	f7ff f8fa 	bl	8009850 <__multiply>
 800a65c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a65e:	2800      	cmp	r0, #0
 800a660:	f43f ae8d 	beq.w	800a37e <_strtod_l+0x446>
 800a664:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a666:	9805      	ldr	r0, [sp, #20]
 800a668:	f7fe ffde 	bl	8009628 <_Bfree>
 800a66c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a66e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a670:	2d00      	cmp	r5, #0
 800a672:	dc1d      	bgt.n	800a6b0 <_strtod_l+0x778>
 800a674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a676:	2b00      	cmp	r3, #0
 800a678:	dd23      	ble.n	800a6c2 <_strtod_l+0x78a>
 800a67a:	4649      	mov	r1, r9
 800a67c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a67e:	9805      	ldr	r0, [sp, #20]
 800a680:	f7ff f988 	bl	8009994 <__pow5mult>
 800a684:	4681      	mov	r9, r0
 800a686:	b9e0      	cbnz	r0, 800a6c2 <_strtod_l+0x78a>
 800a688:	f04f 0900 	mov.w	r9, #0
 800a68c:	e677      	b.n	800a37e <_strtod_l+0x446>
 800a68e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a692:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a696:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a69a:	35e2      	adds	r5, #226	@ 0xe2
 800a69c:	fa01 f305 	lsl.w	r3, r1, r5
 800a6a0:	9310      	str	r3, [sp, #64]	@ 0x40
 800a6a2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a6a4:	e7ba      	b.n	800a61c <_strtod_l+0x6e4>
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	9310      	str	r3, [sp, #64]	@ 0x40
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a6ae:	e7b5      	b.n	800a61c <_strtod_l+0x6e4>
 800a6b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a6b2:	9805      	ldr	r0, [sp, #20]
 800a6b4:	462a      	mov	r2, r5
 800a6b6:	f7ff f9c7 	bl	8009a48 <__lshift>
 800a6ba:	901a      	str	r0, [sp, #104]	@ 0x68
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	d1d9      	bne.n	800a674 <_strtod_l+0x73c>
 800a6c0:	e65d      	b.n	800a37e <_strtod_l+0x446>
 800a6c2:	2e00      	cmp	r6, #0
 800a6c4:	dd07      	ble.n	800a6d6 <_strtod_l+0x79e>
 800a6c6:	4649      	mov	r1, r9
 800a6c8:	9805      	ldr	r0, [sp, #20]
 800a6ca:	4632      	mov	r2, r6
 800a6cc:	f7ff f9bc 	bl	8009a48 <__lshift>
 800a6d0:	4681      	mov	r9, r0
 800a6d2:	2800      	cmp	r0, #0
 800a6d4:	d0d8      	beq.n	800a688 <_strtod_l+0x750>
 800a6d6:	2f00      	cmp	r7, #0
 800a6d8:	dd08      	ble.n	800a6ec <_strtod_l+0x7b4>
 800a6da:	4641      	mov	r1, r8
 800a6dc:	9805      	ldr	r0, [sp, #20]
 800a6de:	463a      	mov	r2, r7
 800a6e0:	f7ff f9b2 	bl	8009a48 <__lshift>
 800a6e4:	4680      	mov	r8, r0
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	f43f ae49 	beq.w	800a37e <_strtod_l+0x446>
 800a6ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a6ee:	9805      	ldr	r0, [sp, #20]
 800a6f0:	464a      	mov	r2, r9
 800a6f2:	f7ff fa31 	bl	8009b58 <__mdiff>
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	f43f ae40 	beq.w	800a37e <_strtod_l+0x446>
 800a6fe:	68c3      	ldr	r3, [r0, #12]
 800a700:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a702:	2300      	movs	r3, #0
 800a704:	60c3      	str	r3, [r0, #12]
 800a706:	4641      	mov	r1, r8
 800a708:	f7ff fa0a 	bl	8009b20 <__mcmp>
 800a70c:	2800      	cmp	r0, #0
 800a70e:	da45      	bge.n	800a79c <_strtod_l+0x864>
 800a710:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a712:	ea53 030a 	orrs.w	r3, r3, sl
 800a716:	d16b      	bne.n	800a7f0 <_strtod_l+0x8b8>
 800a718:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d167      	bne.n	800a7f0 <_strtod_l+0x8b8>
 800a720:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a724:	0d1b      	lsrs	r3, r3, #20
 800a726:	051b      	lsls	r3, r3, #20
 800a728:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a72c:	d960      	bls.n	800a7f0 <_strtod_l+0x8b8>
 800a72e:	6963      	ldr	r3, [r4, #20]
 800a730:	b913      	cbnz	r3, 800a738 <_strtod_l+0x800>
 800a732:	6923      	ldr	r3, [r4, #16]
 800a734:	2b01      	cmp	r3, #1
 800a736:	dd5b      	ble.n	800a7f0 <_strtod_l+0x8b8>
 800a738:	4621      	mov	r1, r4
 800a73a:	2201      	movs	r2, #1
 800a73c:	9805      	ldr	r0, [sp, #20]
 800a73e:	f7ff f983 	bl	8009a48 <__lshift>
 800a742:	4641      	mov	r1, r8
 800a744:	4604      	mov	r4, r0
 800a746:	f7ff f9eb 	bl	8009b20 <__mcmp>
 800a74a:	2800      	cmp	r0, #0
 800a74c:	dd50      	ble.n	800a7f0 <_strtod_l+0x8b8>
 800a74e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a752:	9a08      	ldr	r2, [sp, #32]
 800a754:	0d1b      	lsrs	r3, r3, #20
 800a756:	051b      	lsls	r3, r3, #20
 800a758:	2a00      	cmp	r2, #0
 800a75a:	d06a      	beq.n	800a832 <_strtod_l+0x8fa>
 800a75c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a760:	d867      	bhi.n	800a832 <_strtod_l+0x8fa>
 800a762:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a766:	f67f ae9d 	bls.w	800a4a4 <_strtod_l+0x56c>
 800a76a:	4b0a      	ldr	r3, [pc, #40]	@ (800a794 <_strtod_l+0x85c>)
 800a76c:	4650      	mov	r0, sl
 800a76e:	4659      	mov	r1, fp
 800a770:	2200      	movs	r2, #0
 800a772:	f7f5 ff41 	bl	80005f8 <__aeabi_dmul>
 800a776:	4b08      	ldr	r3, [pc, #32]	@ (800a798 <_strtod_l+0x860>)
 800a778:	400b      	ands	r3, r1
 800a77a:	4682      	mov	sl, r0
 800a77c:	468b      	mov	fp, r1
 800a77e:	2b00      	cmp	r3, #0
 800a780:	f47f ae08 	bne.w	800a394 <_strtod_l+0x45c>
 800a784:	9a05      	ldr	r2, [sp, #20]
 800a786:	2322      	movs	r3, #34	@ 0x22
 800a788:	6013      	str	r3, [r2, #0]
 800a78a:	e603      	b.n	800a394 <_strtod_l+0x45c>
 800a78c:	0800c7a0 	.word	0x0800c7a0
 800a790:	fffffc02 	.word	0xfffffc02
 800a794:	39500000 	.word	0x39500000
 800a798:	7ff00000 	.word	0x7ff00000
 800a79c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a7a0:	d165      	bne.n	800a86e <_strtod_l+0x936>
 800a7a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a7a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a7a8:	b35a      	cbz	r2, 800a802 <_strtod_l+0x8ca>
 800a7aa:	4a9f      	ldr	r2, [pc, #636]	@ (800aa28 <_strtod_l+0xaf0>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d12b      	bne.n	800a808 <_strtod_l+0x8d0>
 800a7b0:	9b08      	ldr	r3, [sp, #32]
 800a7b2:	4651      	mov	r1, sl
 800a7b4:	b303      	cbz	r3, 800a7f8 <_strtod_l+0x8c0>
 800a7b6:	4b9d      	ldr	r3, [pc, #628]	@ (800aa2c <_strtod_l+0xaf4>)
 800a7b8:	465a      	mov	r2, fp
 800a7ba:	4013      	ands	r3, r2
 800a7bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a7c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a7c4:	d81b      	bhi.n	800a7fe <_strtod_l+0x8c6>
 800a7c6:	0d1b      	lsrs	r3, r3, #20
 800a7c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a7cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a7d0:	4299      	cmp	r1, r3
 800a7d2:	d119      	bne.n	800a808 <_strtod_l+0x8d0>
 800a7d4:	4b96      	ldr	r3, [pc, #600]	@ (800aa30 <_strtod_l+0xaf8>)
 800a7d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d102      	bne.n	800a7e2 <_strtod_l+0x8aa>
 800a7dc:	3101      	adds	r1, #1
 800a7de:	f43f adce 	beq.w	800a37e <_strtod_l+0x446>
 800a7e2:	4b92      	ldr	r3, [pc, #584]	@ (800aa2c <_strtod_l+0xaf4>)
 800a7e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a7e6:	401a      	ands	r2, r3
 800a7e8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a7ec:	f04f 0a00 	mov.w	sl, #0
 800a7f0:	9b08      	ldr	r3, [sp, #32]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d1b9      	bne.n	800a76a <_strtod_l+0x832>
 800a7f6:	e5cd      	b.n	800a394 <_strtod_l+0x45c>
 800a7f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a7fc:	e7e8      	b.n	800a7d0 <_strtod_l+0x898>
 800a7fe:	4613      	mov	r3, r2
 800a800:	e7e6      	b.n	800a7d0 <_strtod_l+0x898>
 800a802:	ea53 030a 	orrs.w	r3, r3, sl
 800a806:	d0a2      	beq.n	800a74e <_strtod_l+0x816>
 800a808:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a80a:	b1db      	cbz	r3, 800a844 <_strtod_l+0x90c>
 800a80c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a80e:	4213      	tst	r3, r2
 800a810:	d0ee      	beq.n	800a7f0 <_strtod_l+0x8b8>
 800a812:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a814:	9a08      	ldr	r2, [sp, #32]
 800a816:	4650      	mov	r0, sl
 800a818:	4659      	mov	r1, fp
 800a81a:	b1bb      	cbz	r3, 800a84c <_strtod_l+0x914>
 800a81c:	f7ff fb6e 	bl	8009efc <sulp>
 800a820:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a824:	ec53 2b10 	vmov	r2, r3, d0
 800a828:	f7f5 fd30 	bl	800028c <__adddf3>
 800a82c:	4682      	mov	sl, r0
 800a82e:	468b      	mov	fp, r1
 800a830:	e7de      	b.n	800a7f0 <_strtod_l+0x8b8>
 800a832:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a836:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a83a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a83e:	f04f 3aff 	mov.w	sl, #4294967295
 800a842:	e7d5      	b.n	800a7f0 <_strtod_l+0x8b8>
 800a844:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a846:	ea13 0f0a 	tst.w	r3, sl
 800a84a:	e7e1      	b.n	800a810 <_strtod_l+0x8d8>
 800a84c:	f7ff fb56 	bl	8009efc <sulp>
 800a850:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a854:	ec53 2b10 	vmov	r2, r3, d0
 800a858:	f7f5 fd16 	bl	8000288 <__aeabi_dsub>
 800a85c:	2200      	movs	r2, #0
 800a85e:	2300      	movs	r3, #0
 800a860:	4682      	mov	sl, r0
 800a862:	468b      	mov	fp, r1
 800a864:	f7f6 f930 	bl	8000ac8 <__aeabi_dcmpeq>
 800a868:	2800      	cmp	r0, #0
 800a86a:	d0c1      	beq.n	800a7f0 <_strtod_l+0x8b8>
 800a86c:	e61a      	b.n	800a4a4 <_strtod_l+0x56c>
 800a86e:	4641      	mov	r1, r8
 800a870:	4620      	mov	r0, r4
 800a872:	f7ff facd 	bl	8009e10 <__ratio>
 800a876:	ec57 6b10 	vmov	r6, r7, d0
 800a87a:	2200      	movs	r2, #0
 800a87c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a880:	4630      	mov	r0, r6
 800a882:	4639      	mov	r1, r7
 800a884:	f7f6 f934 	bl	8000af0 <__aeabi_dcmple>
 800a888:	2800      	cmp	r0, #0
 800a88a:	d06f      	beq.n	800a96c <_strtod_l+0xa34>
 800a88c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d17a      	bne.n	800a988 <_strtod_l+0xa50>
 800a892:	f1ba 0f00 	cmp.w	sl, #0
 800a896:	d158      	bne.n	800a94a <_strtod_l+0xa12>
 800a898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a89a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d15a      	bne.n	800a958 <_strtod_l+0xa20>
 800a8a2:	4b64      	ldr	r3, [pc, #400]	@ (800aa34 <_strtod_l+0xafc>)
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	4630      	mov	r0, r6
 800a8a8:	4639      	mov	r1, r7
 800a8aa:	f7f6 f917 	bl	8000adc <__aeabi_dcmplt>
 800a8ae:	2800      	cmp	r0, #0
 800a8b0:	d159      	bne.n	800a966 <_strtod_l+0xa2e>
 800a8b2:	4630      	mov	r0, r6
 800a8b4:	4639      	mov	r1, r7
 800a8b6:	4b60      	ldr	r3, [pc, #384]	@ (800aa38 <_strtod_l+0xb00>)
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	f7f5 fe9d 	bl	80005f8 <__aeabi_dmul>
 800a8be:	4606      	mov	r6, r0
 800a8c0:	460f      	mov	r7, r1
 800a8c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a8c6:	9606      	str	r6, [sp, #24]
 800a8c8:	9307      	str	r3, [sp, #28]
 800a8ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a8ce:	4d57      	ldr	r5, [pc, #348]	@ (800aa2c <_strtod_l+0xaf4>)
 800a8d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a8d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8d6:	401d      	ands	r5, r3
 800a8d8:	4b58      	ldr	r3, [pc, #352]	@ (800aa3c <_strtod_l+0xb04>)
 800a8da:	429d      	cmp	r5, r3
 800a8dc:	f040 80b2 	bne.w	800aa44 <_strtod_l+0xb0c>
 800a8e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a8e6:	ec4b ab10 	vmov	d0, sl, fp
 800a8ea:	f7ff f9c9 	bl	8009c80 <__ulp>
 800a8ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a8f2:	ec51 0b10 	vmov	r0, r1, d0
 800a8f6:	f7f5 fe7f 	bl	80005f8 <__aeabi_dmul>
 800a8fa:	4652      	mov	r2, sl
 800a8fc:	465b      	mov	r3, fp
 800a8fe:	f7f5 fcc5 	bl	800028c <__adddf3>
 800a902:	460b      	mov	r3, r1
 800a904:	4949      	ldr	r1, [pc, #292]	@ (800aa2c <_strtod_l+0xaf4>)
 800a906:	4a4e      	ldr	r2, [pc, #312]	@ (800aa40 <_strtod_l+0xb08>)
 800a908:	4019      	ands	r1, r3
 800a90a:	4291      	cmp	r1, r2
 800a90c:	4682      	mov	sl, r0
 800a90e:	d942      	bls.n	800a996 <_strtod_l+0xa5e>
 800a910:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a912:	4b47      	ldr	r3, [pc, #284]	@ (800aa30 <_strtod_l+0xaf8>)
 800a914:	429a      	cmp	r2, r3
 800a916:	d103      	bne.n	800a920 <_strtod_l+0x9e8>
 800a918:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a91a:	3301      	adds	r3, #1
 800a91c:	f43f ad2f 	beq.w	800a37e <_strtod_l+0x446>
 800a920:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800aa30 <_strtod_l+0xaf8>
 800a924:	f04f 3aff 	mov.w	sl, #4294967295
 800a928:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a92a:	9805      	ldr	r0, [sp, #20]
 800a92c:	f7fe fe7c 	bl	8009628 <_Bfree>
 800a930:	9805      	ldr	r0, [sp, #20]
 800a932:	4649      	mov	r1, r9
 800a934:	f7fe fe78 	bl	8009628 <_Bfree>
 800a938:	9805      	ldr	r0, [sp, #20]
 800a93a:	4641      	mov	r1, r8
 800a93c:	f7fe fe74 	bl	8009628 <_Bfree>
 800a940:	9805      	ldr	r0, [sp, #20]
 800a942:	4621      	mov	r1, r4
 800a944:	f7fe fe70 	bl	8009628 <_Bfree>
 800a948:	e619      	b.n	800a57e <_strtod_l+0x646>
 800a94a:	f1ba 0f01 	cmp.w	sl, #1
 800a94e:	d103      	bne.n	800a958 <_strtod_l+0xa20>
 800a950:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a952:	2b00      	cmp	r3, #0
 800a954:	f43f ada6 	beq.w	800a4a4 <_strtod_l+0x56c>
 800a958:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800aa08 <_strtod_l+0xad0>
 800a95c:	4f35      	ldr	r7, [pc, #212]	@ (800aa34 <_strtod_l+0xafc>)
 800a95e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a962:	2600      	movs	r6, #0
 800a964:	e7b1      	b.n	800a8ca <_strtod_l+0x992>
 800a966:	4f34      	ldr	r7, [pc, #208]	@ (800aa38 <_strtod_l+0xb00>)
 800a968:	2600      	movs	r6, #0
 800a96a:	e7aa      	b.n	800a8c2 <_strtod_l+0x98a>
 800a96c:	4b32      	ldr	r3, [pc, #200]	@ (800aa38 <_strtod_l+0xb00>)
 800a96e:	4630      	mov	r0, r6
 800a970:	4639      	mov	r1, r7
 800a972:	2200      	movs	r2, #0
 800a974:	f7f5 fe40 	bl	80005f8 <__aeabi_dmul>
 800a978:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a97a:	4606      	mov	r6, r0
 800a97c:	460f      	mov	r7, r1
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d09f      	beq.n	800a8c2 <_strtod_l+0x98a>
 800a982:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a986:	e7a0      	b.n	800a8ca <_strtod_l+0x992>
 800a988:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800aa10 <_strtod_l+0xad8>
 800a98c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a990:	ec57 6b17 	vmov	r6, r7, d7
 800a994:	e799      	b.n	800a8ca <_strtod_l+0x992>
 800a996:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a99a:	9b08      	ldr	r3, [sp, #32]
 800a99c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d1c1      	bne.n	800a928 <_strtod_l+0x9f0>
 800a9a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a9a8:	0d1b      	lsrs	r3, r3, #20
 800a9aa:	051b      	lsls	r3, r3, #20
 800a9ac:	429d      	cmp	r5, r3
 800a9ae:	d1bb      	bne.n	800a928 <_strtod_l+0x9f0>
 800a9b0:	4630      	mov	r0, r6
 800a9b2:	4639      	mov	r1, r7
 800a9b4:	f7f6 f980 	bl	8000cb8 <__aeabi_d2lz>
 800a9b8:	f7f5 fdf0 	bl	800059c <__aeabi_l2d>
 800a9bc:	4602      	mov	r2, r0
 800a9be:	460b      	mov	r3, r1
 800a9c0:	4630      	mov	r0, r6
 800a9c2:	4639      	mov	r1, r7
 800a9c4:	f7f5 fc60 	bl	8000288 <__aeabi_dsub>
 800a9c8:	460b      	mov	r3, r1
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a9d0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a9d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9d6:	ea46 060a 	orr.w	r6, r6, sl
 800a9da:	431e      	orrs	r6, r3
 800a9dc:	d06f      	beq.n	800aabe <_strtod_l+0xb86>
 800a9de:	a30e      	add	r3, pc, #56	@ (adr r3, 800aa18 <_strtod_l+0xae0>)
 800a9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e4:	f7f6 f87a 	bl	8000adc <__aeabi_dcmplt>
 800a9e8:	2800      	cmp	r0, #0
 800a9ea:	f47f acd3 	bne.w	800a394 <_strtod_l+0x45c>
 800a9ee:	a30c      	add	r3, pc, #48	@ (adr r3, 800aa20 <_strtod_l+0xae8>)
 800a9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a9f8:	f7f6 f88e 	bl	8000b18 <__aeabi_dcmpgt>
 800a9fc:	2800      	cmp	r0, #0
 800a9fe:	d093      	beq.n	800a928 <_strtod_l+0x9f0>
 800aa00:	e4c8      	b.n	800a394 <_strtod_l+0x45c>
 800aa02:	bf00      	nop
 800aa04:	f3af 8000 	nop.w
 800aa08:	00000000 	.word	0x00000000
 800aa0c:	bff00000 	.word	0xbff00000
 800aa10:	00000000 	.word	0x00000000
 800aa14:	3ff00000 	.word	0x3ff00000
 800aa18:	94a03595 	.word	0x94a03595
 800aa1c:	3fdfffff 	.word	0x3fdfffff
 800aa20:	35afe535 	.word	0x35afe535
 800aa24:	3fe00000 	.word	0x3fe00000
 800aa28:	000fffff 	.word	0x000fffff
 800aa2c:	7ff00000 	.word	0x7ff00000
 800aa30:	7fefffff 	.word	0x7fefffff
 800aa34:	3ff00000 	.word	0x3ff00000
 800aa38:	3fe00000 	.word	0x3fe00000
 800aa3c:	7fe00000 	.word	0x7fe00000
 800aa40:	7c9fffff 	.word	0x7c9fffff
 800aa44:	9b08      	ldr	r3, [sp, #32]
 800aa46:	b323      	cbz	r3, 800aa92 <_strtod_l+0xb5a>
 800aa48:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800aa4c:	d821      	bhi.n	800aa92 <_strtod_l+0xb5a>
 800aa4e:	a328      	add	r3, pc, #160	@ (adr r3, 800aaf0 <_strtod_l+0xbb8>)
 800aa50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa54:	4630      	mov	r0, r6
 800aa56:	4639      	mov	r1, r7
 800aa58:	f7f6 f84a 	bl	8000af0 <__aeabi_dcmple>
 800aa5c:	b1a0      	cbz	r0, 800aa88 <_strtod_l+0xb50>
 800aa5e:	4639      	mov	r1, r7
 800aa60:	4630      	mov	r0, r6
 800aa62:	f7f6 f8a1 	bl	8000ba8 <__aeabi_d2uiz>
 800aa66:	2801      	cmp	r0, #1
 800aa68:	bf38      	it	cc
 800aa6a:	2001      	movcc	r0, #1
 800aa6c:	f7f5 fd4a 	bl	8000504 <__aeabi_ui2d>
 800aa70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa72:	4606      	mov	r6, r0
 800aa74:	460f      	mov	r7, r1
 800aa76:	b9fb      	cbnz	r3, 800aab8 <_strtod_l+0xb80>
 800aa78:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aa7c:	9014      	str	r0, [sp, #80]	@ 0x50
 800aa7e:	9315      	str	r3, [sp, #84]	@ 0x54
 800aa80:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800aa84:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800aa88:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aa8a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800aa8e:	1b5b      	subs	r3, r3, r5
 800aa90:	9311      	str	r3, [sp, #68]	@ 0x44
 800aa92:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800aa96:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800aa9a:	f7ff f8f1 	bl	8009c80 <__ulp>
 800aa9e:	4650      	mov	r0, sl
 800aaa0:	ec53 2b10 	vmov	r2, r3, d0
 800aaa4:	4659      	mov	r1, fp
 800aaa6:	f7f5 fda7 	bl	80005f8 <__aeabi_dmul>
 800aaaa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800aaae:	f7f5 fbed 	bl	800028c <__adddf3>
 800aab2:	4682      	mov	sl, r0
 800aab4:	468b      	mov	fp, r1
 800aab6:	e770      	b.n	800a99a <_strtod_l+0xa62>
 800aab8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800aabc:	e7e0      	b.n	800aa80 <_strtod_l+0xb48>
 800aabe:	a30e      	add	r3, pc, #56	@ (adr r3, 800aaf8 <_strtod_l+0xbc0>)
 800aac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac4:	f7f6 f80a 	bl	8000adc <__aeabi_dcmplt>
 800aac8:	e798      	b.n	800a9fc <_strtod_l+0xac4>
 800aaca:	2300      	movs	r3, #0
 800aacc:	930e      	str	r3, [sp, #56]	@ 0x38
 800aace:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800aad0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aad2:	6013      	str	r3, [r2, #0]
 800aad4:	f7ff ba6d 	b.w	8009fb2 <_strtod_l+0x7a>
 800aad8:	2a65      	cmp	r2, #101	@ 0x65
 800aada:	f43f ab68 	beq.w	800a1ae <_strtod_l+0x276>
 800aade:	2a45      	cmp	r2, #69	@ 0x45
 800aae0:	f43f ab65 	beq.w	800a1ae <_strtod_l+0x276>
 800aae4:	2301      	movs	r3, #1
 800aae6:	f7ff bba0 	b.w	800a22a <_strtod_l+0x2f2>
 800aaea:	bf00      	nop
 800aaec:	f3af 8000 	nop.w
 800aaf0:	ffc00000 	.word	0xffc00000
 800aaf4:	41dfffff 	.word	0x41dfffff
 800aaf8:	94a03595 	.word	0x94a03595
 800aafc:	3fcfffff 	.word	0x3fcfffff

0800ab00 <_strtod_r>:
 800ab00:	4b01      	ldr	r3, [pc, #4]	@ (800ab08 <_strtod_r+0x8>)
 800ab02:	f7ff ba19 	b.w	8009f38 <_strtod_l>
 800ab06:	bf00      	nop
 800ab08:	200000f8 	.word	0x200000f8

0800ab0c <_strtol_l.isra.0>:
 800ab0c:	2b24      	cmp	r3, #36	@ 0x24
 800ab0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab12:	4686      	mov	lr, r0
 800ab14:	4690      	mov	r8, r2
 800ab16:	d801      	bhi.n	800ab1c <_strtol_l.isra.0+0x10>
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	d106      	bne.n	800ab2a <_strtol_l.isra.0+0x1e>
 800ab1c:	f7fd fda8 	bl	8008670 <__errno>
 800ab20:	2316      	movs	r3, #22
 800ab22:	6003      	str	r3, [r0, #0]
 800ab24:	2000      	movs	r0, #0
 800ab26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab2a:	4834      	ldr	r0, [pc, #208]	@ (800abfc <_strtol_l.isra.0+0xf0>)
 800ab2c:	460d      	mov	r5, r1
 800ab2e:	462a      	mov	r2, r5
 800ab30:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab34:	5d06      	ldrb	r6, [r0, r4]
 800ab36:	f016 0608 	ands.w	r6, r6, #8
 800ab3a:	d1f8      	bne.n	800ab2e <_strtol_l.isra.0+0x22>
 800ab3c:	2c2d      	cmp	r4, #45	@ 0x2d
 800ab3e:	d110      	bne.n	800ab62 <_strtol_l.isra.0+0x56>
 800ab40:	782c      	ldrb	r4, [r5, #0]
 800ab42:	2601      	movs	r6, #1
 800ab44:	1c95      	adds	r5, r2, #2
 800ab46:	f033 0210 	bics.w	r2, r3, #16
 800ab4a:	d115      	bne.n	800ab78 <_strtol_l.isra.0+0x6c>
 800ab4c:	2c30      	cmp	r4, #48	@ 0x30
 800ab4e:	d10d      	bne.n	800ab6c <_strtol_l.isra.0+0x60>
 800ab50:	782a      	ldrb	r2, [r5, #0]
 800ab52:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ab56:	2a58      	cmp	r2, #88	@ 0x58
 800ab58:	d108      	bne.n	800ab6c <_strtol_l.isra.0+0x60>
 800ab5a:	786c      	ldrb	r4, [r5, #1]
 800ab5c:	3502      	adds	r5, #2
 800ab5e:	2310      	movs	r3, #16
 800ab60:	e00a      	b.n	800ab78 <_strtol_l.isra.0+0x6c>
 800ab62:	2c2b      	cmp	r4, #43	@ 0x2b
 800ab64:	bf04      	itt	eq
 800ab66:	782c      	ldrbeq	r4, [r5, #0]
 800ab68:	1c95      	addeq	r5, r2, #2
 800ab6a:	e7ec      	b.n	800ab46 <_strtol_l.isra.0+0x3a>
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d1f6      	bne.n	800ab5e <_strtol_l.isra.0+0x52>
 800ab70:	2c30      	cmp	r4, #48	@ 0x30
 800ab72:	bf14      	ite	ne
 800ab74:	230a      	movne	r3, #10
 800ab76:	2308      	moveq	r3, #8
 800ab78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ab7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ab80:	2200      	movs	r2, #0
 800ab82:	fbbc f9f3 	udiv	r9, ip, r3
 800ab86:	4610      	mov	r0, r2
 800ab88:	fb03 ca19 	mls	sl, r3, r9, ip
 800ab8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ab90:	2f09      	cmp	r7, #9
 800ab92:	d80f      	bhi.n	800abb4 <_strtol_l.isra.0+0xa8>
 800ab94:	463c      	mov	r4, r7
 800ab96:	42a3      	cmp	r3, r4
 800ab98:	dd1b      	ble.n	800abd2 <_strtol_l.isra.0+0xc6>
 800ab9a:	1c57      	adds	r7, r2, #1
 800ab9c:	d007      	beq.n	800abae <_strtol_l.isra.0+0xa2>
 800ab9e:	4581      	cmp	r9, r0
 800aba0:	d314      	bcc.n	800abcc <_strtol_l.isra.0+0xc0>
 800aba2:	d101      	bne.n	800aba8 <_strtol_l.isra.0+0x9c>
 800aba4:	45a2      	cmp	sl, r4
 800aba6:	db11      	blt.n	800abcc <_strtol_l.isra.0+0xc0>
 800aba8:	fb00 4003 	mla	r0, r0, r3, r4
 800abac:	2201      	movs	r2, #1
 800abae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abb2:	e7eb      	b.n	800ab8c <_strtol_l.isra.0+0x80>
 800abb4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800abb8:	2f19      	cmp	r7, #25
 800abba:	d801      	bhi.n	800abc0 <_strtol_l.isra.0+0xb4>
 800abbc:	3c37      	subs	r4, #55	@ 0x37
 800abbe:	e7ea      	b.n	800ab96 <_strtol_l.isra.0+0x8a>
 800abc0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800abc4:	2f19      	cmp	r7, #25
 800abc6:	d804      	bhi.n	800abd2 <_strtol_l.isra.0+0xc6>
 800abc8:	3c57      	subs	r4, #87	@ 0x57
 800abca:	e7e4      	b.n	800ab96 <_strtol_l.isra.0+0x8a>
 800abcc:	f04f 32ff 	mov.w	r2, #4294967295
 800abd0:	e7ed      	b.n	800abae <_strtol_l.isra.0+0xa2>
 800abd2:	1c53      	adds	r3, r2, #1
 800abd4:	d108      	bne.n	800abe8 <_strtol_l.isra.0+0xdc>
 800abd6:	2322      	movs	r3, #34	@ 0x22
 800abd8:	f8ce 3000 	str.w	r3, [lr]
 800abdc:	4660      	mov	r0, ip
 800abde:	f1b8 0f00 	cmp.w	r8, #0
 800abe2:	d0a0      	beq.n	800ab26 <_strtol_l.isra.0+0x1a>
 800abe4:	1e69      	subs	r1, r5, #1
 800abe6:	e006      	b.n	800abf6 <_strtol_l.isra.0+0xea>
 800abe8:	b106      	cbz	r6, 800abec <_strtol_l.isra.0+0xe0>
 800abea:	4240      	negs	r0, r0
 800abec:	f1b8 0f00 	cmp.w	r8, #0
 800abf0:	d099      	beq.n	800ab26 <_strtol_l.isra.0+0x1a>
 800abf2:	2a00      	cmp	r2, #0
 800abf4:	d1f6      	bne.n	800abe4 <_strtol_l.isra.0+0xd8>
 800abf6:	f8c8 1000 	str.w	r1, [r8]
 800abfa:	e794      	b.n	800ab26 <_strtol_l.isra.0+0x1a>
 800abfc:	0800c7c9 	.word	0x0800c7c9

0800ac00 <_strtol_r>:
 800ac00:	f7ff bf84 	b.w	800ab0c <_strtol_l.isra.0>

0800ac04 <__ssputs_r>:
 800ac04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac08:	688e      	ldr	r6, [r1, #8]
 800ac0a:	461f      	mov	r7, r3
 800ac0c:	42be      	cmp	r6, r7
 800ac0e:	680b      	ldr	r3, [r1, #0]
 800ac10:	4682      	mov	sl, r0
 800ac12:	460c      	mov	r4, r1
 800ac14:	4690      	mov	r8, r2
 800ac16:	d82d      	bhi.n	800ac74 <__ssputs_r+0x70>
 800ac18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ac1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ac20:	d026      	beq.n	800ac70 <__ssputs_r+0x6c>
 800ac22:	6965      	ldr	r5, [r4, #20]
 800ac24:	6909      	ldr	r1, [r1, #16]
 800ac26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ac2a:	eba3 0901 	sub.w	r9, r3, r1
 800ac2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ac32:	1c7b      	adds	r3, r7, #1
 800ac34:	444b      	add	r3, r9
 800ac36:	106d      	asrs	r5, r5, #1
 800ac38:	429d      	cmp	r5, r3
 800ac3a:	bf38      	it	cc
 800ac3c:	461d      	movcc	r5, r3
 800ac3e:	0553      	lsls	r3, r2, #21
 800ac40:	d527      	bpl.n	800ac92 <__ssputs_r+0x8e>
 800ac42:	4629      	mov	r1, r5
 800ac44:	f7fe fc24 	bl	8009490 <_malloc_r>
 800ac48:	4606      	mov	r6, r0
 800ac4a:	b360      	cbz	r0, 800aca6 <__ssputs_r+0xa2>
 800ac4c:	6921      	ldr	r1, [r4, #16]
 800ac4e:	464a      	mov	r2, r9
 800ac50:	f7fd fd3b 	bl	80086ca <memcpy>
 800ac54:	89a3      	ldrh	r3, [r4, #12]
 800ac56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ac5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac5e:	81a3      	strh	r3, [r4, #12]
 800ac60:	6126      	str	r6, [r4, #16]
 800ac62:	6165      	str	r5, [r4, #20]
 800ac64:	444e      	add	r6, r9
 800ac66:	eba5 0509 	sub.w	r5, r5, r9
 800ac6a:	6026      	str	r6, [r4, #0]
 800ac6c:	60a5      	str	r5, [r4, #8]
 800ac6e:	463e      	mov	r6, r7
 800ac70:	42be      	cmp	r6, r7
 800ac72:	d900      	bls.n	800ac76 <__ssputs_r+0x72>
 800ac74:	463e      	mov	r6, r7
 800ac76:	6820      	ldr	r0, [r4, #0]
 800ac78:	4632      	mov	r2, r6
 800ac7a:	4641      	mov	r1, r8
 800ac7c:	f000 fb6a 	bl	800b354 <memmove>
 800ac80:	68a3      	ldr	r3, [r4, #8]
 800ac82:	1b9b      	subs	r3, r3, r6
 800ac84:	60a3      	str	r3, [r4, #8]
 800ac86:	6823      	ldr	r3, [r4, #0]
 800ac88:	4433      	add	r3, r6
 800ac8a:	6023      	str	r3, [r4, #0]
 800ac8c:	2000      	movs	r0, #0
 800ac8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac92:	462a      	mov	r2, r5
 800ac94:	f000 ff41 	bl	800bb1a <_realloc_r>
 800ac98:	4606      	mov	r6, r0
 800ac9a:	2800      	cmp	r0, #0
 800ac9c:	d1e0      	bne.n	800ac60 <__ssputs_r+0x5c>
 800ac9e:	6921      	ldr	r1, [r4, #16]
 800aca0:	4650      	mov	r0, sl
 800aca2:	f7fe fb81 	bl	80093a8 <_free_r>
 800aca6:	230c      	movs	r3, #12
 800aca8:	f8ca 3000 	str.w	r3, [sl]
 800acac:	89a3      	ldrh	r3, [r4, #12]
 800acae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acb2:	81a3      	strh	r3, [r4, #12]
 800acb4:	f04f 30ff 	mov.w	r0, #4294967295
 800acb8:	e7e9      	b.n	800ac8e <__ssputs_r+0x8a>
	...

0800acbc <_svfiprintf_r>:
 800acbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acc0:	4698      	mov	r8, r3
 800acc2:	898b      	ldrh	r3, [r1, #12]
 800acc4:	061b      	lsls	r3, r3, #24
 800acc6:	b09d      	sub	sp, #116	@ 0x74
 800acc8:	4607      	mov	r7, r0
 800acca:	460d      	mov	r5, r1
 800accc:	4614      	mov	r4, r2
 800acce:	d510      	bpl.n	800acf2 <_svfiprintf_r+0x36>
 800acd0:	690b      	ldr	r3, [r1, #16]
 800acd2:	b973      	cbnz	r3, 800acf2 <_svfiprintf_r+0x36>
 800acd4:	2140      	movs	r1, #64	@ 0x40
 800acd6:	f7fe fbdb 	bl	8009490 <_malloc_r>
 800acda:	6028      	str	r0, [r5, #0]
 800acdc:	6128      	str	r0, [r5, #16]
 800acde:	b930      	cbnz	r0, 800acee <_svfiprintf_r+0x32>
 800ace0:	230c      	movs	r3, #12
 800ace2:	603b      	str	r3, [r7, #0]
 800ace4:	f04f 30ff 	mov.w	r0, #4294967295
 800ace8:	b01d      	add	sp, #116	@ 0x74
 800acea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acee:	2340      	movs	r3, #64	@ 0x40
 800acf0:	616b      	str	r3, [r5, #20]
 800acf2:	2300      	movs	r3, #0
 800acf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800acf6:	2320      	movs	r3, #32
 800acf8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800acfc:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad00:	2330      	movs	r3, #48	@ 0x30
 800ad02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800aea0 <_svfiprintf_r+0x1e4>
 800ad06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad0a:	f04f 0901 	mov.w	r9, #1
 800ad0e:	4623      	mov	r3, r4
 800ad10:	469a      	mov	sl, r3
 800ad12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad16:	b10a      	cbz	r2, 800ad1c <_svfiprintf_r+0x60>
 800ad18:	2a25      	cmp	r2, #37	@ 0x25
 800ad1a:	d1f9      	bne.n	800ad10 <_svfiprintf_r+0x54>
 800ad1c:	ebba 0b04 	subs.w	fp, sl, r4
 800ad20:	d00b      	beq.n	800ad3a <_svfiprintf_r+0x7e>
 800ad22:	465b      	mov	r3, fp
 800ad24:	4622      	mov	r2, r4
 800ad26:	4629      	mov	r1, r5
 800ad28:	4638      	mov	r0, r7
 800ad2a:	f7ff ff6b 	bl	800ac04 <__ssputs_r>
 800ad2e:	3001      	adds	r0, #1
 800ad30:	f000 80a7 	beq.w	800ae82 <_svfiprintf_r+0x1c6>
 800ad34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad36:	445a      	add	r2, fp
 800ad38:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad3a:	f89a 3000 	ldrb.w	r3, [sl]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	f000 809f 	beq.w	800ae82 <_svfiprintf_r+0x1c6>
 800ad44:	2300      	movs	r3, #0
 800ad46:	f04f 32ff 	mov.w	r2, #4294967295
 800ad4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad4e:	f10a 0a01 	add.w	sl, sl, #1
 800ad52:	9304      	str	r3, [sp, #16]
 800ad54:	9307      	str	r3, [sp, #28]
 800ad56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ad5a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad5c:	4654      	mov	r4, sl
 800ad5e:	2205      	movs	r2, #5
 800ad60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad64:	484e      	ldr	r0, [pc, #312]	@ (800aea0 <_svfiprintf_r+0x1e4>)
 800ad66:	f7f5 fa33 	bl	80001d0 <memchr>
 800ad6a:	9a04      	ldr	r2, [sp, #16]
 800ad6c:	b9d8      	cbnz	r0, 800ada6 <_svfiprintf_r+0xea>
 800ad6e:	06d0      	lsls	r0, r2, #27
 800ad70:	bf44      	itt	mi
 800ad72:	2320      	movmi	r3, #32
 800ad74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad78:	0711      	lsls	r1, r2, #28
 800ad7a:	bf44      	itt	mi
 800ad7c:	232b      	movmi	r3, #43	@ 0x2b
 800ad7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad82:	f89a 3000 	ldrb.w	r3, [sl]
 800ad86:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad88:	d015      	beq.n	800adb6 <_svfiprintf_r+0xfa>
 800ad8a:	9a07      	ldr	r2, [sp, #28]
 800ad8c:	4654      	mov	r4, sl
 800ad8e:	2000      	movs	r0, #0
 800ad90:	f04f 0c0a 	mov.w	ip, #10
 800ad94:	4621      	mov	r1, r4
 800ad96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad9a:	3b30      	subs	r3, #48	@ 0x30
 800ad9c:	2b09      	cmp	r3, #9
 800ad9e:	d94b      	bls.n	800ae38 <_svfiprintf_r+0x17c>
 800ada0:	b1b0      	cbz	r0, 800add0 <_svfiprintf_r+0x114>
 800ada2:	9207      	str	r2, [sp, #28]
 800ada4:	e014      	b.n	800add0 <_svfiprintf_r+0x114>
 800ada6:	eba0 0308 	sub.w	r3, r0, r8
 800adaa:	fa09 f303 	lsl.w	r3, r9, r3
 800adae:	4313      	orrs	r3, r2
 800adb0:	9304      	str	r3, [sp, #16]
 800adb2:	46a2      	mov	sl, r4
 800adb4:	e7d2      	b.n	800ad5c <_svfiprintf_r+0xa0>
 800adb6:	9b03      	ldr	r3, [sp, #12]
 800adb8:	1d19      	adds	r1, r3, #4
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	9103      	str	r1, [sp, #12]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	bfbb      	ittet	lt
 800adc2:	425b      	neglt	r3, r3
 800adc4:	f042 0202 	orrlt.w	r2, r2, #2
 800adc8:	9307      	strge	r3, [sp, #28]
 800adca:	9307      	strlt	r3, [sp, #28]
 800adcc:	bfb8      	it	lt
 800adce:	9204      	strlt	r2, [sp, #16]
 800add0:	7823      	ldrb	r3, [r4, #0]
 800add2:	2b2e      	cmp	r3, #46	@ 0x2e
 800add4:	d10a      	bne.n	800adec <_svfiprintf_r+0x130>
 800add6:	7863      	ldrb	r3, [r4, #1]
 800add8:	2b2a      	cmp	r3, #42	@ 0x2a
 800adda:	d132      	bne.n	800ae42 <_svfiprintf_r+0x186>
 800addc:	9b03      	ldr	r3, [sp, #12]
 800adde:	1d1a      	adds	r2, r3, #4
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	9203      	str	r2, [sp, #12]
 800ade4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ade8:	3402      	adds	r4, #2
 800adea:	9305      	str	r3, [sp, #20]
 800adec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800aeb0 <_svfiprintf_r+0x1f4>
 800adf0:	7821      	ldrb	r1, [r4, #0]
 800adf2:	2203      	movs	r2, #3
 800adf4:	4650      	mov	r0, sl
 800adf6:	f7f5 f9eb 	bl	80001d0 <memchr>
 800adfa:	b138      	cbz	r0, 800ae0c <_svfiprintf_r+0x150>
 800adfc:	9b04      	ldr	r3, [sp, #16]
 800adfe:	eba0 000a 	sub.w	r0, r0, sl
 800ae02:	2240      	movs	r2, #64	@ 0x40
 800ae04:	4082      	lsls	r2, r0
 800ae06:	4313      	orrs	r3, r2
 800ae08:	3401      	adds	r4, #1
 800ae0a:	9304      	str	r3, [sp, #16]
 800ae0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae10:	4824      	ldr	r0, [pc, #144]	@ (800aea4 <_svfiprintf_r+0x1e8>)
 800ae12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae16:	2206      	movs	r2, #6
 800ae18:	f7f5 f9da 	bl	80001d0 <memchr>
 800ae1c:	2800      	cmp	r0, #0
 800ae1e:	d036      	beq.n	800ae8e <_svfiprintf_r+0x1d2>
 800ae20:	4b21      	ldr	r3, [pc, #132]	@ (800aea8 <_svfiprintf_r+0x1ec>)
 800ae22:	bb1b      	cbnz	r3, 800ae6c <_svfiprintf_r+0x1b0>
 800ae24:	9b03      	ldr	r3, [sp, #12]
 800ae26:	3307      	adds	r3, #7
 800ae28:	f023 0307 	bic.w	r3, r3, #7
 800ae2c:	3308      	adds	r3, #8
 800ae2e:	9303      	str	r3, [sp, #12]
 800ae30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae32:	4433      	add	r3, r6
 800ae34:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae36:	e76a      	b.n	800ad0e <_svfiprintf_r+0x52>
 800ae38:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae3c:	460c      	mov	r4, r1
 800ae3e:	2001      	movs	r0, #1
 800ae40:	e7a8      	b.n	800ad94 <_svfiprintf_r+0xd8>
 800ae42:	2300      	movs	r3, #0
 800ae44:	3401      	adds	r4, #1
 800ae46:	9305      	str	r3, [sp, #20]
 800ae48:	4619      	mov	r1, r3
 800ae4a:	f04f 0c0a 	mov.w	ip, #10
 800ae4e:	4620      	mov	r0, r4
 800ae50:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae54:	3a30      	subs	r2, #48	@ 0x30
 800ae56:	2a09      	cmp	r2, #9
 800ae58:	d903      	bls.n	800ae62 <_svfiprintf_r+0x1a6>
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d0c6      	beq.n	800adec <_svfiprintf_r+0x130>
 800ae5e:	9105      	str	r1, [sp, #20]
 800ae60:	e7c4      	b.n	800adec <_svfiprintf_r+0x130>
 800ae62:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae66:	4604      	mov	r4, r0
 800ae68:	2301      	movs	r3, #1
 800ae6a:	e7f0      	b.n	800ae4e <_svfiprintf_r+0x192>
 800ae6c:	ab03      	add	r3, sp, #12
 800ae6e:	9300      	str	r3, [sp, #0]
 800ae70:	462a      	mov	r2, r5
 800ae72:	4b0e      	ldr	r3, [pc, #56]	@ (800aeac <_svfiprintf_r+0x1f0>)
 800ae74:	a904      	add	r1, sp, #16
 800ae76:	4638      	mov	r0, r7
 800ae78:	f7fc fbb8 	bl	80075ec <_printf_float>
 800ae7c:	1c42      	adds	r2, r0, #1
 800ae7e:	4606      	mov	r6, r0
 800ae80:	d1d6      	bne.n	800ae30 <_svfiprintf_r+0x174>
 800ae82:	89ab      	ldrh	r3, [r5, #12]
 800ae84:	065b      	lsls	r3, r3, #25
 800ae86:	f53f af2d 	bmi.w	800ace4 <_svfiprintf_r+0x28>
 800ae8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae8c:	e72c      	b.n	800ace8 <_svfiprintf_r+0x2c>
 800ae8e:	ab03      	add	r3, sp, #12
 800ae90:	9300      	str	r3, [sp, #0]
 800ae92:	462a      	mov	r2, r5
 800ae94:	4b05      	ldr	r3, [pc, #20]	@ (800aeac <_svfiprintf_r+0x1f0>)
 800ae96:	a904      	add	r1, sp, #16
 800ae98:	4638      	mov	r0, r7
 800ae9a:	f7fc fe3f 	bl	8007b1c <_printf_i>
 800ae9e:	e7ed      	b.n	800ae7c <_svfiprintf_r+0x1c0>
 800aea0:	0800c5c1 	.word	0x0800c5c1
 800aea4:	0800c5cb 	.word	0x0800c5cb
 800aea8:	080075ed 	.word	0x080075ed
 800aeac:	0800ac05 	.word	0x0800ac05
 800aeb0:	0800c5c7 	.word	0x0800c5c7

0800aeb4 <__sfputc_r>:
 800aeb4:	6893      	ldr	r3, [r2, #8]
 800aeb6:	3b01      	subs	r3, #1
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	b410      	push	{r4}
 800aebc:	6093      	str	r3, [r2, #8]
 800aebe:	da08      	bge.n	800aed2 <__sfputc_r+0x1e>
 800aec0:	6994      	ldr	r4, [r2, #24]
 800aec2:	42a3      	cmp	r3, r4
 800aec4:	db01      	blt.n	800aeca <__sfputc_r+0x16>
 800aec6:	290a      	cmp	r1, #10
 800aec8:	d103      	bne.n	800aed2 <__sfputc_r+0x1e>
 800aeca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aece:	f7fd bae8 	b.w	80084a2 <__swbuf_r>
 800aed2:	6813      	ldr	r3, [r2, #0]
 800aed4:	1c58      	adds	r0, r3, #1
 800aed6:	6010      	str	r0, [r2, #0]
 800aed8:	7019      	strb	r1, [r3, #0]
 800aeda:	4608      	mov	r0, r1
 800aedc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aee0:	4770      	bx	lr

0800aee2 <__sfputs_r>:
 800aee2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aee4:	4606      	mov	r6, r0
 800aee6:	460f      	mov	r7, r1
 800aee8:	4614      	mov	r4, r2
 800aeea:	18d5      	adds	r5, r2, r3
 800aeec:	42ac      	cmp	r4, r5
 800aeee:	d101      	bne.n	800aef4 <__sfputs_r+0x12>
 800aef0:	2000      	movs	r0, #0
 800aef2:	e007      	b.n	800af04 <__sfputs_r+0x22>
 800aef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aef8:	463a      	mov	r2, r7
 800aefa:	4630      	mov	r0, r6
 800aefc:	f7ff ffda 	bl	800aeb4 <__sfputc_r>
 800af00:	1c43      	adds	r3, r0, #1
 800af02:	d1f3      	bne.n	800aeec <__sfputs_r+0xa>
 800af04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800af08 <_vfiprintf_r>:
 800af08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af0c:	460d      	mov	r5, r1
 800af0e:	b09d      	sub	sp, #116	@ 0x74
 800af10:	4614      	mov	r4, r2
 800af12:	4698      	mov	r8, r3
 800af14:	4606      	mov	r6, r0
 800af16:	b118      	cbz	r0, 800af20 <_vfiprintf_r+0x18>
 800af18:	6a03      	ldr	r3, [r0, #32]
 800af1a:	b90b      	cbnz	r3, 800af20 <_vfiprintf_r+0x18>
 800af1c:	f7fd f9b6 	bl	800828c <__sinit>
 800af20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af22:	07d9      	lsls	r1, r3, #31
 800af24:	d405      	bmi.n	800af32 <_vfiprintf_r+0x2a>
 800af26:	89ab      	ldrh	r3, [r5, #12]
 800af28:	059a      	lsls	r2, r3, #22
 800af2a:	d402      	bmi.n	800af32 <_vfiprintf_r+0x2a>
 800af2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af2e:	f7fd fbca 	bl	80086c6 <__retarget_lock_acquire_recursive>
 800af32:	89ab      	ldrh	r3, [r5, #12]
 800af34:	071b      	lsls	r3, r3, #28
 800af36:	d501      	bpl.n	800af3c <_vfiprintf_r+0x34>
 800af38:	692b      	ldr	r3, [r5, #16]
 800af3a:	b99b      	cbnz	r3, 800af64 <_vfiprintf_r+0x5c>
 800af3c:	4629      	mov	r1, r5
 800af3e:	4630      	mov	r0, r6
 800af40:	f7fd faee 	bl	8008520 <__swsetup_r>
 800af44:	b170      	cbz	r0, 800af64 <_vfiprintf_r+0x5c>
 800af46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af48:	07dc      	lsls	r4, r3, #31
 800af4a:	d504      	bpl.n	800af56 <_vfiprintf_r+0x4e>
 800af4c:	f04f 30ff 	mov.w	r0, #4294967295
 800af50:	b01d      	add	sp, #116	@ 0x74
 800af52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af56:	89ab      	ldrh	r3, [r5, #12]
 800af58:	0598      	lsls	r0, r3, #22
 800af5a:	d4f7      	bmi.n	800af4c <_vfiprintf_r+0x44>
 800af5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af5e:	f7fd fbb3 	bl	80086c8 <__retarget_lock_release_recursive>
 800af62:	e7f3      	b.n	800af4c <_vfiprintf_r+0x44>
 800af64:	2300      	movs	r3, #0
 800af66:	9309      	str	r3, [sp, #36]	@ 0x24
 800af68:	2320      	movs	r3, #32
 800af6a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af6e:	f8cd 800c 	str.w	r8, [sp, #12]
 800af72:	2330      	movs	r3, #48	@ 0x30
 800af74:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b124 <_vfiprintf_r+0x21c>
 800af78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af7c:	f04f 0901 	mov.w	r9, #1
 800af80:	4623      	mov	r3, r4
 800af82:	469a      	mov	sl, r3
 800af84:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af88:	b10a      	cbz	r2, 800af8e <_vfiprintf_r+0x86>
 800af8a:	2a25      	cmp	r2, #37	@ 0x25
 800af8c:	d1f9      	bne.n	800af82 <_vfiprintf_r+0x7a>
 800af8e:	ebba 0b04 	subs.w	fp, sl, r4
 800af92:	d00b      	beq.n	800afac <_vfiprintf_r+0xa4>
 800af94:	465b      	mov	r3, fp
 800af96:	4622      	mov	r2, r4
 800af98:	4629      	mov	r1, r5
 800af9a:	4630      	mov	r0, r6
 800af9c:	f7ff ffa1 	bl	800aee2 <__sfputs_r>
 800afa0:	3001      	adds	r0, #1
 800afa2:	f000 80a7 	beq.w	800b0f4 <_vfiprintf_r+0x1ec>
 800afa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afa8:	445a      	add	r2, fp
 800afaa:	9209      	str	r2, [sp, #36]	@ 0x24
 800afac:	f89a 3000 	ldrb.w	r3, [sl]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	f000 809f 	beq.w	800b0f4 <_vfiprintf_r+0x1ec>
 800afb6:	2300      	movs	r3, #0
 800afb8:	f04f 32ff 	mov.w	r2, #4294967295
 800afbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800afc0:	f10a 0a01 	add.w	sl, sl, #1
 800afc4:	9304      	str	r3, [sp, #16]
 800afc6:	9307      	str	r3, [sp, #28]
 800afc8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800afcc:	931a      	str	r3, [sp, #104]	@ 0x68
 800afce:	4654      	mov	r4, sl
 800afd0:	2205      	movs	r2, #5
 800afd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afd6:	4853      	ldr	r0, [pc, #332]	@ (800b124 <_vfiprintf_r+0x21c>)
 800afd8:	f7f5 f8fa 	bl	80001d0 <memchr>
 800afdc:	9a04      	ldr	r2, [sp, #16]
 800afde:	b9d8      	cbnz	r0, 800b018 <_vfiprintf_r+0x110>
 800afe0:	06d1      	lsls	r1, r2, #27
 800afe2:	bf44      	itt	mi
 800afe4:	2320      	movmi	r3, #32
 800afe6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afea:	0713      	lsls	r3, r2, #28
 800afec:	bf44      	itt	mi
 800afee:	232b      	movmi	r3, #43	@ 0x2b
 800aff0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aff4:	f89a 3000 	ldrb.w	r3, [sl]
 800aff8:	2b2a      	cmp	r3, #42	@ 0x2a
 800affa:	d015      	beq.n	800b028 <_vfiprintf_r+0x120>
 800affc:	9a07      	ldr	r2, [sp, #28]
 800affe:	4654      	mov	r4, sl
 800b000:	2000      	movs	r0, #0
 800b002:	f04f 0c0a 	mov.w	ip, #10
 800b006:	4621      	mov	r1, r4
 800b008:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b00c:	3b30      	subs	r3, #48	@ 0x30
 800b00e:	2b09      	cmp	r3, #9
 800b010:	d94b      	bls.n	800b0aa <_vfiprintf_r+0x1a2>
 800b012:	b1b0      	cbz	r0, 800b042 <_vfiprintf_r+0x13a>
 800b014:	9207      	str	r2, [sp, #28]
 800b016:	e014      	b.n	800b042 <_vfiprintf_r+0x13a>
 800b018:	eba0 0308 	sub.w	r3, r0, r8
 800b01c:	fa09 f303 	lsl.w	r3, r9, r3
 800b020:	4313      	orrs	r3, r2
 800b022:	9304      	str	r3, [sp, #16]
 800b024:	46a2      	mov	sl, r4
 800b026:	e7d2      	b.n	800afce <_vfiprintf_r+0xc6>
 800b028:	9b03      	ldr	r3, [sp, #12]
 800b02a:	1d19      	adds	r1, r3, #4
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	9103      	str	r1, [sp, #12]
 800b030:	2b00      	cmp	r3, #0
 800b032:	bfbb      	ittet	lt
 800b034:	425b      	neglt	r3, r3
 800b036:	f042 0202 	orrlt.w	r2, r2, #2
 800b03a:	9307      	strge	r3, [sp, #28]
 800b03c:	9307      	strlt	r3, [sp, #28]
 800b03e:	bfb8      	it	lt
 800b040:	9204      	strlt	r2, [sp, #16]
 800b042:	7823      	ldrb	r3, [r4, #0]
 800b044:	2b2e      	cmp	r3, #46	@ 0x2e
 800b046:	d10a      	bne.n	800b05e <_vfiprintf_r+0x156>
 800b048:	7863      	ldrb	r3, [r4, #1]
 800b04a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b04c:	d132      	bne.n	800b0b4 <_vfiprintf_r+0x1ac>
 800b04e:	9b03      	ldr	r3, [sp, #12]
 800b050:	1d1a      	adds	r2, r3, #4
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	9203      	str	r2, [sp, #12]
 800b056:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b05a:	3402      	adds	r4, #2
 800b05c:	9305      	str	r3, [sp, #20]
 800b05e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b134 <_vfiprintf_r+0x22c>
 800b062:	7821      	ldrb	r1, [r4, #0]
 800b064:	2203      	movs	r2, #3
 800b066:	4650      	mov	r0, sl
 800b068:	f7f5 f8b2 	bl	80001d0 <memchr>
 800b06c:	b138      	cbz	r0, 800b07e <_vfiprintf_r+0x176>
 800b06e:	9b04      	ldr	r3, [sp, #16]
 800b070:	eba0 000a 	sub.w	r0, r0, sl
 800b074:	2240      	movs	r2, #64	@ 0x40
 800b076:	4082      	lsls	r2, r0
 800b078:	4313      	orrs	r3, r2
 800b07a:	3401      	adds	r4, #1
 800b07c:	9304      	str	r3, [sp, #16]
 800b07e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b082:	4829      	ldr	r0, [pc, #164]	@ (800b128 <_vfiprintf_r+0x220>)
 800b084:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b088:	2206      	movs	r2, #6
 800b08a:	f7f5 f8a1 	bl	80001d0 <memchr>
 800b08e:	2800      	cmp	r0, #0
 800b090:	d03f      	beq.n	800b112 <_vfiprintf_r+0x20a>
 800b092:	4b26      	ldr	r3, [pc, #152]	@ (800b12c <_vfiprintf_r+0x224>)
 800b094:	bb1b      	cbnz	r3, 800b0de <_vfiprintf_r+0x1d6>
 800b096:	9b03      	ldr	r3, [sp, #12]
 800b098:	3307      	adds	r3, #7
 800b09a:	f023 0307 	bic.w	r3, r3, #7
 800b09e:	3308      	adds	r3, #8
 800b0a0:	9303      	str	r3, [sp, #12]
 800b0a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0a4:	443b      	add	r3, r7
 800b0a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0a8:	e76a      	b.n	800af80 <_vfiprintf_r+0x78>
 800b0aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800b0ae:	460c      	mov	r4, r1
 800b0b0:	2001      	movs	r0, #1
 800b0b2:	e7a8      	b.n	800b006 <_vfiprintf_r+0xfe>
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	3401      	adds	r4, #1
 800b0b8:	9305      	str	r3, [sp, #20]
 800b0ba:	4619      	mov	r1, r3
 800b0bc:	f04f 0c0a 	mov.w	ip, #10
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b0c6:	3a30      	subs	r2, #48	@ 0x30
 800b0c8:	2a09      	cmp	r2, #9
 800b0ca:	d903      	bls.n	800b0d4 <_vfiprintf_r+0x1cc>
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d0c6      	beq.n	800b05e <_vfiprintf_r+0x156>
 800b0d0:	9105      	str	r1, [sp, #20]
 800b0d2:	e7c4      	b.n	800b05e <_vfiprintf_r+0x156>
 800b0d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0d8:	4604      	mov	r4, r0
 800b0da:	2301      	movs	r3, #1
 800b0dc:	e7f0      	b.n	800b0c0 <_vfiprintf_r+0x1b8>
 800b0de:	ab03      	add	r3, sp, #12
 800b0e0:	9300      	str	r3, [sp, #0]
 800b0e2:	462a      	mov	r2, r5
 800b0e4:	4b12      	ldr	r3, [pc, #72]	@ (800b130 <_vfiprintf_r+0x228>)
 800b0e6:	a904      	add	r1, sp, #16
 800b0e8:	4630      	mov	r0, r6
 800b0ea:	f7fc fa7f 	bl	80075ec <_printf_float>
 800b0ee:	4607      	mov	r7, r0
 800b0f0:	1c78      	adds	r0, r7, #1
 800b0f2:	d1d6      	bne.n	800b0a2 <_vfiprintf_r+0x19a>
 800b0f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0f6:	07d9      	lsls	r1, r3, #31
 800b0f8:	d405      	bmi.n	800b106 <_vfiprintf_r+0x1fe>
 800b0fa:	89ab      	ldrh	r3, [r5, #12]
 800b0fc:	059a      	lsls	r2, r3, #22
 800b0fe:	d402      	bmi.n	800b106 <_vfiprintf_r+0x1fe>
 800b100:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b102:	f7fd fae1 	bl	80086c8 <__retarget_lock_release_recursive>
 800b106:	89ab      	ldrh	r3, [r5, #12]
 800b108:	065b      	lsls	r3, r3, #25
 800b10a:	f53f af1f 	bmi.w	800af4c <_vfiprintf_r+0x44>
 800b10e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b110:	e71e      	b.n	800af50 <_vfiprintf_r+0x48>
 800b112:	ab03      	add	r3, sp, #12
 800b114:	9300      	str	r3, [sp, #0]
 800b116:	462a      	mov	r2, r5
 800b118:	4b05      	ldr	r3, [pc, #20]	@ (800b130 <_vfiprintf_r+0x228>)
 800b11a:	a904      	add	r1, sp, #16
 800b11c:	4630      	mov	r0, r6
 800b11e:	f7fc fcfd 	bl	8007b1c <_printf_i>
 800b122:	e7e4      	b.n	800b0ee <_vfiprintf_r+0x1e6>
 800b124:	0800c5c1 	.word	0x0800c5c1
 800b128:	0800c5cb 	.word	0x0800c5cb
 800b12c:	080075ed 	.word	0x080075ed
 800b130:	0800aee3 	.word	0x0800aee3
 800b134:	0800c5c7 	.word	0x0800c5c7

0800b138 <__sflush_r>:
 800b138:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b13c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b140:	0716      	lsls	r6, r2, #28
 800b142:	4605      	mov	r5, r0
 800b144:	460c      	mov	r4, r1
 800b146:	d454      	bmi.n	800b1f2 <__sflush_r+0xba>
 800b148:	684b      	ldr	r3, [r1, #4]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	dc02      	bgt.n	800b154 <__sflush_r+0x1c>
 800b14e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b150:	2b00      	cmp	r3, #0
 800b152:	dd48      	ble.n	800b1e6 <__sflush_r+0xae>
 800b154:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b156:	2e00      	cmp	r6, #0
 800b158:	d045      	beq.n	800b1e6 <__sflush_r+0xae>
 800b15a:	2300      	movs	r3, #0
 800b15c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b160:	682f      	ldr	r7, [r5, #0]
 800b162:	6a21      	ldr	r1, [r4, #32]
 800b164:	602b      	str	r3, [r5, #0]
 800b166:	d030      	beq.n	800b1ca <__sflush_r+0x92>
 800b168:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b16a:	89a3      	ldrh	r3, [r4, #12]
 800b16c:	0759      	lsls	r1, r3, #29
 800b16e:	d505      	bpl.n	800b17c <__sflush_r+0x44>
 800b170:	6863      	ldr	r3, [r4, #4]
 800b172:	1ad2      	subs	r2, r2, r3
 800b174:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b176:	b10b      	cbz	r3, 800b17c <__sflush_r+0x44>
 800b178:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b17a:	1ad2      	subs	r2, r2, r3
 800b17c:	2300      	movs	r3, #0
 800b17e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b180:	6a21      	ldr	r1, [r4, #32]
 800b182:	4628      	mov	r0, r5
 800b184:	47b0      	blx	r6
 800b186:	1c43      	adds	r3, r0, #1
 800b188:	89a3      	ldrh	r3, [r4, #12]
 800b18a:	d106      	bne.n	800b19a <__sflush_r+0x62>
 800b18c:	6829      	ldr	r1, [r5, #0]
 800b18e:	291d      	cmp	r1, #29
 800b190:	d82b      	bhi.n	800b1ea <__sflush_r+0xb2>
 800b192:	4a2a      	ldr	r2, [pc, #168]	@ (800b23c <__sflush_r+0x104>)
 800b194:	40ca      	lsrs	r2, r1
 800b196:	07d6      	lsls	r6, r2, #31
 800b198:	d527      	bpl.n	800b1ea <__sflush_r+0xb2>
 800b19a:	2200      	movs	r2, #0
 800b19c:	6062      	str	r2, [r4, #4]
 800b19e:	04d9      	lsls	r1, r3, #19
 800b1a0:	6922      	ldr	r2, [r4, #16]
 800b1a2:	6022      	str	r2, [r4, #0]
 800b1a4:	d504      	bpl.n	800b1b0 <__sflush_r+0x78>
 800b1a6:	1c42      	adds	r2, r0, #1
 800b1a8:	d101      	bne.n	800b1ae <__sflush_r+0x76>
 800b1aa:	682b      	ldr	r3, [r5, #0]
 800b1ac:	b903      	cbnz	r3, 800b1b0 <__sflush_r+0x78>
 800b1ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800b1b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1b2:	602f      	str	r7, [r5, #0]
 800b1b4:	b1b9      	cbz	r1, 800b1e6 <__sflush_r+0xae>
 800b1b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1ba:	4299      	cmp	r1, r3
 800b1bc:	d002      	beq.n	800b1c4 <__sflush_r+0x8c>
 800b1be:	4628      	mov	r0, r5
 800b1c0:	f7fe f8f2 	bl	80093a8 <_free_r>
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	6363      	str	r3, [r4, #52]	@ 0x34
 800b1c8:	e00d      	b.n	800b1e6 <__sflush_r+0xae>
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	4628      	mov	r0, r5
 800b1ce:	47b0      	blx	r6
 800b1d0:	4602      	mov	r2, r0
 800b1d2:	1c50      	adds	r0, r2, #1
 800b1d4:	d1c9      	bne.n	800b16a <__sflush_r+0x32>
 800b1d6:	682b      	ldr	r3, [r5, #0]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d0c6      	beq.n	800b16a <__sflush_r+0x32>
 800b1dc:	2b1d      	cmp	r3, #29
 800b1de:	d001      	beq.n	800b1e4 <__sflush_r+0xac>
 800b1e0:	2b16      	cmp	r3, #22
 800b1e2:	d11e      	bne.n	800b222 <__sflush_r+0xea>
 800b1e4:	602f      	str	r7, [r5, #0]
 800b1e6:	2000      	movs	r0, #0
 800b1e8:	e022      	b.n	800b230 <__sflush_r+0xf8>
 800b1ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1ee:	b21b      	sxth	r3, r3
 800b1f0:	e01b      	b.n	800b22a <__sflush_r+0xf2>
 800b1f2:	690f      	ldr	r7, [r1, #16]
 800b1f4:	2f00      	cmp	r7, #0
 800b1f6:	d0f6      	beq.n	800b1e6 <__sflush_r+0xae>
 800b1f8:	0793      	lsls	r3, r2, #30
 800b1fa:	680e      	ldr	r6, [r1, #0]
 800b1fc:	bf08      	it	eq
 800b1fe:	694b      	ldreq	r3, [r1, #20]
 800b200:	600f      	str	r7, [r1, #0]
 800b202:	bf18      	it	ne
 800b204:	2300      	movne	r3, #0
 800b206:	eba6 0807 	sub.w	r8, r6, r7
 800b20a:	608b      	str	r3, [r1, #8]
 800b20c:	f1b8 0f00 	cmp.w	r8, #0
 800b210:	dde9      	ble.n	800b1e6 <__sflush_r+0xae>
 800b212:	6a21      	ldr	r1, [r4, #32]
 800b214:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b216:	4643      	mov	r3, r8
 800b218:	463a      	mov	r2, r7
 800b21a:	4628      	mov	r0, r5
 800b21c:	47b0      	blx	r6
 800b21e:	2800      	cmp	r0, #0
 800b220:	dc08      	bgt.n	800b234 <__sflush_r+0xfc>
 800b222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b22a:	81a3      	strh	r3, [r4, #12]
 800b22c:	f04f 30ff 	mov.w	r0, #4294967295
 800b230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b234:	4407      	add	r7, r0
 800b236:	eba8 0800 	sub.w	r8, r8, r0
 800b23a:	e7e7      	b.n	800b20c <__sflush_r+0xd4>
 800b23c:	20400001 	.word	0x20400001

0800b240 <_fflush_r>:
 800b240:	b538      	push	{r3, r4, r5, lr}
 800b242:	690b      	ldr	r3, [r1, #16]
 800b244:	4605      	mov	r5, r0
 800b246:	460c      	mov	r4, r1
 800b248:	b913      	cbnz	r3, 800b250 <_fflush_r+0x10>
 800b24a:	2500      	movs	r5, #0
 800b24c:	4628      	mov	r0, r5
 800b24e:	bd38      	pop	{r3, r4, r5, pc}
 800b250:	b118      	cbz	r0, 800b25a <_fflush_r+0x1a>
 800b252:	6a03      	ldr	r3, [r0, #32]
 800b254:	b90b      	cbnz	r3, 800b25a <_fflush_r+0x1a>
 800b256:	f7fd f819 	bl	800828c <__sinit>
 800b25a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d0f3      	beq.n	800b24a <_fflush_r+0xa>
 800b262:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b264:	07d0      	lsls	r0, r2, #31
 800b266:	d404      	bmi.n	800b272 <_fflush_r+0x32>
 800b268:	0599      	lsls	r1, r3, #22
 800b26a:	d402      	bmi.n	800b272 <_fflush_r+0x32>
 800b26c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b26e:	f7fd fa2a 	bl	80086c6 <__retarget_lock_acquire_recursive>
 800b272:	4628      	mov	r0, r5
 800b274:	4621      	mov	r1, r4
 800b276:	f7ff ff5f 	bl	800b138 <__sflush_r>
 800b27a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b27c:	07da      	lsls	r2, r3, #31
 800b27e:	4605      	mov	r5, r0
 800b280:	d4e4      	bmi.n	800b24c <_fflush_r+0xc>
 800b282:	89a3      	ldrh	r3, [r4, #12]
 800b284:	059b      	lsls	r3, r3, #22
 800b286:	d4e1      	bmi.n	800b24c <_fflush_r+0xc>
 800b288:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b28a:	f7fd fa1d 	bl	80086c8 <__retarget_lock_release_recursive>
 800b28e:	e7dd      	b.n	800b24c <_fflush_r+0xc>

0800b290 <__swhatbuf_r>:
 800b290:	b570      	push	{r4, r5, r6, lr}
 800b292:	460c      	mov	r4, r1
 800b294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b298:	2900      	cmp	r1, #0
 800b29a:	b096      	sub	sp, #88	@ 0x58
 800b29c:	4615      	mov	r5, r2
 800b29e:	461e      	mov	r6, r3
 800b2a0:	da0d      	bge.n	800b2be <__swhatbuf_r+0x2e>
 800b2a2:	89a3      	ldrh	r3, [r4, #12]
 800b2a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b2a8:	f04f 0100 	mov.w	r1, #0
 800b2ac:	bf14      	ite	ne
 800b2ae:	2340      	movne	r3, #64	@ 0x40
 800b2b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b2b4:	2000      	movs	r0, #0
 800b2b6:	6031      	str	r1, [r6, #0]
 800b2b8:	602b      	str	r3, [r5, #0]
 800b2ba:	b016      	add	sp, #88	@ 0x58
 800b2bc:	bd70      	pop	{r4, r5, r6, pc}
 800b2be:	466a      	mov	r2, sp
 800b2c0:	f000 f874 	bl	800b3ac <_fstat_r>
 800b2c4:	2800      	cmp	r0, #0
 800b2c6:	dbec      	blt.n	800b2a2 <__swhatbuf_r+0x12>
 800b2c8:	9901      	ldr	r1, [sp, #4]
 800b2ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b2ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b2d2:	4259      	negs	r1, r3
 800b2d4:	4159      	adcs	r1, r3
 800b2d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2da:	e7eb      	b.n	800b2b4 <__swhatbuf_r+0x24>

0800b2dc <__smakebuf_r>:
 800b2dc:	898b      	ldrh	r3, [r1, #12]
 800b2de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b2e0:	079d      	lsls	r5, r3, #30
 800b2e2:	4606      	mov	r6, r0
 800b2e4:	460c      	mov	r4, r1
 800b2e6:	d507      	bpl.n	800b2f8 <__smakebuf_r+0x1c>
 800b2e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b2ec:	6023      	str	r3, [r4, #0]
 800b2ee:	6123      	str	r3, [r4, #16]
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	6163      	str	r3, [r4, #20]
 800b2f4:	b003      	add	sp, #12
 800b2f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2f8:	ab01      	add	r3, sp, #4
 800b2fa:	466a      	mov	r2, sp
 800b2fc:	f7ff ffc8 	bl	800b290 <__swhatbuf_r>
 800b300:	9f00      	ldr	r7, [sp, #0]
 800b302:	4605      	mov	r5, r0
 800b304:	4639      	mov	r1, r7
 800b306:	4630      	mov	r0, r6
 800b308:	f7fe f8c2 	bl	8009490 <_malloc_r>
 800b30c:	b948      	cbnz	r0, 800b322 <__smakebuf_r+0x46>
 800b30e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b312:	059a      	lsls	r2, r3, #22
 800b314:	d4ee      	bmi.n	800b2f4 <__smakebuf_r+0x18>
 800b316:	f023 0303 	bic.w	r3, r3, #3
 800b31a:	f043 0302 	orr.w	r3, r3, #2
 800b31e:	81a3      	strh	r3, [r4, #12]
 800b320:	e7e2      	b.n	800b2e8 <__smakebuf_r+0xc>
 800b322:	89a3      	ldrh	r3, [r4, #12]
 800b324:	6020      	str	r0, [r4, #0]
 800b326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b32a:	81a3      	strh	r3, [r4, #12]
 800b32c:	9b01      	ldr	r3, [sp, #4]
 800b32e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b332:	b15b      	cbz	r3, 800b34c <__smakebuf_r+0x70>
 800b334:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b338:	4630      	mov	r0, r6
 800b33a:	f000 f849 	bl	800b3d0 <_isatty_r>
 800b33e:	b128      	cbz	r0, 800b34c <__smakebuf_r+0x70>
 800b340:	89a3      	ldrh	r3, [r4, #12]
 800b342:	f023 0303 	bic.w	r3, r3, #3
 800b346:	f043 0301 	orr.w	r3, r3, #1
 800b34a:	81a3      	strh	r3, [r4, #12]
 800b34c:	89a3      	ldrh	r3, [r4, #12]
 800b34e:	431d      	orrs	r5, r3
 800b350:	81a5      	strh	r5, [r4, #12]
 800b352:	e7cf      	b.n	800b2f4 <__smakebuf_r+0x18>

0800b354 <memmove>:
 800b354:	4288      	cmp	r0, r1
 800b356:	b510      	push	{r4, lr}
 800b358:	eb01 0402 	add.w	r4, r1, r2
 800b35c:	d902      	bls.n	800b364 <memmove+0x10>
 800b35e:	4284      	cmp	r4, r0
 800b360:	4623      	mov	r3, r4
 800b362:	d807      	bhi.n	800b374 <memmove+0x20>
 800b364:	1e43      	subs	r3, r0, #1
 800b366:	42a1      	cmp	r1, r4
 800b368:	d008      	beq.n	800b37c <memmove+0x28>
 800b36a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b36e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b372:	e7f8      	b.n	800b366 <memmove+0x12>
 800b374:	4402      	add	r2, r0
 800b376:	4601      	mov	r1, r0
 800b378:	428a      	cmp	r2, r1
 800b37a:	d100      	bne.n	800b37e <memmove+0x2a>
 800b37c:	bd10      	pop	{r4, pc}
 800b37e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b382:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b386:	e7f7      	b.n	800b378 <memmove+0x24>

0800b388 <strncmp>:
 800b388:	b510      	push	{r4, lr}
 800b38a:	b16a      	cbz	r2, 800b3a8 <strncmp+0x20>
 800b38c:	3901      	subs	r1, #1
 800b38e:	1884      	adds	r4, r0, r2
 800b390:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b394:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b398:	429a      	cmp	r2, r3
 800b39a:	d103      	bne.n	800b3a4 <strncmp+0x1c>
 800b39c:	42a0      	cmp	r0, r4
 800b39e:	d001      	beq.n	800b3a4 <strncmp+0x1c>
 800b3a0:	2a00      	cmp	r2, #0
 800b3a2:	d1f5      	bne.n	800b390 <strncmp+0x8>
 800b3a4:	1ad0      	subs	r0, r2, r3
 800b3a6:	bd10      	pop	{r4, pc}
 800b3a8:	4610      	mov	r0, r2
 800b3aa:	e7fc      	b.n	800b3a6 <strncmp+0x1e>

0800b3ac <_fstat_r>:
 800b3ac:	b538      	push	{r3, r4, r5, lr}
 800b3ae:	4d07      	ldr	r5, [pc, #28]	@ (800b3cc <_fstat_r+0x20>)
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	4604      	mov	r4, r0
 800b3b4:	4608      	mov	r0, r1
 800b3b6:	4611      	mov	r1, r2
 800b3b8:	602b      	str	r3, [r5, #0]
 800b3ba:	f7f8 f853 	bl	8003464 <_fstat>
 800b3be:	1c43      	adds	r3, r0, #1
 800b3c0:	d102      	bne.n	800b3c8 <_fstat_r+0x1c>
 800b3c2:	682b      	ldr	r3, [r5, #0]
 800b3c4:	b103      	cbz	r3, 800b3c8 <_fstat_r+0x1c>
 800b3c6:	6023      	str	r3, [r4, #0]
 800b3c8:	bd38      	pop	{r3, r4, r5, pc}
 800b3ca:	bf00      	nop
 800b3cc:	200008ec 	.word	0x200008ec

0800b3d0 <_isatty_r>:
 800b3d0:	b538      	push	{r3, r4, r5, lr}
 800b3d2:	4d06      	ldr	r5, [pc, #24]	@ (800b3ec <_isatty_r+0x1c>)
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	4604      	mov	r4, r0
 800b3d8:	4608      	mov	r0, r1
 800b3da:	602b      	str	r3, [r5, #0]
 800b3dc:	f7f8 f852 	bl	8003484 <_isatty>
 800b3e0:	1c43      	adds	r3, r0, #1
 800b3e2:	d102      	bne.n	800b3ea <_isatty_r+0x1a>
 800b3e4:	682b      	ldr	r3, [r5, #0]
 800b3e6:	b103      	cbz	r3, 800b3ea <_isatty_r+0x1a>
 800b3e8:	6023      	str	r3, [r4, #0]
 800b3ea:	bd38      	pop	{r3, r4, r5, pc}
 800b3ec:	200008ec 	.word	0x200008ec

0800b3f0 <_sbrk_r>:
 800b3f0:	b538      	push	{r3, r4, r5, lr}
 800b3f2:	4d06      	ldr	r5, [pc, #24]	@ (800b40c <_sbrk_r+0x1c>)
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	4604      	mov	r4, r0
 800b3f8:	4608      	mov	r0, r1
 800b3fa:	602b      	str	r3, [r5, #0]
 800b3fc:	f7f8 f85a 	bl	80034b4 <_sbrk>
 800b400:	1c43      	adds	r3, r0, #1
 800b402:	d102      	bne.n	800b40a <_sbrk_r+0x1a>
 800b404:	682b      	ldr	r3, [r5, #0]
 800b406:	b103      	cbz	r3, 800b40a <_sbrk_r+0x1a>
 800b408:	6023      	str	r3, [r4, #0]
 800b40a:	bd38      	pop	{r3, r4, r5, pc}
 800b40c:	200008ec 	.word	0x200008ec

0800b410 <nan>:
 800b410:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b418 <nan+0x8>
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop
 800b418:	00000000 	.word	0x00000000
 800b41c:	7ff80000 	.word	0x7ff80000

0800b420 <__assert_func>:
 800b420:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b422:	4614      	mov	r4, r2
 800b424:	461a      	mov	r2, r3
 800b426:	4b09      	ldr	r3, [pc, #36]	@ (800b44c <__assert_func+0x2c>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	4605      	mov	r5, r0
 800b42c:	68d8      	ldr	r0, [r3, #12]
 800b42e:	b14c      	cbz	r4, 800b444 <__assert_func+0x24>
 800b430:	4b07      	ldr	r3, [pc, #28]	@ (800b450 <__assert_func+0x30>)
 800b432:	9100      	str	r1, [sp, #0]
 800b434:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b438:	4906      	ldr	r1, [pc, #24]	@ (800b454 <__assert_func+0x34>)
 800b43a:	462b      	mov	r3, r5
 800b43c:	f000 fba8 	bl	800bb90 <fiprintf>
 800b440:	f000 fbb8 	bl	800bbb4 <abort>
 800b444:	4b04      	ldr	r3, [pc, #16]	@ (800b458 <__assert_func+0x38>)
 800b446:	461c      	mov	r4, r3
 800b448:	e7f3      	b.n	800b432 <__assert_func+0x12>
 800b44a:	bf00      	nop
 800b44c:	200000a8 	.word	0x200000a8
 800b450:	0800c5da 	.word	0x0800c5da
 800b454:	0800c5e7 	.word	0x0800c5e7
 800b458:	0800c615 	.word	0x0800c615

0800b45c <_calloc_r>:
 800b45c:	b570      	push	{r4, r5, r6, lr}
 800b45e:	fba1 5402 	umull	r5, r4, r1, r2
 800b462:	b934      	cbnz	r4, 800b472 <_calloc_r+0x16>
 800b464:	4629      	mov	r1, r5
 800b466:	f7fe f813 	bl	8009490 <_malloc_r>
 800b46a:	4606      	mov	r6, r0
 800b46c:	b928      	cbnz	r0, 800b47a <_calloc_r+0x1e>
 800b46e:	4630      	mov	r0, r6
 800b470:	bd70      	pop	{r4, r5, r6, pc}
 800b472:	220c      	movs	r2, #12
 800b474:	6002      	str	r2, [r0, #0]
 800b476:	2600      	movs	r6, #0
 800b478:	e7f9      	b.n	800b46e <_calloc_r+0x12>
 800b47a:	462a      	mov	r2, r5
 800b47c:	4621      	mov	r1, r4
 800b47e:	f7fd f8a5 	bl	80085cc <memset>
 800b482:	e7f4      	b.n	800b46e <_calloc_r+0x12>

0800b484 <rshift>:
 800b484:	6903      	ldr	r3, [r0, #16]
 800b486:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b48a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b48e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b492:	f100 0414 	add.w	r4, r0, #20
 800b496:	dd45      	ble.n	800b524 <rshift+0xa0>
 800b498:	f011 011f 	ands.w	r1, r1, #31
 800b49c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b4a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b4a4:	d10c      	bne.n	800b4c0 <rshift+0x3c>
 800b4a6:	f100 0710 	add.w	r7, r0, #16
 800b4aa:	4629      	mov	r1, r5
 800b4ac:	42b1      	cmp	r1, r6
 800b4ae:	d334      	bcc.n	800b51a <rshift+0x96>
 800b4b0:	1a9b      	subs	r3, r3, r2
 800b4b2:	009b      	lsls	r3, r3, #2
 800b4b4:	1eea      	subs	r2, r5, #3
 800b4b6:	4296      	cmp	r6, r2
 800b4b8:	bf38      	it	cc
 800b4ba:	2300      	movcc	r3, #0
 800b4bc:	4423      	add	r3, r4
 800b4be:	e015      	b.n	800b4ec <rshift+0x68>
 800b4c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b4c4:	f1c1 0820 	rsb	r8, r1, #32
 800b4c8:	40cf      	lsrs	r7, r1
 800b4ca:	f105 0e04 	add.w	lr, r5, #4
 800b4ce:	46a1      	mov	r9, r4
 800b4d0:	4576      	cmp	r6, lr
 800b4d2:	46f4      	mov	ip, lr
 800b4d4:	d815      	bhi.n	800b502 <rshift+0x7e>
 800b4d6:	1a9a      	subs	r2, r3, r2
 800b4d8:	0092      	lsls	r2, r2, #2
 800b4da:	3a04      	subs	r2, #4
 800b4dc:	3501      	adds	r5, #1
 800b4de:	42ae      	cmp	r6, r5
 800b4e0:	bf38      	it	cc
 800b4e2:	2200      	movcc	r2, #0
 800b4e4:	18a3      	adds	r3, r4, r2
 800b4e6:	50a7      	str	r7, [r4, r2]
 800b4e8:	b107      	cbz	r7, 800b4ec <rshift+0x68>
 800b4ea:	3304      	adds	r3, #4
 800b4ec:	1b1a      	subs	r2, r3, r4
 800b4ee:	42a3      	cmp	r3, r4
 800b4f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b4f4:	bf08      	it	eq
 800b4f6:	2300      	moveq	r3, #0
 800b4f8:	6102      	str	r2, [r0, #16]
 800b4fa:	bf08      	it	eq
 800b4fc:	6143      	streq	r3, [r0, #20]
 800b4fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b502:	f8dc c000 	ldr.w	ip, [ip]
 800b506:	fa0c fc08 	lsl.w	ip, ip, r8
 800b50a:	ea4c 0707 	orr.w	r7, ip, r7
 800b50e:	f849 7b04 	str.w	r7, [r9], #4
 800b512:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b516:	40cf      	lsrs	r7, r1
 800b518:	e7da      	b.n	800b4d0 <rshift+0x4c>
 800b51a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b51e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b522:	e7c3      	b.n	800b4ac <rshift+0x28>
 800b524:	4623      	mov	r3, r4
 800b526:	e7e1      	b.n	800b4ec <rshift+0x68>

0800b528 <__hexdig_fun>:
 800b528:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b52c:	2b09      	cmp	r3, #9
 800b52e:	d802      	bhi.n	800b536 <__hexdig_fun+0xe>
 800b530:	3820      	subs	r0, #32
 800b532:	b2c0      	uxtb	r0, r0
 800b534:	4770      	bx	lr
 800b536:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b53a:	2b05      	cmp	r3, #5
 800b53c:	d801      	bhi.n	800b542 <__hexdig_fun+0x1a>
 800b53e:	3847      	subs	r0, #71	@ 0x47
 800b540:	e7f7      	b.n	800b532 <__hexdig_fun+0xa>
 800b542:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b546:	2b05      	cmp	r3, #5
 800b548:	d801      	bhi.n	800b54e <__hexdig_fun+0x26>
 800b54a:	3827      	subs	r0, #39	@ 0x27
 800b54c:	e7f1      	b.n	800b532 <__hexdig_fun+0xa>
 800b54e:	2000      	movs	r0, #0
 800b550:	4770      	bx	lr
	...

0800b554 <__gethex>:
 800b554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b558:	b085      	sub	sp, #20
 800b55a:	468a      	mov	sl, r1
 800b55c:	9302      	str	r3, [sp, #8]
 800b55e:	680b      	ldr	r3, [r1, #0]
 800b560:	9001      	str	r0, [sp, #4]
 800b562:	4690      	mov	r8, r2
 800b564:	1c9c      	adds	r4, r3, #2
 800b566:	46a1      	mov	r9, r4
 800b568:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b56c:	2830      	cmp	r0, #48	@ 0x30
 800b56e:	d0fa      	beq.n	800b566 <__gethex+0x12>
 800b570:	eba9 0303 	sub.w	r3, r9, r3
 800b574:	f1a3 0b02 	sub.w	fp, r3, #2
 800b578:	f7ff ffd6 	bl	800b528 <__hexdig_fun>
 800b57c:	4605      	mov	r5, r0
 800b57e:	2800      	cmp	r0, #0
 800b580:	d168      	bne.n	800b654 <__gethex+0x100>
 800b582:	49a0      	ldr	r1, [pc, #640]	@ (800b804 <__gethex+0x2b0>)
 800b584:	2201      	movs	r2, #1
 800b586:	4648      	mov	r0, r9
 800b588:	f7ff fefe 	bl	800b388 <strncmp>
 800b58c:	4607      	mov	r7, r0
 800b58e:	2800      	cmp	r0, #0
 800b590:	d167      	bne.n	800b662 <__gethex+0x10e>
 800b592:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b596:	4626      	mov	r6, r4
 800b598:	f7ff ffc6 	bl	800b528 <__hexdig_fun>
 800b59c:	2800      	cmp	r0, #0
 800b59e:	d062      	beq.n	800b666 <__gethex+0x112>
 800b5a0:	4623      	mov	r3, r4
 800b5a2:	7818      	ldrb	r0, [r3, #0]
 800b5a4:	2830      	cmp	r0, #48	@ 0x30
 800b5a6:	4699      	mov	r9, r3
 800b5a8:	f103 0301 	add.w	r3, r3, #1
 800b5ac:	d0f9      	beq.n	800b5a2 <__gethex+0x4e>
 800b5ae:	f7ff ffbb 	bl	800b528 <__hexdig_fun>
 800b5b2:	fab0 f580 	clz	r5, r0
 800b5b6:	096d      	lsrs	r5, r5, #5
 800b5b8:	f04f 0b01 	mov.w	fp, #1
 800b5bc:	464a      	mov	r2, r9
 800b5be:	4616      	mov	r6, r2
 800b5c0:	3201      	adds	r2, #1
 800b5c2:	7830      	ldrb	r0, [r6, #0]
 800b5c4:	f7ff ffb0 	bl	800b528 <__hexdig_fun>
 800b5c8:	2800      	cmp	r0, #0
 800b5ca:	d1f8      	bne.n	800b5be <__gethex+0x6a>
 800b5cc:	498d      	ldr	r1, [pc, #564]	@ (800b804 <__gethex+0x2b0>)
 800b5ce:	2201      	movs	r2, #1
 800b5d0:	4630      	mov	r0, r6
 800b5d2:	f7ff fed9 	bl	800b388 <strncmp>
 800b5d6:	2800      	cmp	r0, #0
 800b5d8:	d13f      	bne.n	800b65a <__gethex+0x106>
 800b5da:	b944      	cbnz	r4, 800b5ee <__gethex+0x9a>
 800b5dc:	1c74      	adds	r4, r6, #1
 800b5de:	4622      	mov	r2, r4
 800b5e0:	4616      	mov	r6, r2
 800b5e2:	3201      	adds	r2, #1
 800b5e4:	7830      	ldrb	r0, [r6, #0]
 800b5e6:	f7ff ff9f 	bl	800b528 <__hexdig_fun>
 800b5ea:	2800      	cmp	r0, #0
 800b5ec:	d1f8      	bne.n	800b5e0 <__gethex+0x8c>
 800b5ee:	1ba4      	subs	r4, r4, r6
 800b5f0:	00a7      	lsls	r7, r4, #2
 800b5f2:	7833      	ldrb	r3, [r6, #0]
 800b5f4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b5f8:	2b50      	cmp	r3, #80	@ 0x50
 800b5fa:	d13e      	bne.n	800b67a <__gethex+0x126>
 800b5fc:	7873      	ldrb	r3, [r6, #1]
 800b5fe:	2b2b      	cmp	r3, #43	@ 0x2b
 800b600:	d033      	beq.n	800b66a <__gethex+0x116>
 800b602:	2b2d      	cmp	r3, #45	@ 0x2d
 800b604:	d034      	beq.n	800b670 <__gethex+0x11c>
 800b606:	1c71      	adds	r1, r6, #1
 800b608:	2400      	movs	r4, #0
 800b60a:	7808      	ldrb	r0, [r1, #0]
 800b60c:	f7ff ff8c 	bl	800b528 <__hexdig_fun>
 800b610:	1e43      	subs	r3, r0, #1
 800b612:	b2db      	uxtb	r3, r3
 800b614:	2b18      	cmp	r3, #24
 800b616:	d830      	bhi.n	800b67a <__gethex+0x126>
 800b618:	f1a0 0210 	sub.w	r2, r0, #16
 800b61c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b620:	f7ff ff82 	bl	800b528 <__hexdig_fun>
 800b624:	f100 3cff 	add.w	ip, r0, #4294967295
 800b628:	fa5f fc8c 	uxtb.w	ip, ip
 800b62c:	f1bc 0f18 	cmp.w	ip, #24
 800b630:	f04f 030a 	mov.w	r3, #10
 800b634:	d91e      	bls.n	800b674 <__gethex+0x120>
 800b636:	b104      	cbz	r4, 800b63a <__gethex+0xe6>
 800b638:	4252      	negs	r2, r2
 800b63a:	4417      	add	r7, r2
 800b63c:	f8ca 1000 	str.w	r1, [sl]
 800b640:	b1ed      	cbz	r5, 800b67e <__gethex+0x12a>
 800b642:	f1bb 0f00 	cmp.w	fp, #0
 800b646:	bf0c      	ite	eq
 800b648:	2506      	moveq	r5, #6
 800b64a:	2500      	movne	r5, #0
 800b64c:	4628      	mov	r0, r5
 800b64e:	b005      	add	sp, #20
 800b650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b654:	2500      	movs	r5, #0
 800b656:	462c      	mov	r4, r5
 800b658:	e7b0      	b.n	800b5bc <__gethex+0x68>
 800b65a:	2c00      	cmp	r4, #0
 800b65c:	d1c7      	bne.n	800b5ee <__gethex+0x9a>
 800b65e:	4627      	mov	r7, r4
 800b660:	e7c7      	b.n	800b5f2 <__gethex+0x9e>
 800b662:	464e      	mov	r6, r9
 800b664:	462f      	mov	r7, r5
 800b666:	2501      	movs	r5, #1
 800b668:	e7c3      	b.n	800b5f2 <__gethex+0x9e>
 800b66a:	2400      	movs	r4, #0
 800b66c:	1cb1      	adds	r1, r6, #2
 800b66e:	e7cc      	b.n	800b60a <__gethex+0xb6>
 800b670:	2401      	movs	r4, #1
 800b672:	e7fb      	b.n	800b66c <__gethex+0x118>
 800b674:	fb03 0002 	mla	r0, r3, r2, r0
 800b678:	e7ce      	b.n	800b618 <__gethex+0xc4>
 800b67a:	4631      	mov	r1, r6
 800b67c:	e7de      	b.n	800b63c <__gethex+0xe8>
 800b67e:	eba6 0309 	sub.w	r3, r6, r9
 800b682:	3b01      	subs	r3, #1
 800b684:	4629      	mov	r1, r5
 800b686:	2b07      	cmp	r3, #7
 800b688:	dc0a      	bgt.n	800b6a0 <__gethex+0x14c>
 800b68a:	9801      	ldr	r0, [sp, #4]
 800b68c:	f7fd ff8c 	bl	80095a8 <_Balloc>
 800b690:	4604      	mov	r4, r0
 800b692:	b940      	cbnz	r0, 800b6a6 <__gethex+0x152>
 800b694:	4b5c      	ldr	r3, [pc, #368]	@ (800b808 <__gethex+0x2b4>)
 800b696:	4602      	mov	r2, r0
 800b698:	21e4      	movs	r1, #228	@ 0xe4
 800b69a:	485c      	ldr	r0, [pc, #368]	@ (800b80c <__gethex+0x2b8>)
 800b69c:	f7ff fec0 	bl	800b420 <__assert_func>
 800b6a0:	3101      	adds	r1, #1
 800b6a2:	105b      	asrs	r3, r3, #1
 800b6a4:	e7ef      	b.n	800b686 <__gethex+0x132>
 800b6a6:	f100 0a14 	add.w	sl, r0, #20
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	4655      	mov	r5, sl
 800b6ae:	469b      	mov	fp, r3
 800b6b0:	45b1      	cmp	r9, r6
 800b6b2:	d337      	bcc.n	800b724 <__gethex+0x1d0>
 800b6b4:	f845 bb04 	str.w	fp, [r5], #4
 800b6b8:	eba5 050a 	sub.w	r5, r5, sl
 800b6bc:	10ad      	asrs	r5, r5, #2
 800b6be:	6125      	str	r5, [r4, #16]
 800b6c0:	4658      	mov	r0, fp
 800b6c2:	f7fe f863 	bl	800978c <__hi0bits>
 800b6c6:	016d      	lsls	r5, r5, #5
 800b6c8:	f8d8 6000 	ldr.w	r6, [r8]
 800b6cc:	1a2d      	subs	r5, r5, r0
 800b6ce:	42b5      	cmp	r5, r6
 800b6d0:	dd54      	ble.n	800b77c <__gethex+0x228>
 800b6d2:	1bad      	subs	r5, r5, r6
 800b6d4:	4629      	mov	r1, r5
 800b6d6:	4620      	mov	r0, r4
 800b6d8:	f7fe fbef 	bl	8009eba <__any_on>
 800b6dc:	4681      	mov	r9, r0
 800b6de:	b178      	cbz	r0, 800b700 <__gethex+0x1ac>
 800b6e0:	1e6b      	subs	r3, r5, #1
 800b6e2:	1159      	asrs	r1, r3, #5
 800b6e4:	f003 021f 	and.w	r2, r3, #31
 800b6e8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b6ec:	f04f 0901 	mov.w	r9, #1
 800b6f0:	fa09 f202 	lsl.w	r2, r9, r2
 800b6f4:	420a      	tst	r2, r1
 800b6f6:	d003      	beq.n	800b700 <__gethex+0x1ac>
 800b6f8:	454b      	cmp	r3, r9
 800b6fa:	dc36      	bgt.n	800b76a <__gethex+0x216>
 800b6fc:	f04f 0902 	mov.w	r9, #2
 800b700:	4629      	mov	r1, r5
 800b702:	4620      	mov	r0, r4
 800b704:	f7ff febe 	bl	800b484 <rshift>
 800b708:	442f      	add	r7, r5
 800b70a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b70e:	42bb      	cmp	r3, r7
 800b710:	da42      	bge.n	800b798 <__gethex+0x244>
 800b712:	9801      	ldr	r0, [sp, #4]
 800b714:	4621      	mov	r1, r4
 800b716:	f7fd ff87 	bl	8009628 <_Bfree>
 800b71a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b71c:	2300      	movs	r3, #0
 800b71e:	6013      	str	r3, [r2, #0]
 800b720:	25a3      	movs	r5, #163	@ 0xa3
 800b722:	e793      	b.n	800b64c <__gethex+0xf8>
 800b724:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b728:	2a2e      	cmp	r2, #46	@ 0x2e
 800b72a:	d012      	beq.n	800b752 <__gethex+0x1fe>
 800b72c:	2b20      	cmp	r3, #32
 800b72e:	d104      	bne.n	800b73a <__gethex+0x1e6>
 800b730:	f845 bb04 	str.w	fp, [r5], #4
 800b734:	f04f 0b00 	mov.w	fp, #0
 800b738:	465b      	mov	r3, fp
 800b73a:	7830      	ldrb	r0, [r6, #0]
 800b73c:	9303      	str	r3, [sp, #12]
 800b73e:	f7ff fef3 	bl	800b528 <__hexdig_fun>
 800b742:	9b03      	ldr	r3, [sp, #12]
 800b744:	f000 000f 	and.w	r0, r0, #15
 800b748:	4098      	lsls	r0, r3
 800b74a:	ea4b 0b00 	orr.w	fp, fp, r0
 800b74e:	3304      	adds	r3, #4
 800b750:	e7ae      	b.n	800b6b0 <__gethex+0x15c>
 800b752:	45b1      	cmp	r9, r6
 800b754:	d8ea      	bhi.n	800b72c <__gethex+0x1d8>
 800b756:	492b      	ldr	r1, [pc, #172]	@ (800b804 <__gethex+0x2b0>)
 800b758:	9303      	str	r3, [sp, #12]
 800b75a:	2201      	movs	r2, #1
 800b75c:	4630      	mov	r0, r6
 800b75e:	f7ff fe13 	bl	800b388 <strncmp>
 800b762:	9b03      	ldr	r3, [sp, #12]
 800b764:	2800      	cmp	r0, #0
 800b766:	d1e1      	bne.n	800b72c <__gethex+0x1d8>
 800b768:	e7a2      	b.n	800b6b0 <__gethex+0x15c>
 800b76a:	1ea9      	subs	r1, r5, #2
 800b76c:	4620      	mov	r0, r4
 800b76e:	f7fe fba4 	bl	8009eba <__any_on>
 800b772:	2800      	cmp	r0, #0
 800b774:	d0c2      	beq.n	800b6fc <__gethex+0x1a8>
 800b776:	f04f 0903 	mov.w	r9, #3
 800b77a:	e7c1      	b.n	800b700 <__gethex+0x1ac>
 800b77c:	da09      	bge.n	800b792 <__gethex+0x23e>
 800b77e:	1b75      	subs	r5, r6, r5
 800b780:	4621      	mov	r1, r4
 800b782:	9801      	ldr	r0, [sp, #4]
 800b784:	462a      	mov	r2, r5
 800b786:	f7fe f95f 	bl	8009a48 <__lshift>
 800b78a:	1b7f      	subs	r7, r7, r5
 800b78c:	4604      	mov	r4, r0
 800b78e:	f100 0a14 	add.w	sl, r0, #20
 800b792:	f04f 0900 	mov.w	r9, #0
 800b796:	e7b8      	b.n	800b70a <__gethex+0x1b6>
 800b798:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b79c:	42bd      	cmp	r5, r7
 800b79e:	dd6f      	ble.n	800b880 <__gethex+0x32c>
 800b7a0:	1bed      	subs	r5, r5, r7
 800b7a2:	42ae      	cmp	r6, r5
 800b7a4:	dc34      	bgt.n	800b810 <__gethex+0x2bc>
 800b7a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b7aa:	2b02      	cmp	r3, #2
 800b7ac:	d022      	beq.n	800b7f4 <__gethex+0x2a0>
 800b7ae:	2b03      	cmp	r3, #3
 800b7b0:	d024      	beq.n	800b7fc <__gethex+0x2a8>
 800b7b2:	2b01      	cmp	r3, #1
 800b7b4:	d115      	bne.n	800b7e2 <__gethex+0x28e>
 800b7b6:	42ae      	cmp	r6, r5
 800b7b8:	d113      	bne.n	800b7e2 <__gethex+0x28e>
 800b7ba:	2e01      	cmp	r6, #1
 800b7bc:	d10b      	bne.n	800b7d6 <__gethex+0x282>
 800b7be:	9a02      	ldr	r2, [sp, #8]
 800b7c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b7c4:	6013      	str	r3, [r2, #0]
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	6123      	str	r3, [r4, #16]
 800b7ca:	f8ca 3000 	str.w	r3, [sl]
 800b7ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7d0:	2562      	movs	r5, #98	@ 0x62
 800b7d2:	601c      	str	r4, [r3, #0]
 800b7d4:	e73a      	b.n	800b64c <__gethex+0xf8>
 800b7d6:	1e71      	subs	r1, r6, #1
 800b7d8:	4620      	mov	r0, r4
 800b7da:	f7fe fb6e 	bl	8009eba <__any_on>
 800b7de:	2800      	cmp	r0, #0
 800b7e0:	d1ed      	bne.n	800b7be <__gethex+0x26a>
 800b7e2:	9801      	ldr	r0, [sp, #4]
 800b7e4:	4621      	mov	r1, r4
 800b7e6:	f7fd ff1f 	bl	8009628 <_Bfree>
 800b7ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	6013      	str	r3, [r2, #0]
 800b7f0:	2550      	movs	r5, #80	@ 0x50
 800b7f2:	e72b      	b.n	800b64c <__gethex+0xf8>
 800b7f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d1f3      	bne.n	800b7e2 <__gethex+0x28e>
 800b7fa:	e7e0      	b.n	800b7be <__gethex+0x26a>
 800b7fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d1dd      	bne.n	800b7be <__gethex+0x26a>
 800b802:	e7ee      	b.n	800b7e2 <__gethex+0x28e>
 800b804:	0800c5bf 	.word	0x0800c5bf
 800b808:	0800c555 	.word	0x0800c555
 800b80c:	0800c616 	.word	0x0800c616
 800b810:	1e6f      	subs	r7, r5, #1
 800b812:	f1b9 0f00 	cmp.w	r9, #0
 800b816:	d130      	bne.n	800b87a <__gethex+0x326>
 800b818:	b127      	cbz	r7, 800b824 <__gethex+0x2d0>
 800b81a:	4639      	mov	r1, r7
 800b81c:	4620      	mov	r0, r4
 800b81e:	f7fe fb4c 	bl	8009eba <__any_on>
 800b822:	4681      	mov	r9, r0
 800b824:	117a      	asrs	r2, r7, #5
 800b826:	2301      	movs	r3, #1
 800b828:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b82c:	f007 071f 	and.w	r7, r7, #31
 800b830:	40bb      	lsls	r3, r7
 800b832:	4213      	tst	r3, r2
 800b834:	4629      	mov	r1, r5
 800b836:	4620      	mov	r0, r4
 800b838:	bf18      	it	ne
 800b83a:	f049 0902 	orrne.w	r9, r9, #2
 800b83e:	f7ff fe21 	bl	800b484 <rshift>
 800b842:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b846:	1b76      	subs	r6, r6, r5
 800b848:	2502      	movs	r5, #2
 800b84a:	f1b9 0f00 	cmp.w	r9, #0
 800b84e:	d047      	beq.n	800b8e0 <__gethex+0x38c>
 800b850:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b854:	2b02      	cmp	r3, #2
 800b856:	d015      	beq.n	800b884 <__gethex+0x330>
 800b858:	2b03      	cmp	r3, #3
 800b85a:	d017      	beq.n	800b88c <__gethex+0x338>
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d109      	bne.n	800b874 <__gethex+0x320>
 800b860:	f019 0f02 	tst.w	r9, #2
 800b864:	d006      	beq.n	800b874 <__gethex+0x320>
 800b866:	f8da 3000 	ldr.w	r3, [sl]
 800b86a:	ea49 0903 	orr.w	r9, r9, r3
 800b86e:	f019 0f01 	tst.w	r9, #1
 800b872:	d10e      	bne.n	800b892 <__gethex+0x33e>
 800b874:	f045 0510 	orr.w	r5, r5, #16
 800b878:	e032      	b.n	800b8e0 <__gethex+0x38c>
 800b87a:	f04f 0901 	mov.w	r9, #1
 800b87e:	e7d1      	b.n	800b824 <__gethex+0x2d0>
 800b880:	2501      	movs	r5, #1
 800b882:	e7e2      	b.n	800b84a <__gethex+0x2f6>
 800b884:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b886:	f1c3 0301 	rsb	r3, r3, #1
 800b88a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b88c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d0f0      	beq.n	800b874 <__gethex+0x320>
 800b892:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b896:	f104 0314 	add.w	r3, r4, #20
 800b89a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b89e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b8a2:	f04f 0c00 	mov.w	ip, #0
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b8b0:	d01b      	beq.n	800b8ea <__gethex+0x396>
 800b8b2:	3201      	adds	r2, #1
 800b8b4:	6002      	str	r2, [r0, #0]
 800b8b6:	2d02      	cmp	r5, #2
 800b8b8:	f104 0314 	add.w	r3, r4, #20
 800b8bc:	d13c      	bne.n	800b938 <__gethex+0x3e4>
 800b8be:	f8d8 2000 	ldr.w	r2, [r8]
 800b8c2:	3a01      	subs	r2, #1
 800b8c4:	42b2      	cmp	r2, r6
 800b8c6:	d109      	bne.n	800b8dc <__gethex+0x388>
 800b8c8:	1171      	asrs	r1, r6, #5
 800b8ca:	2201      	movs	r2, #1
 800b8cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b8d0:	f006 061f 	and.w	r6, r6, #31
 800b8d4:	fa02 f606 	lsl.w	r6, r2, r6
 800b8d8:	421e      	tst	r6, r3
 800b8da:	d13a      	bne.n	800b952 <__gethex+0x3fe>
 800b8dc:	f045 0520 	orr.w	r5, r5, #32
 800b8e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b8e2:	601c      	str	r4, [r3, #0]
 800b8e4:	9b02      	ldr	r3, [sp, #8]
 800b8e6:	601f      	str	r7, [r3, #0]
 800b8e8:	e6b0      	b.n	800b64c <__gethex+0xf8>
 800b8ea:	4299      	cmp	r1, r3
 800b8ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800b8f0:	d8d9      	bhi.n	800b8a6 <__gethex+0x352>
 800b8f2:	68a3      	ldr	r3, [r4, #8]
 800b8f4:	459b      	cmp	fp, r3
 800b8f6:	db17      	blt.n	800b928 <__gethex+0x3d4>
 800b8f8:	6861      	ldr	r1, [r4, #4]
 800b8fa:	9801      	ldr	r0, [sp, #4]
 800b8fc:	3101      	adds	r1, #1
 800b8fe:	f7fd fe53 	bl	80095a8 <_Balloc>
 800b902:	4681      	mov	r9, r0
 800b904:	b918      	cbnz	r0, 800b90e <__gethex+0x3ba>
 800b906:	4b1a      	ldr	r3, [pc, #104]	@ (800b970 <__gethex+0x41c>)
 800b908:	4602      	mov	r2, r0
 800b90a:	2184      	movs	r1, #132	@ 0x84
 800b90c:	e6c5      	b.n	800b69a <__gethex+0x146>
 800b90e:	6922      	ldr	r2, [r4, #16]
 800b910:	3202      	adds	r2, #2
 800b912:	f104 010c 	add.w	r1, r4, #12
 800b916:	0092      	lsls	r2, r2, #2
 800b918:	300c      	adds	r0, #12
 800b91a:	f7fc fed6 	bl	80086ca <memcpy>
 800b91e:	4621      	mov	r1, r4
 800b920:	9801      	ldr	r0, [sp, #4]
 800b922:	f7fd fe81 	bl	8009628 <_Bfree>
 800b926:	464c      	mov	r4, r9
 800b928:	6923      	ldr	r3, [r4, #16]
 800b92a:	1c5a      	adds	r2, r3, #1
 800b92c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b930:	6122      	str	r2, [r4, #16]
 800b932:	2201      	movs	r2, #1
 800b934:	615a      	str	r2, [r3, #20]
 800b936:	e7be      	b.n	800b8b6 <__gethex+0x362>
 800b938:	6922      	ldr	r2, [r4, #16]
 800b93a:	455a      	cmp	r2, fp
 800b93c:	dd0b      	ble.n	800b956 <__gethex+0x402>
 800b93e:	2101      	movs	r1, #1
 800b940:	4620      	mov	r0, r4
 800b942:	f7ff fd9f 	bl	800b484 <rshift>
 800b946:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b94a:	3701      	adds	r7, #1
 800b94c:	42bb      	cmp	r3, r7
 800b94e:	f6ff aee0 	blt.w	800b712 <__gethex+0x1be>
 800b952:	2501      	movs	r5, #1
 800b954:	e7c2      	b.n	800b8dc <__gethex+0x388>
 800b956:	f016 061f 	ands.w	r6, r6, #31
 800b95a:	d0fa      	beq.n	800b952 <__gethex+0x3fe>
 800b95c:	4453      	add	r3, sl
 800b95e:	f1c6 0620 	rsb	r6, r6, #32
 800b962:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b966:	f7fd ff11 	bl	800978c <__hi0bits>
 800b96a:	42b0      	cmp	r0, r6
 800b96c:	dbe7      	blt.n	800b93e <__gethex+0x3ea>
 800b96e:	e7f0      	b.n	800b952 <__gethex+0x3fe>
 800b970:	0800c555 	.word	0x0800c555

0800b974 <L_shift>:
 800b974:	f1c2 0208 	rsb	r2, r2, #8
 800b978:	0092      	lsls	r2, r2, #2
 800b97a:	b570      	push	{r4, r5, r6, lr}
 800b97c:	f1c2 0620 	rsb	r6, r2, #32
 800b980:	6843      	ldr	r3, [r0, #4]
 800b982:	6804      	ldr	r4, [r0, #0]
 800b984:	fa03 f506 	lsl.w	r5, r3, r6
 800b988:	432c      	orrs	r4, r5
 800b98a:	40d3      	lsrs	r3, r2
 800b98c:	6004      	str	r4, [r0, #0]
 800b98e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b992:	4288      	cmp	r0, r1
 800b994:	d3f4      	bcc.n	800b980 <L_shift+0xc>
 800b996:	bd70      	pop	{r4, r5, r6, pc}

0800b998 <__match>:
 800b998:	b530      	push	{r4, r5, lr}
 800b99a:	6803      	ldr	r3, [r0, #0]
 800b99c:	3301      	adds	r3, #1
 800b99e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9a2:	b914      	cbnz	r4, 800b9aa <__match+0x12>
 800b9a4:	6003      	str	r3, [r0, #0]
 800b9a6:	2001      	movs	r0, #1
 800b9a8:	bd30      	pop	{r4, r5, pc}
 800b9aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b9b2:	2d19      	cmp	r5, #25
 800b9b4:	bf98      	it	ls
 800b9b6:	3220      	addls	r2, #32
 800b9b8:	42a2      	cmp	r2, r4
 800b9ba:	d0f0      	beq.n	800b99e <__match+0x6>
 800b9bc:	2000      	movs	r0, #0
 800b9be:	e7f3      	b.n	800b9a8 <__match+0x10>

0800b9c0 <__hexnan>:
 800b9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9c4:	680b      	ldr	r3, [r1, #0]
 800b9c6:	6801      	ldr	r1, [r0, #0]
 800b9c8:	115e      	asrs	r6, r3, #5
 800b9ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b9ce:	f013 031f 	ands.w	r3, r3, #31
 800b9d2:	b087      	sub	sp, #28
 800b9d4:	bf18      	it	ne
 800b9d6:	3604      	addne	r6, #4
 800b9d8:	2500      	movs	r5, #0
 800b9da:	1f37      	subs	r7, r6, #4
 800b9dc:	4682      	mov	sl, r0
 800b9de:	4690      	mov	r8, r2
 800b9e0:	9301      	str	r3, [sp, #4]
 800b9e2:	f846 5c04 	str.w	r5, [r6, #-4]
 800b9e6:	46b9      	mov	r9, r7
 800b9e8:	463c      	mov	r4, r7
 800b9ea:	9502      	str	r5, [sp, #8]
 800b9ec:	46ab      	mov	fp, r5
 800b9ee:	784a      	ldrb	r2, [r1, #1]
 800b9f0:	1c4b      	adds	r3, r1, #1
 800b9f2:	9303      	str	r3, [sp, #12]
 800b9f4:	b342      	cbz	r2, 800ba48 <__hexnan+0x88>
 800b9f6:	4610      	mov	r0, r2
 800b9f8:	9105      	str	r1, [sp, #20]
 800b9fa:	9204      	str	r2, [sp, #16]
 800b9fc:	f7ff fd94 	bl	800b528 <__hexdig_fun>
 800ba00:	2800      	cmp	r0, #0
 800ba02:	d151      	bne.n	800baa8 <__hexnan+0xe8>
 800ba04:	9a04      	ldr	r2, [sp, #16]
 800ba06:	9905      	ldr	r1, [sp, #20]
 800ba08:	2a20      	cmp	r2, #32
 800ba0a:	d818      	bhi.n	800ba3e <__hexnan+0x7e>
 800ba0c:	9b02      	ldr	r3, [sp, #8]
 800ba0e:	459b      	cmp	fp, r3
 800ba10:	dd13      	ble.n	800ba3a <__hexnan+0x7a>
 800ba12:	454c      	cmp	r4, r9
 800ba14:	d206      	bcs.n	800ba24 <__hexnan+0x64>
 800ba16:	2d07      	cmp	r5, #7
 800ba18:	dc04      	bgt.n	800ba24 <__hexnan+0x64>
 800ba1a:	462a      	mov	r2, r5
 800ba1c:	4649      	mov	r1, r9
 800ba1e:	4620      	mov	r0, r4
 800ba20:	f7ff ffa8 	bl	800b974 <L_shift>
 800ba24:	4544      	cmp	r4, r8
 800ba26:	d952      	bls.n	800bace <__hexnan+0x10e>
 800ba28:	2300      	movs	r3, #0
 800ba2a:	f1a4 0904 	sub.w	r9, r4, #4
 800ba2e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba32:	f8cd b008 	str.w	fp, [sp, #8]
 800ba36:	464c      	mov	r4, r9
 800ba38:	461d      	mov	r5, r3
 800ba3a:	9903      	ldr	r1, [sp, #12]
 800ba3c:	e7d7      	b.n	800b9ee <__hexnan+0x2e>
 800ba3e:	2a29      	cmp	r2, #41	@ 0x29
 800ba40:	d157      	bne.n	800baf2 <__hexnan+0x132>
 800ba42:	3102      	adds	r1, #2
 800ba44:	f8ca 1000 	str.w	r1, [sl]
 800ba48:	f1bb 0f00 	cmp.w	fp, #0
 800ba4c:	d051      	beq.n	800baf2 <__hexnan+0x132>
 800ba4e:	454c      	cmp	r4, r9
 800ba50:	d206      	bcs.n	800ba60 <__hexnan+0xa0>
 800ba52:	2d07      	cmp	r5, #7
 800ba54:	dc04      	bgt.n	800ba60 <__hexnan+0xa0>
 800ba56:	462a      	mov	r2, r5
 800ba58:	4649      	mov	r1, r9
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	f7ff ff8a 	bl	800b974 <L_shift>
 800ba60:	4544      	cmp	r4, r8
 800ba62:	d936      	bls.n	800bad2 <__hexnan+0x112>
 800ba64:	f1a8 0204 	sub.w	r2, r8, #4
 800ba68:	4623      	mov	r3, r4
 800ba6a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ba6e:	f842 1f04 	str.w	r1, [r2, #4]!
 800ba72:	429f      	cmp	r7, r3
 800ba74:	d2f9      	bcs.n	800ba6a <__hexnan+0xaa>
 800ba76:	1b3b      	subs	r3, r7, r4
 800ba78:	f023 0303 	bic.w	r3, r3, #3
 800ba7c:	3304      	adds	r3, #4
 800ba7e:	3401      	adds	r4, #1
 800ba80:	3e03      	subs	r6, #3
 800ba82:	42b4      	cmp	r4, r6
 800ba84:	bf88      	it	hi
 800ba86:	2304      	movhi	r3, #4
 800ba88:	4443      	add	r3, r8
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	f843 2b04 	str.w	r2, [r3], #4
 800ba90:	429f      	cmp	r7, r3
 800ba92:	d2fb      	bcs.n	800ba8c <__hexnan+0xcc>
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	b91b      	cbnz	r3, 800baa0 <__hexnan+0xe0>
 800ba98:	4547      	cmp	r7, r8
 800ba9a:	d128      	bne.n	800baee <__hexnan+0x12e>
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	603b      	str	r3, [r7, #0]
 800baa0:	2005      	movs	r0, #5
 800baa2:	b007      	add	sp, #28
 800baa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baa8:	3501      	adds	r5, #1
 800baaa:	2d08      	cmp	r5, #8
 800baac:	f10b 0b01 	add.w	fp, fp, #1
 800bab0:	dd06      	ble.n	800bac0 <__hexnan+0x100>
 800bab2:	4544      	cmp	r4, r8
 800bab4:	d9c1      	bls.n	800ba3a <__hexnan+0x7a>
 800bab6:	2300      	movs	r3, #0
 800bab8:	f844 3c04 	str.w	r3, [r4, #-4]
 800babc:	2501      	movs	r5, #1
 800babe:	3c04      	subs	r4, #4
 800bac0:	6822      	ldr	r2, [r4, #0]
 800bac2:	f000 000f 	and.w	r0, r0, #15
 800bac6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800baca:	6020      	str	r0, [r4, #0]
 800bacc:	e7b5      	b.n	800ba3a <__hexnan+0x7a>
 800bace:	2508      	movs	r5, #8
 800bad0:	e7b3      	b.n	800ba3a <__hexnan+0x7a>
 800bad2:	9b01      	ldr	r3, [sp, #4]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d0dd      	beq.n	800ba94 <__hexnan+0xd4>
 800bad8:	f1c3 0320 	rsb	r3, r3, #32
 800badc:	f04f 32ff 	mov.w	r2, #4294967295
 800bae0:	40da      	lsrs	r2, r3
 800bae2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bae6:	4013      	ands	r3, r2
 800bae8:	f846 3c04 	str.w	r3, [r6, #-4]
 800baec:	e7d2      	b.n	800ba94 <__hexnan+0xd4>
 800baee:	3f04      	subs	r7, #4
 800baf0:	e7d0      	b.n	800ba94 <__hexnan+0xd4>
 800baf2:	2004      	movs	r0, #4
 800baf4:	e7d5      	b.n	800baa2 <__hexnan+0xe2>

0800baf6 <__ascii_mbtowc>:
 800baf6:	b082      	sub	sp, #8
 800baf8:	b901      	cbnz	r1, 800bafc <__ascii_mbtowc+0x6>
 800bafa:	a901      	add	r1, sp, #4
 800bafc:	b142      	cbz	r2, 800bb10 <__ascii_mbtowc+0x1a>
 800bafe:	b14b      	cbz	r3, 800bb14 <__ascii_mbtowc+0x1e>
 800bb00:	7813      	ldrb	r3, [r2, #0]
 800bb02:	600b      	str	r3, [r1, #0]
 800bb04:	7812      	ldrb	r2, [r2, #0]
 800bb06:	1e10      	subs	r0, r2, #0
 800bb08:	bf18      	it	ne
 800bb0a:	2001      	movne	r0, #1
 800bb0c:	b002      	add	sp, #8
 800bb0e:	4770      	bx	lr
 800bb10:	4610      	mov	r0, r2
 800bb12:	e7fb      	b.n	800bb0c <__ascii_mbtowc+0x16>
 800bb14:	f06f 0001 	mvn.w	r0, #1
 800bb18:	e7f8      	b.n	800bb0c <__ascii_mbtowc+0x16>

0800bb1a <_realloc_r>:
 800bb1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb1e:	4607      	mov	r7, r0
 800bb20:	4614      	mov	r4, r2
 800bb22:	460d      	mov	r5, r1
 800bb24:	b921      	cbnz	r1, 800bb30 <_realloc_r+0x16>
 800bb26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb2a:	4611      	mov	r1, r2
 800bb2c:	f7fd bcb0 	b.w	8009490 <_malloc_r>
 800bb30:	b92a      	cbnz	r2, 800bb3e <_realloc_r+0x24>
 800bb32:	f7fd fc39 	bl	80093a8 <_free_r>
 800bb36:	4625      	mov	r5, r4
 800bb38:	4628      	mov	r0, r5
 800bb3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb3e:	f000 f840 	bl	800bbc2 <_malloc_usable_size_r>
 800bb42:	4284      	cmp	r4, r0
 800bb44:	4606      	mov	r6, r0
 800bb46:	d802      	bhi.n	800bb4e <_realloc_r+0x34>
 800bb48:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bb4c:	d8f4      	bhi.n	800bb38 <_realloc_r+0x1e>
 800bb4e:	4621      	mov	r1, r4
 800bb50:	4638      	mov	r0, r7
 800bb52:	f7fd fc9d 	bl	8009490 <_malloc_r>
 800bb56:	4680      	mov	r8, r0
 800bb58:	b908      	cbnz	r0, 800bb5e <_realloc_r+0x44>
 800bb5a:	4645      	mov	r5, r8
 800bb5c:	e7ec      	b.n	800bb38 <_realloc_r+0x1e>
 800bb5e:	42b4      	cmp	r4, r6
 800bb60:	4622      	mov	r2, r4
 800bb62:	4629      	mov	r1, r5
 800bb64:	bf28      	it	cs
 800bb66:	4632      	movcs	r2, r6
 800bb68:	f7fc fdaf 	bl	80086ca <memcpy>
 800bb6c:	4629      	mov	r1, r5
 800bb6e:	4638      	mov	r0, r7
 800bb70:	f7fd fc1a 	bl	80093a8 <_free_r>
 800bb74:	e7f1      	b.n	800bb5a <_realloc_r+0x40>

0800bb76 <__ascii_wctomb>:
 800bb76:	4603      	mov	r3, r0
 800bb78:	4608      	mov	r0, r1
 800bb7a:	b141      	cbz	r1, 800bb8e <__ascii_wctomb+0x18>
 800bb7c:	2aff      	cmp	r2, #255	@ 0xff
 800bb7e:	d904      	bls.n	800bb8a <__ascii_wctomb+0x14>
 800bb80:	228a      	movs	r2, #138	@ 0x8a
 800bb82:	601a      	str	r2, [r3, #0]
 800bb84:	f04f 30ff 	mov.w	r0, #4294967295
 800bb88:	4770      	bx	lr
 800bb8a:	700a      	strb	r2, [r1, #0]
 800bb8c:	2001      	movs	r0, #1
 800bb8e:	4770      	bx	lr

0800bb90 <fiprintf>:
 800bb90:	b40e      	push	{r1, r2, r3}
 800bb92:	b503      	push	{r0, r1, lr}
 800bb94:	4601      	mov	r1, r0
 800bb96:	ab03      	add	r3, sp, #12
 800bb98:	4805      	ldr	r0, [pc, #20]	@ (800bbb0 <fiprintf+0x20>)
 800bb9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb9e:	6800      	ldr	r0, [r0, #0]
 800bba0:	9301      	str	r3, [sp, #4]
 800bba2:	f7ff f9b1 	bl	800af08 <_vfiprintf_r>
 800bba6:	b002      	add	sp, #8
 800bba8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bbac:	b003      	add	sp, #12
 800bbae:	4770      	bx	lr
 800bbb0:	200000a8 	.word	0x200000a8

0800bbb4 <abort>:
 800bbb4:	b508      	push	{r3, lr}
 800bbb6:	2006      	movs	r0, #6
 800bbb8:	f000 f834 	bl	800bc24 <raise>
 800bbbc:	2001      	movs	r0, #1
 800bbbe:	f7f7 fc1d 	bl	80033fc <_exit>

0800bbc2 <_malloc_usable_size_r>:
 800bbc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbc6:	1f18      	subs	r0, r3, #4
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	bfbc      	itt	lt
 800bbcc:	580b      	ldrlt	r3, [r1, r0]
 800bbce:	18c0      	addlt	r0, r0, r3
 800bbd0:	4770      	bx	lr

0800bbd2 <_raise_r>:
 800bbd2:	291f      	cmp	r1, #31
 800bbd4:	b538      	push	{r3, r4, r5, lr}
 800bbd6:	4605      	mov	r5, r0
 800bbd8:	460c      	mov	r4, r1
 800bbda:	d904      	bls.n	800bbe6 <_raise_r+0x14>
 800bbdc:	2316      	movs	r3, #22
 800bbde:	6003      	str	r3, [r0, #0]
 800bbe0:	f04f 30ff 	mov.w	r0, #4294967295
 800bbe4:	bd38      	pop	{r3, r4, r5, pc}
 800bbe6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bbe8:	b112      	cbz	r2, 800bbf0 <_raise_r+0x1e>
 800bbea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bbee:	b94b      	cbnz	r3, 800bc04 <_raise_r+0x32>
 800bbf0:	4628      	mov	r0, r5
 800bbf2:	f000 f831 	bl	800bc58 <_getpid_r>
 800bbf6:	4622      	mov	r2, r4
 800bbf8:	4601      	mov	r1, r0
 800bbfa:	4628      	mov	r0, r5
 800bbfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc00:	f000 b818 	b.w	800bc34 <_kill_r>
 800bc04:	2b01      	cmp	r3, #1
 800bc06:	d00a      	beq.n	800bc1e <_raise_r+0x4c>
 800bc08:	1c59      	adds	r1, r3, #1
 800bc0a:	d103      	bne.n	800bc14 <_raise_r+0x42>
 800bc0c:	2316      	movs	r3, #22
 800bc0e:	6003      	str	r3, [r0, #0]
 800bc10:	2001      	movs	r0, #1
 800bc12:	e7e7      	b.n	800bbe4 <_raise_r+0x12>
 800bc14:	2100      	movs	r1, #0
 800bc16:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bc1a:	4620      	mov	r0, r4
 800bc1c:	4798      	blx	r3
 800bc1e:	2000      	movs	r0, #0
 800bc20:	e7e0      	b.n	800bbe4 <_raise_r+0x12>
	...

0800bc24 <raise>:
 800bc24:	4b02      	ldr	r3, [pc, #8]	@ (800bc30 <raise+0xc>)
 800bc26:	4601      	mov	r1, r0
 800bc28:	6818      	ldr	r0, [r3, #0]
 800bc2a:	f7ff bfd2 	b.w	800bbd2 <_raise_r>
 800bc2e:	bf00      	nop
 800bc30:	200000a8 	.word	0x200000a8

0800bc34 <_kill_r>:
 800bc34:	b538      	push	{r3, r4, r5, lr}
 800bc36:	4d07      	ldr	r5, [pc, #28]	@ (800bc54 <_kill_r+0x20>)
 800bc38:	2300      	movs	r3, #0
 800bc3a:	4604      	mov	r4, r0
 800bc3c:	4608      	mov	r0, r1
 800bc3e:	4611      	mov	r1, r2
 800bc40:	602b      	str	r3, [r5, #0]
 800bc42:	f7f7 fbcb 	bl	80033dc <_kill>
 800bc46:	1c43      	adds	r3, r0, #1
 800bc48:	d102      	bne.n	800bc50 <_kill_r+0x1c>
 800bc4a:	682b      	ldr	r3, [r5, #0]
 800bc4c:	b103      	cbz	r3, 800bc50 <_kill_r+0x1c>
 800bc4e:	6023      	str	r3, [r4, #0]
 800bc50:	bd38      	pop	{r3, r4, r5, pc}
 800bc52:	bf00      	nop
 800bc54:	200008ec 	.word	0x200008ec

0800bc58 <_getpid_r>:
 800bc58:	f7f7 bbb8 	b.w	80033cc <_getpid>

0800bc5c <atan2>:
 800bc5c:	f000 baa4 	b.w	800c1a8 <__ieee754_atan2>

0800bc60 <sqrt>:
 800bc60:	b538      	push	{r3, r4, r5, lr}
 800bc62:	ed2d 8b02 	vpush	{d8}
 800bc66:	ec55 4b10 	vmov	r4, r5, d0
 800bc6a:	f000 f9c5 	bl	800bff8 <__ieee754_sqrt>
 800bc6e:	4622      	mov	r2, r4
 800bc70:	462b      	mov	r3, r5
 800bc72:	4620      	mov	r0, r4
 800bc74:	4629      	mov	r1, r5
 800bc76:	eeb0 8a40 	vmov.f32	s16, s0
 800bc7a:	eef0 8a60 	vmov.f32	s17, s1
 800bc7e:	f7f4 ff55 	bl	8000b2c <__aeabi_dcmpun>
 800bc82:	b990      	cbnz	r0, 800bcaa <sqrt+0x4a>
 800bc84:	2200      	movs	r2, #0
 800bc86:	2300      	movs	r3, #0
 800bc88:	4620      	mov	r0, r4
 800bc8a:	4629      	mov	r1, r5
 800bc8c:	f7f4 ff26 	bl	8000adc <__aeabi_dcmplt>
 800bc90:	b158      	cbz	r0, 800bcaa <sqrt+0x4a>
 800bc92:	f7fc fced 	bl	8008670 <__errno>
 800bc96:	2321      	movs	r3, #33	@ 0x21
 800bc98:	6003      	str	r3, [r0, #0]
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	4610      	mov	r0, r2
 800bca0:	4619      	mov	r1, r3
 800bca2:	f7f4 fdd3 	bl	800084c <__aeabi_ddiv>
 800bca6:	ec41 0b18 	vmov	d8, r0, r1
 800bcaa:	eeb0 0a48 	vmov.f32	s0, s16
 800bcae:	eef0 0a68 	vmov.f32	s1, s17
 800bcb2:	ecbd 8b02 	vpop	{d8}
 800bcb6:	bd38      	pop	{r3, r4, r5, pc}

0800bcb8 <atan>:
 800bcb8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcbc:	ec55 4b10 	vmov	r4, r5, d0
 800bcc0:	4bbf      	ldr	r3, [pc, #764]	@ (800bfc0 <atan+0x308>)
 800bcc2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800bcc6:	429e      	cmp	r6, r3
 800bcc8:	46ab      	mov	fp, r5
 800bcca:	d918      	bls.n	800bcfe <atan+0x46>
 800bccc:	4bbd      	ldr	r3, [pc, #756]	@ (800bfc4 <atan+0x30c>)
 800bcce:	429e      	cmp	r6, r3
 800bcd0:	d801      	bhi.n	800bcd6 <atan+0x1e>
 800bcd2:	d109      	bne.n	800bce8 <atan+0x30>
 800bcd4:	b144      	cbz	r4, 800bce8 <atan+0x30>
 800bcd6:	4622      	mov	r2, r4
 800bcd8:	462b      	mov	r3, r5
 800bcda:	4620      	mov	r0, r4
 800bcdc:	4629      	mov	r1, r5
 800bcde:	f7f4 fad5 	bl	800028c <__adddf3>
 800bce2:	4604      	mov	r4, r0
 800bce4:	460d      	mov	r5, r1
 800bce6:	e006      	b.n	800bcf6 <atan+0x3e>
 800bce8:	f1bb 0f00 	cmp.w	fp, #0
 800bcec:	f340 812b 	ble.w	800bf46 <atan+0x28e>
 800bcf0:	a597      	add	r5, pc, #604	@ (adr r5, 800bf50 <atan+0x298>)
 800bcf2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bcf6:	ec45 4b10 	vmov	d0, r4, r5
 800bcfa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcfe:	4bb2      	ldr	r3, [pc, #712]	@ (800bfc8 <atan+0x310>)
 800bd00:	429e      	cmp	r6, r3
 800bd02:	d813      	bhi.n	800bd2c <atan+0x74>
 800bd04:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800bd08:	429e      	cmp	r6, r3
 800bd0a:	d80c      	bhi.n	800bd26 <atan+0x6e>
 800bd0c:	a392      	add	r3, pc, #584	@ (adr r3, 800bf58 <atan+0x2a0>)
 800bd0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd12:	4620      	mov	r0, r4
 800bd14:	4629      	mov	r1, r5
 800bd16:	f7f4 fab9 	bl	800028c <__adddf3>
 800bd1a:	4bac      	ldr	r3, [pc, #688]	@ (800bfcc <atan+0x314>)
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	f7f4 fefb 	bl	8000b18 <__aeabi_dcmpgt>
 800bd22:	2800      	cmp	r0, #0
 800bd24:	d1e7      	bne.n	800bcf6 <atan+0x3e>
 800bd26:	f04f 3aff 	mov.w	sl, #4294967295
 800bd2a:	e029      	b.n	800bd80 <atan+0xc8>
 800bd2c:	f000 f95c 	bl	800bfe8 <fabs>
 800bd30:	4ba7      	ldr	r3, [pc, #668]	@ (800bfd0 <atan+0x318>)
 800bd32:	429e      	cmp	r6, r3
 800bd34:	ec55 4b10 	vmov	r4, r5, d0
 800bd38:	f200 80bc 	bhi.w	800beb4 <atan+0x1fc>
 800bd3c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800bd40:	429e      	cmp	r6, r3
 800bd42:	f200 809e 	bhi.w	800be82 <atan+0x1ca>
 800bd46:	4622      	mov	r2, r4
 800bd48:	462b      	mov	r3, r5
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	4629      	mov	r1, r5
 800bd4e:	f7f4 fa9d 	bl	800028c <__adddf3>
 800bd52:	4b9e      	ldr	r3, [pc, #632]	@ (800bfcc <atan+0x314>)
 800bd54:	2200      	movs	r2, #0
 800bd56:	f7f4 fa97 	bl	8000288 <__aeabi_dsub>
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	4606      	mov	r6, r0
 800bd5e:	460f      	mov	r7, r1
 800bd60:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bd64:	4620      	mov	r0, r4
 800bd66:	4629      	mov	r1, r5
 800bd68:	f7f4 fa90 	bl	800028c <__adddf3>
 800bd6c:	4602      	mov	r2, r0
 800bd6e:	460b      	mov	r3, r1
 800bd70:	4630      	mov	r0, r6
 800bd72:	4639      	mov	r1, r7
 800bd74:	f7f4 fd6a 	bl	800084c <__aeabi_ddiv>
 800bd78:	f04f 0a00 	mov.w	sl, #0
 800bd7c:	4604      	mov	r4, r0
 800bd7e:	460d      	mov	r5, r1
 800bd80:	4622      	mov	r2, r4
 800bd82:	462b      	mov	r3, r5
 800bd84:	4620      	mov	r0, r4
 800bd86:	4629      	mov	r1, r5
 800bd88:	f7f4 fc36 	bl	80005f8 <__aeabi_dmul>
 800bd8c:	4602      	mov	r2, r0
 800bd8e:	460b      	mov	r3, r1
 800bd90:	4680      	mov	r8, r0
 800bd92:	4689      	mov	r9, r1
 800bd94:	f7f4 fc30 	bl	80005f8 <__aeabi_dmul>
 800bd98:	a371      	add	r3, pc, #452	@ (adr r3, 800bf60 <atan+0x2a8>)
 800bd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9e:	4606      	mov	r6, r0
 800bda0:	460f      	mov	r7, r1
 800bda2:	f7f4 fc29 	bl	80005f8 <__aeabi_dmul>
 800bda6:	a370      	add	r3, pc, #448	@ (adr r3, 800bf68 <atan+0x2b0>)
 800bda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdac:	f7f4 fa6e 	bl	800028c <__adddf3>
 800bdb0:	4632      	mov	r2, r6
 800bdb2:	463b      	mov	r3, r7
 800bdb4:	f7f4 fc20 	bl	80005f8 <__aeabi_dmul>
 800bdb8:	a36d      	add	r3, pc, #436	@ (adr r3, 800bf70 <atan+0x2b8>)
 800bdba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdbe:	f7f4 fa65 	bl	800028c <__adddf3>
 800bdc2:	4632      	mov	r2, r6
 800bdc4:	463b      	mov	r3, r7
 800bdc6:	f7f4 fc17 	bl	80005f8 <__aeabi_dmul>
 800bdca:	a36b      	add	r3, pc, #428	@ (adr r3, 800bf78 <atan+0x2c0>)
 800bdcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd0:	f7f4 fa5c 	bl	800028c <__adddf3>
 800bdd4:	4632      	mov	r2, r6
 800bdd6:	463b      	mov	r3, r7
 800bdd8:	f7f4 fc0e 	bl	80005f8 <__aeabi_dmul>
 800bddc:	a368      	add	r3, pc, #416	@ (adr r3, 800bf80 <atan+0x2c8>)
 800bdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde2:	f7f4 fa53 	bl	800028c <__adddf3>
 800bde6:	4632      	mov	r2, r6
 800bde8:	463b      	mov	r3, r7
 800bdea:	f7f4 fc05 	bl	80005f8 <__aeabi_dmul>
 800bdee:	a366      	add	r3, pc, #408	@ (adr r3, 800bf88 <atan+0x2d0>)
 800bdf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf4:	f7f4 fa4a 	bl	800028c <__adddf3>
 800bdf8:	4642      	mov	r2, r8
 800bdfa:	464b      	mov	r3, r9
 800bdfc:	f7f4 fbfc 	bl	80005f8 <__aeabi_dmul>
 800be00:	a363      	add	r3, pc, #396	@ (adr r3, 800bf90 <atan+0x2d8>)
 800be02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be06:	4680      	mov	r8, r0
 800be08:	4689      	mov	r9, r1
 800be0a:	4630      	mov	r0, r6
 800be0c:	4639      	mov	r1, r7
 800be0e:	f7f4 fbf3 	bl	80005f8 <__aeabi_dmul>
 800be12:	a361      	add	r3, pc, #388	@ (adr r3, 800bf98 <atan+0x2e0>)
 800be14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be18:	f7f4 fa36 	bl	8000288 <__aeabi_dsub>
 800be1c:	4632      	mov	r2, r6
 800be1e:	463b      	mov	r3, r7
 800be20:	f7f4 fbea 	bl	80005f8 <__aeabi_dmul>
 800be24:	a35e      	add	r3, pc, #376	@ (adr r3, 800bfa0 <atan+0x2e8>)
 800be26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2a:	f7f4 fa2d 	bl	8000288 <__aeabi_dsub>
 800be2e:	4632      	mov	r2, r6
 800be30:	463b      	mov	r3, r7
 800be32:	f7f4 fbe1 	bl	80005f8 <__aeabi_dmul>
 800be36:	a35c      	add	r3, pc, #368	@ (adr r3, 800bfa8 <atan+0x2f0>)
 800be38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3c:	f7f4 fa24 	bl	8000288 <__aeabi_dsub>
 800be40:	4632      	mov	r2, r6
 800be42:	463b      	mov	r3, r7
 800be44:	f7f4 fbd8 	bl	80005f8 <__aeabi_dmul>
 800be48:	a359      	add	r3, pc, #356	@ (adr r3, 800bfb0 <atan+0x2f8>)
 800be4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4e:	f7f4 fa1b 	bl	8000288 <__aeabi_dsub>
 800be52:	4632      	mov	r2, r6
 800be54:	463b      	mov	r3, r7
 800be56:	f7f4 fbcf 	bl	80005f8 <__aeabi_dmul>
 800be5a:	4602      	mov	r2, r0
 800be5c:	460b      	mov	r3, r1
 800be5e:	4640      	mov	r0, r8
 800be60:	4649      	mov	r1, r9
 800be62:	f7f4 fa13 	bl	800028c <__adddf3>
 800be66:	4622      	mov	r2, r4
 800be68:	462b      	mov	r3, r5
 800be6a:	f7f4 fbc5 	bl	80005f8 <__aeabi_dmul>
 800be6e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800be72:	4602      	mov	r2, r0
 800be74:	460b      	mov	r3, r1
 800be76:	d148      	bne.n	800bf0a <atan+0x252>
 800be78:	4620      	mov	r0, r4
 800be7a:	4629      	mov	r1, r5
 800be7c:	f7f4 fa04 	bl	8000288 <__aeabi_dsub>
 800be80:	e72f      	b.n	800bce2 <atan+0x2a>
 800be82:	4b52      	ldr	r3, [pc, #328]	@ (800bfcc <atan+0x314>)
 800be84:	2200      	movs	r2, #0
 800be86:	4620      	mov	r0, r4
 800be88:	4629      	mov	r1, r5
 800be8a:	f7f4 f9fd 	bl	8000288 <__aeabi_dsub>
 800be8e:	4b4f      	ldr	r3, [pc, #316]	@ (800bfcc <atan+0x314>)
 800be90:	4606      	mov	r6, r0
 800be92:	460f      	mov	r7, r1
 800be94:	2200      	movs	r2, #0
 800be96:	4620      	mov	r0, r4
 800be98:	4629      	mov	r1, r5
 800be9a:	f7f4 f9f7 	bl	800028c <__adddf3>
 800be9e:	4602      	mov	r2, r0
 800bea0:	460b      	mov	r3, r1
 800bea2:	4630      	mov	r0, r6
 800bea4:	4639      	mov	r1, r7
 800bea6:	f7f4 fcd1 	bl	800084c <__aeabi_ddiv>
 800beaa:	f04f 0a01 	mov.w	sl, #1
 800beae:	4604      	mov	r4, r0
 800beb0:	460d      	mov	r5, r1
 800beb2:	e765      	b.n	800bd80 <atan+0xc8>
 800beb4:	4b47      	ldr	r3, [pc, #284]	@ (800bfd4 <atan+0x31c>)
 800beb6:	429e      	cmp	r6, r3
 800beb8:	d21c      	bcs.n	800bef4 <atan+0x23c>
 800beba:	4b47      	ldr	r3, [pc, #284]	@ (800bfd8 <atan+0x320>)
 800bebc:	2200      	movs	r2, #0
 800bebe:	4620      	mov	r0, r4
 800bec0:	4629      	mov	r1, r5
 800bec2:	f7f4 f9e1 	bl	8000288 <__aeabi_dsub>
 800bec6:	4b44      	ldr	r3, [pc, #272]	@ (800bfd8 <atan+0x320>)
 800bec8:	4606      	mov	r6, r0
 800beca:	460f      	mov	r7, r1
 800becc:	2200      	movs	r2, #0
 800bece:	4620      	mov	r0, r4
 800bed0:	4629      	mov	r1, r5
 800bed2:	f7f4 fb91 	bl	80005f8 <__aeabi_dmul>
 800bed6:	4b3d      	ldr	r3, [pc, #244]	@ (800bfcc <atan+0x314>)
 800bed8:	2200      	movs	r2, #0
 800beda:	f7f4 f9d7 	bl	800028c <__adddf3>
 800bede:	4602      	mov	r2, r0
 800bee0:	460b      	mov	r3, r1
 800bee2:	4630      	mov	r0, r6
 800bee4:	4639      	mov	r1, r7
 800bee6:	f7f4 fcb1 	bl	800084c <__aeabi_ddiv>
 800beea:	f04f 0a02 	mov.w	sl, #2
 800beee:	4604      	mov	r4, r0
 800bef0:	460d      	mov	r5, r1
 800bef2:	e745      	b.n	800bd80 <atan+0xc8>
 800bef4:	4622      	mov	r2, r4
 800bef6:	462b      	mov	r3, r5
 800bef8:	4938      	ldr	r1, [pc, #224]	@ (800bfdc <atan+0x324>)
 800befa:	2000      	movs	r0, #0
 800befc:	f7f4 fca6 	bl	800084c <__aeabi_ddiv>
 800bf00:	f04f 0a03 	mov.w	sl, #3
 800bf04:	4604      	mov	r4, r0
 800bf06:	460d      	mov	r5, r1
 800bf08:	e73a      	b.n	800bd80 <atan+0xc8>
 800bf0a:	4b35      	ldr	r3, [pc, #212]	@ (800bfe0 <atan+0x328>)
 800bf0c:	4e35      	ldr	r6, [pc, #212]	@ (800bfe4 <atan+0x32c>)
 800bf0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf16:	f7f4 f9b7 	bl	8000288 <__aeabi_dsub>
 800bf1a:	4622      	mov	r2, r4
 800bf1c:	462b      	mov	r3, r5
 800bf1e:	f7f4 f9b3 	bl	8000288 <__aeabi_dsub>
 800bf22:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800bf26:	4602      	mov	r2, r0
 800bf28:	460b      	mov	r3, r1
 800bf2a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800bf2e:	f7f4 f9ab 	bl	8000288 <__aeabi_dsub>
 800bf32:	f1bb 0f00 	cmp.w	fp, #0
 800bf36:	4604      	mov	r4, r0
 800bf38:	460d      	mov	r5, r1
 800bf3a:	f6bf aedc 	bge.w	800bcf6 <atan+0x3e>
 800bf3e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bf42:	461d      	mov	r5, r3
 800bf44:	e6d7      	b.n	800bcf6 <atan+0x3e>
 800bf46:	a51c      	add	r5, pc, #112	@ (adr r5, 800bfb8 <atan+0x300>)
 800bf48:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf4c:	e6d3      	b.n	800bcf6 <atan+0x3e>
 800bf4e:	bf00      	nop
 800bf50:	54442d18 	.word	0x54442d18
 800bf54:	3ff921fb 	.word	0x3ff921fb
 800bf58:	8800759c 	.word	0x8800759c
 800bf5c:	7e37e43c 	.word	0x7e37e43c
 800bf60:	e322da11 	.word	0xe322da11
 800bf64:	3f90ad3a 	.word	0x3f90ad3a
 800bf68:	24760deb 	.word	0x24760deb
 800bf6c:	3fa97b4b 	.word	0x3fa97b4b
 800bf70:	a0d03d51 	.word	0xa0d03d51
 800bf74:	3fb10d66 	.word	0x3fb10d66
 800bf78:	c54c206e 	.word	0xc54c206e
 800bf7c:	3fb745cd 	.word	0x3fb745cd
 800bf80:	920083ff 	.word	0x920083ff
 800bf84:	3fc24924 	.word	0x3fc24924
 800bf88:	5555550d 	.word	0x5555550d
 800bf8c:	3fd55555 	.word	0x3fd55555
 800bf90:	2c6a6c2f 	.word	0x2c6a6c2f
 800bf94:	bfa2b444 	.word	0xbfa2b444
 800bf98:	52defd9a 	.word	0x52defd9a
 800bf9c:	3fadde2d 	.word	0x3fadde2d
 800bfa0:	af749a6d 	.word	0xaf749a6d
 800bfa4:	3fb3b0f2 	.word	0x3fb3b0f2
 800bfa8:	fe231671 	.word	0xfe231671
 800bfac:	3fbc71c6 	.word	0x3fbc71c6
 800bfb0:	9998ebc4 	.word	0x9998ebc4
 800bfb4:	3fc99999 	.word	0x3fc99999
 800bfb8:	54442d18 	.word	0x54442d18
 800bfbc:	bff921fb 	.word	0xbff921fb
 800bfc0:	440fffff 	.word	0x440fffff
 800bfc4:	7ff00000 	.word	0x7ff00000
 800bfc8:	3fdbffff 	.word	0x3fdbffff
 800bfcc:	3ff00000 	.word	0x3ff00000
 800bfd0:	3ff2ffff 	.word	0x3ff2ffff
 800bfd4:	40038000 	.word	0x40038000
 800bfd8:	3ff80000 	.word	0x3ff80000
 800bfdc:	bff00000 	.word	0xbff00000
 800bfe0:	0800c8d0 	.word	0x0800c8d0
 800bfe4:	0800c8f0 	.word	0x0800c8f0

0800bfe8 <fabs>:
 800bfe8:	ec51 0b10 	vmov	r0, r1, d0
 800bfec:	4602      	mov	r2, r0
 800bfee:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bff2:	ec43 2b10 	vmov	d0, r2, r3
 800bff6:	4770      	bx	lr

0800bff8 <__ieee754_sqrt>:
 800bff8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bffc:	4a66      	ldr	r2, [pc, #408]	@ (800c198 <__ieee754_sqrt+0x1a0>)
 800bffe:	ec55 4b10 	vmov	r4, r5, d0
 800c002:	43aa      	bics	r2, r5
 800c004:	462b      	mov	r3, r5
 800c006:	4621      	mov	r1, r4
 800c008:	d110      	bne.n	800c02c <__ieee754_sqrt+0x34>
 800c00a:	4622      	mov	r2, r4
 800c00c:	4620      	mov	r0, r4
 800c00e:	4629      	mov	r1, r5
 800c010:	f7f4 faf2 	bl	80005f8 <__aeabi_dmul>
 800c014:	4602      	mov	r2, r0
 800c016:	460b      	mov	r3, r1
 800c018:	4620      	mov	r0, r4
 800c01a:	4629      	mov	r1, r5
 800c01c:	f7f4 f936 	bl	800028c <__adddf3>
 800c020:	4604      	mov	r4, r0
 800c022:	460d      	mov	r5, r1
 800c024:	ec45 4b10 	vmov	d0, r4, r5
 800c028:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c02c:	2d00      	cmp	r5, #0
 800c02e:	dc0e      	bgt.n	800c04e <__ieee754_sqrt+0x56>
 800c030:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800c034:	4322      	orrs	r2, r4
 800c036:	d0f5      	beq.n	800c024 <__ieee754_sqrt+0x2c>
 800c038:	b19d      	cbz	r5, 800c062 <__ieee754_sqrt+0x6a>
 800c03a:	4622      	mov	r2, r4
 800c03c:	4620      	mov	r0, r4
 800c03e:	4629      	mov	r1, r5
 800c040:	f7f4 f922 	bl	8000288 <__aeabi_dsub>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	f7f4 fc00 	bl	800084c <__aeabi_ddiv>
 800c04c:	e7e8      	b.n	800c020 <__ieee754_sqrt+0x28>
 800c04e:	152a      	asrs	r2, r5, #20
 800c050:	d115      	bne.n	800c07e <__ieee754_sqrt+0x86>
 800c052:	2000      	movs	r0, #0
 800c054:	e009      	b.n	800c06a <__ieee754_sqrt+0x72>
 800c056:	0acb      	lsrs	r3, r1, #11
 800c058:	3a15      	subs	r2, #21
 800c05a:	0549      	lsls	r1, r1, #21
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d0fa      	beq.n	800c056 <__ieee754_sqrt+0x5e>
 800c060:	e7f7      	b.n	800c052 <__ieee754_sqrt+0x5a>
 800c062:	462a      	mov	r2, r5
 800c064:	e7fa      	b.n	800c05c <__ieee754_sqrt+0x64>
 800c066:	005b      	lsls	r3, r3, #1
 800c068:	3001      	adds	r0, #1
 800c06a:	02dc      	lsls	r4, r3, #11
 800c06c:	d5fb      	bpl.n	800c066 <__ieee754_sqrt+0x6e>
 800c06e:	1e44      	subs	r4, r0, #1
 800c070:	1b12      	subs	r2, r2, r4
 800c072:	f1c0 0420 	rsb	r4, r0, #32
 800c076:	fa21 f404 	lsr.w	r4, r1, r4
 800c07a:	4323      	orrs	r3, r4
 800c07c:	4081      	lsls	r1, r0
 800c07e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c082:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800c086:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c08a:	07d2      	lsls	r2, r2, #31
 800c08c:	bf5c      	itt	pl
 800c08e:	005b      	lslpl	r3, r3, #1
 800c090:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800c094:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c098:	bf58      	it	pl
 800c09a:	0049      	lslpl	r1, r1, #1
 800c09c:	2600      	movs	r6, #0
 800c09e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800c0a2:	107f      	asrs	r7, r7, #1
 800c0a4:	0049      	lsls	r1, r1, #1
 800c0a6:	2016      	movs	r0, #22
 800c0a8:	4632      	mov	r2, r6
 800c0aa:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800c0ae:	1915      	adds	r5, r2, r4
 800c0b0:	429d      	cmp	r5, r3
 800c0b2:	bfde      	ittt	le
 800c0b4:	192a      	addle	r2, r5, r4
 800c0b6:	1b5b      	suble	r3, r3, r5
 800c0b8:	1936      	addle	r6, r6, r4
 800c0ba:	0fcd      	lsrs	r5, r1, #31
 800c0bc:	3801      	subs	r0, #1
 800c0be:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800c0c2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c0c6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c0ca:	d1f0      	bne.n	800c0ae <__ieee754_sqrt+0xb6>
 800c0cc:	4605      	mov	r5, r0
 800c0ce:	2420      	movs	r4, #32
 800c0d0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800c0d4:	4293      	cmp	r3, r2
 800c0d6:	eb0c 0e00 	add.w	lr, ip, r0
 800c0da:	dc02      	bgt.n	800c0e2 <__ieee754_sqrt+0xea>
 800c0dc:	d113      	bne.n	800c106 <__ieee754_sqrt+0x10e>
 800c0de:	458e      	cmp	lr, r1
 800c0e0:	d811      	bhi.n	800c106 <__ieee754_sqrt+0x10e>
 800c0e2:	f1be 0f00 	cmp.w	lr, #0
 800c0e6:	eb0e 000c 	add.w	r0, lr, ip
 800c0ea:	da3f      	bge.n	800c16c <__ieee754_sqrt+0x174>
 800c0ec:	2800      	cmp	r0, #0
 800c0ee:	db3d      	blt.n	800c16c <__ieee754_sqrt+0x174>
 800c0f0:	f102 0801 	add.w	r8, r2, #1
 800c0f4:	1a9b      	subs	r3, r3, r2
 800c0f6:	458e      	cmp	lr, r1
 800c0f8:	bf88      	it	hi
 800c0fa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c0fe:	eba1 010e 	sub.w	r1, r1, lr
 800c102:	4465      	add	r5, ip
 800c104:	4642      	mov	r2, r8
 800c106:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800c10a:	3c01      	subs	r4, #1
 800c10c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800c110:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c114:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800c118:	d1dc      	bne.n	800c0d4 <__ieee754_sqrt+0xdc>
 800c11a:	4319      	orrs	r1, r3
 800c11c:	d01b      	beq.n	800c156 <__ieee754_sqrt+0x15e>
 800c11e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800c19c <__ieee754_sqrt+0x1a4>
 800c122:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800c1a0 <__ieee754_sqrt+0x1a8>
 800c126:	e9da 0100 	ldrd	r0, r1, [sl]
 800c12a:	e9db 2300 	ldrd	r2, r3, [fp]
 800c12e:	f7f4 f8ab 	bl	8000288 <__aeabi_dsub>
 800c132:	e9da 8900 	ldrd	r8, r9, [sl]
 800c136:	4602      	mov	r2, r0
 800c138:	460b      	mov	r3, r1
 800c13a:	4640      	mov	r0, r8
 800c13c:	4649      	mov	r1, r9
 800c13e:	f7f4 fcd7 	bl	8000af0 <__aeabi_dcmple>
 800c142:	b140      	cbz	r0, 800c156 <__ieee754_sqrt+0x15e>
 800c144:	f1b5 3fff 	cmp.w	r5, #4294967295
 800c148:	e9da 0100 	ldrd	r0, r1, [sl]
 800c14c:	e9db 2300 	ldrd	r2, r3, [fp]
 800c150:	d10e      	bne.n	800c170 <__ieee754_sqrt+0x178>
 800c152:	3601      	adds	r6, #1
 800c154:	4625      	mov	r5, r4
 800c156:	1073      	asrs	r3, r6, #1
 800c158:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800c15c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800c160:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800c164:	086b      	lsrs	r3, r5, #1
 800c166:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800c16a:	e759      	b.n	800c020 <__ieee754_sqrt+0x28>
 800c16c:	4690      	mov	r8, r2
 800c16e:	e7c1      	b.n	800c0f4 <__ieee754_sqrt+0xfc>
 800c170:	f7f4 f88c 	bl	800028c <__adddf3>
 800c174:	e9da 8900 	ldrd	r8, r9, [sl]
 800c178:	4602      	mov	r2, r0
 800c17a:	460b      	mov	r3, r1
 800c17c:	4640      	mov	r0, r8
 800c17e:	4649      	mov	r1, r9
 800c180:	f7f4 fcac 	bl	8000adc <__aeabi_dcmplt>
 800c184:	b120      	cbz	r0, 800c190 <__ieee754_sqrt+0x198>
 800c186:	1cab      	adds	r3, r5, #2
 800c188:	bf08      	it	eq
 800c18a:	3601      	addeq	r6, #1
 800c18c:	3502      	adds	r5, #2
 800c18e:	e7e2      	b.n	800c156 <__ieee754_sqrt+0x15e>
 800c190:	1c6b      	adds	r3, r5, #1
 800c192:	f023 0501 	bic.w	r5, r3, #1
 800c196:	e7de      	b.n	800c156 <__ieee754_sqrt+0x15e>
 800c198:	7ff00000 	.word	0x7ff00000
 800c19c:	0800c918 	.word	0x0800c918
 800c1a0:	0800c910 	.word	0x0800c910
 800c1a4:	00000000 	.word	0x00000000

0800c1a8 <__ieee754_atan2>:
 800c1a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1ac:	ec57 6b11 	vmov	r6, r7, d1
 800c1b0:	4273      	negs	r3, r6
 800c1b2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800c330 <__ieee754_atan2+0x188>
 800c1b6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800c1ba:	4333      	orrs	r3, r6
 800c1bc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c1c0:	4543      	cmp	r3, r8
 800c1c2:	ec51 0b10 	vmov	r0, r1, d0
 800c1c6:	4635      	mov	r5, r6
 800c1c8:	d809      	bhi.n	800c1de <__ieee754_atan2+0x36>
 800c1ca:	4244      	negs	r4, r0
 800c1cc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c1d0:	4304      	orrs	r4, r0
 800c1d2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c1d6:	4544      	cmp	r4, r8
 800c1d8:	468e      	mov	lr, r1
 800c1da:	4681      	mov	r9, r0
 800c1dc:	d907      	bls.n	800c1ee <__ieee754_atan2+0x46>
 800c1de:	4632      	mov	r2, r6
 800c1e0:	463b      	mov	r3, r7
 800c1e2:	f7f4 f853 	bl	800028c <__adddf3>
 800c1e6:	ec41 0b10 	vmov	d0, r0, r1
 800c1ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1ee:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800c1f2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800c1f6:	4334      	orrs	r4, r6
 800c1f8:	d103      	bne.n	800c202 <__ieee754_atan2+0x5a>
 800c1fa:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1fe:	f7ff bd5b 	b.w	800bcb8 <atan>
 800c202:	17bc      	asrs	r4, r7, #30
 800c204:	f004 0402 	and.w	r4, r4, #2
 800c208:	ea53 0909 	orrs.w	r9, r3, r9
 800c20c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c210:	d107      	bne.n	800c222 <__ieee754_atan2+0x7a>
 800c212:	2c02      	cmp	r4, #2
 800c214:	d05f      	beq.n	800c2d6 <__ieee754_atan2+0x12e>
 800c216:	2c03      	cmp	r4, #3
 800c218:	d1e5      	bne.n	800c1e6 <__ieee754_atan2+0x3e>
 800c21a:	a143      	add	r1, pc, #268	@ (adr r1, 800c328 <__ieee754_atan2+0x180>)
 800c21c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c220:	e7e1      	b.n	800c1e6 <__ieee754_atan2+0x3e>
 800c222:	4315      	orrs	r5, r2
 800c224:	d106      	bne.n	800c234 <__ieee754_atan2+0x8c>
 800c226:	f1be 0f00 	cmp.w	lr, #0
 800c22a:	db5f      	blt.n	800c2ec <__ieee754_atan2+0x144>
 800c22c:	a136      	add	r1, pc, #216	@ (adr r1, 800c308 <__ieee754_atan2+0x160>)
 800c22e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c232:	e7d8      	b.n	800c1e6 <__ieee754_atan2+0x3e>
 800c234:	4542      	cmp	r2, r8
 800c236:	d10f      	bne.n	800c258 <__ieee754_atan2+0xb0>
 800c238:	4293      	cmp	r3, r2
 800c23a:	f104 34ff 	add.w	r4, r4, #4294967295
 800c23e:	d107      	bne.n	800c250 <__ieee754_atan2+0xa8>
 800c240:	2c02      	cmp	r4, #2
 800c242:	d84c      	bhi.n	800c2de <__ieee754_atan2+0x136>
 800c244:	4b36      	ldr	r3, [pc, #216]	@ (800c320 <__ieee754_atan2+0x178>)
 800c246:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c24a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c24e:	e7ca      	b.n	800c1e6 <__ieee754_atan2+0x3e>
 800c250:	2c02      	cmp	r4, #2
 800c252:	d848      	bhi.n	800c2e6 <__ieee754_atan2+0x13e>
 800c254:	4b33      	ldr	r3, [pc, #204]	@ (800c324 <__ieee754_atan2+0x17c>)
 800c256:	e7f6      	b.n	800c246 <__ieee754_atan2+0x9e>
 800c258:	4543      	cmp	r3, r8
 800c25a:	d0e4      	beq.n	800c226 <__ieee754_atan2+0x7e>
 800c25c:	1a9b      	subs	r3, r3, r2
 800c25e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800c262:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c266:	da1e      	bge.n	800c2a6 <__ieee754_atan2+0xfe>
 800c268:	2f00      	cmp	r7, #0
 800c26a:	da01      	bge.n	800c270 <__ieee754_atan2+0xc8>
 800c26c:	323c      	adds	r2, #60	@ 0x3c
 800c26e:	db1e      	blt.n	800c2ae <__ieee754_atan2+0x106>
 800c270:	4632      	mov	r2, r6
 800c272:	463b      	mov	r3, r7
 800c274:	f7f4 faea 	bl	800084c <__aeabi_ddiv>
 800c278:	ec41 0b10 	vmov	d0, r0, r1
 800c27c:	f7ff feb4 	bl	800bfe8 <fabs>
 800c280:	f7ff fd1a 	bl	800bcb8 <atan>
 800c284:	ec51 0b10 	vmov	r0, r1, d0
 800c288:	2c01      	cmp	r4, #1
 800c28a:	d013      	beq.n	800c2b4 <__ieee754_atan2+0x10c>
 800c28c:	2c02      	cmp	r4, #2
 800c28e:	d015      	beq.n	800c2bc <__ieee754_atan2+0x114>
 800c290:	2c00      	cmp	r4, #0
 800c292:	d0a8      	beq.n	800c1e6 <__ieee754_atan2+0x3e>
 800c294:	a318      	add	r3, pc, #96	@ (adr r3, 800c2f8 <__ieee754_atan2+0x150>)
 800c296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c29a:	f7f3 fff5 	bl	8000288 <__aeabi_dsub>
 800c29e:	a318      	add	r3, pc, #96	@ (adr r3, 800c300 <__ieee754_atan2+0x158>)
 800c2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a4:	e014      	b.n	800c2d0 <__ieee754_atan2+0x128>
 800c2a6:	a118      	add	r1, pc, #96	@ (adr r1, 800c308 <__ieee754_atan2+0x160>)
 800c2a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2ac:	e7ec      	b.n	800c288 <__ieee754_atan2+0xe0>
 800c2ae:	2000      	movs	r0, #0
 800c2b0:	2100      	movs	r1, #0
 800c2b2:	e7e9      	b.n	800c288 <__ieee754_atan2+0xe0>
 800c2b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c2b8:	4619      	mov	r1, r3
 800c2ba:	e794      	b.n	800c1e6 <__ieee754_atan2+0x3e>
 800c2bc:	a30e      	add	r3, pc, #56	@ (adr r3, 800c2f8 <__ieee754_atan2+0x150>)
 800c2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c2:	f7f3 ffe1 	bl	8000288 <__aeabi_dsub>
 800c2c6:	4602      	mov	r2, r0
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	a10d      	add	r1, pc, #52	@ (adr r1, 800c300 <__ieee754_atan2+0x158>)
 800c2cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2d0:	f7f3 ffda 	bl	8000288 <__aeabi_dsub>
 800c2d4:	e787      	b.n	800c1e6 <__ieee754_atan2+0x3e>
 800c2d6:	a10a      	add	r1, pc, #40	@ (adr r1, 800c300 <__ieee754_atan2+0x158>)
 800c2d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2dc:	e783      	b.n	800c1e6 <__ieee754_atan2+0x3e>
 800c2de:	a10c      	add	r1, pc, #48	@ (adr r1, 800c310 <__ieee754_atan2+0x168>)
 800c2e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2e4:	e77f      	b.n	800c1e6 <__ieee754_atan2+0x3e>
 800c2e6:	2000      	movs	r0, #0
 800c2e8:	2100      	movs	r1, #0
 800c2ea:	e77c      	b.n	800c1e6 <__ieee754_atan2+0x3e>
 800c2ec:	a10a      	add	r1, pc, #40	@ (adr r1, 800c318 <__ieee754_atan2+0x170>)
 800c2ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2f2:	e778      	b.n	800c1e6 <__ieee754_atan2+0x3e>
 800c2f4:	f3af 8000 	nop.w
 800c2f8:	33145c07 	.word	0x33145c07
 800c2fc:	3ca1a626 	.word	0x3ca1a626
 800c300:	54442d18 	.word	0x54442d18
 800c304:	400921fb 	.word	0x400921fb
 800c308:	54442d18 	.word	0x54442d18
 800c30c:	3ff921fb 	.word	0x3ff921fb
 800c310:	54442d18 	.word	0x54442d18
 800c314:	3fe921fb 	.word	0x3fe921fb
 800c318:	54442d18 	.word	0x54442d18
 800c31c:	bff921fb 	.word	0xbff921fb
 800c320:	0800c938 	.word	0x0800c938
 800c324:	0800c920 	.word	0x0800c920
 800c328:	54442d18 	.word	0x54442d18
 800c32c:	c00921fb 	.word	0xc00921fb
 800c330:	7ff00000 	.word	0x7ff00000

0800c334 <_init>:
 800c334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c336:	bf00      	nop
 800c338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c33a:	bc08      	pop	{r3}
 800c33c:	469e      	mov	lr, r3
 800c33e:	4770      	bx	lr

0800c340 <_fini>:
 800c340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c342:	bf00      	nop
 800c344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c346:	bc08      	pop	{r3}
 800c348:	469e      	mov	lr, r3
 800c34a:	4770      	bx	lr
