{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574735187344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574735187351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 23:26:27 2019 " "Processing started: Mon Nov 25 23:26:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574735187351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735187351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registerFile -c registerFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off registerFile -c registerFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735187351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574735188006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574735188006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile_TB " "Found entity 1: registerFile_TB" {  } { { "registerFile_TB.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574735199084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199084 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(31) " "Verilog HDL information at registerFile.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574735199089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574735199090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registerFile " "Elaborating entity \"registerFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574735199125 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerFile.v(31) " "Verilog HDL Always Construct warning at registerFile.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574735199149 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199149 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199149 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199149 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199149 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199149 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[16\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[17\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[18\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[19\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[20\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[21\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[22\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[23\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[24\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[25\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[26\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[27\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[28\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[29\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[30\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\]\[31\] registerFile.v(40) " "Inferred latch for \"t\[7\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199150 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[16\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[17\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[18\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[19\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[20\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[21\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[22\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[23\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[24\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[25\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[26\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[27\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[28\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[29\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[30\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\]\[31\] registerFile.v(40) " "Inferred latch for \"t\[6\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199151 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[16\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[17\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[18\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[19\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[20\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[21\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[22\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[23\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199152 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[24\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[25\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[26\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[27\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[28\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[29\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[30\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\]\[31\] registerFile.v(40) " "Inferred latch for \"t\[5\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[16\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[17\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[18\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199162 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[19\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[20\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[21\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[22\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[23\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[24\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[25\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[26\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[27\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[28\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[29\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[30\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\]\[31\] registerFile.v(40) " "Inferred latch for \"t\[4\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199163 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[16\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[17\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[18\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[19\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[20\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[21\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[22\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[23\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[24\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[25\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[26\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[27\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[28\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[29\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[30\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\]\[31\] registerFile.v(40) " "Inferred latch for \"t\[3\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199164 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[16\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[17\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[18\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[19\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[20\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[21\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[22\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[23\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[24\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[25\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[26\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[27\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[28\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[29\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[30\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\]\[31\] registerFile.v(40) " "Inferred latch for \"t\[2\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199165 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[16\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[17\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[18\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[19\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[20\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[21\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[22\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[23\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[24\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[25\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[26\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[27\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[28\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[29\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[30\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\]\[31\] registerFile.v(40) " "Inferred latch for \"t\[1\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[0\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[1\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[2\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[3\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[4\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[5\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[6\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[7\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[8\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[9\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199166 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[10\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[11\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[12\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[13\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[14\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[15\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[16\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[17\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[18\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[19\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[20\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[21\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[22\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[23\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[24\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[25\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[26\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[27\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[28\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[29\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[30\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\]\[31\] registerFile.v(40) " "Inferred latch for \"t\[0\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199167 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[16\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[17\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[18\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[19\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[20\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[21\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[22\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[23\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[24\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[25\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[26\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[27\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[28\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[29\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[30\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\]\[31\] registerFile.v(40) " "Inferred latch for \"s\[7\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199168 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[16\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[17\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[18\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[19\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[20\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[21\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[22\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[23\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[24\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[25\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[26\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[27\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[28\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[29\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[30\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\]\[31\] registerFile.v(40) " "Inferred latch for \"s\[6\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199169 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[16\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[17\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[18\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[19\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[20\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[21\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[22\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[23\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[24\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[25\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[26\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[27\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[28\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[29\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[30\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\]\[31\] registerFile.v(40) " "Inferred latch for \"s\[5\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199170 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[16\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[17\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[18\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[19\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[20\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[21\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[22\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[23\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[24\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[25\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[26\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[27\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[28\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[29\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[30\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\]\[31\] registerFile.v(40) " "Inferred latch for \"s\[4\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199171 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[16\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[17\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[18\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[19\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[20\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[21\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[22\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[23\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[24\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[25\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[26\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[27\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[28\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[29\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[30\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\]\[31\] registerFile.v(40) " "Inferred latch for \"s\[3\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199172 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[16\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[17\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[18\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[19\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[20\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[21\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[22\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[23\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[24\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[25\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[26\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[27\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[28\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[29\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[30\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\]\[31\] registerFile.v(40) " "Inferred latch for \"s\[2\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[16\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[17\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199173 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[18\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[19\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[20\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[21\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[22\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[23\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[24\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[25\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[26\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[27\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[28\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[29\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[30\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\]\[31\] registerFile.v(40) " "Inferred latch for \"s\[1\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[0\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[0\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[1\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[1\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[2\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[2\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[3\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[3\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[4\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[4\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[5\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[5\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[6\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[6\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[7\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[7\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[8\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[8\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[9\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[9\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[10\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[10\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[11\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[11\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[12\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[12\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[13\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[13\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[14\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[14\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[15\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[15\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[16\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[16\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[17\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[17\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[18\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[18\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[19\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[19\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[20\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[20\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199174 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[21\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[21\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[22\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[22\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[23\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[23\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[24\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[24\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[25\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[25\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[26\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[26\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[27\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[27\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[28\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[28\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[29\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[29\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[30\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[30\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\]\[31\] registerFile.v(40) " "Inferred latch for \"s\[0\]\[31\]\" at registerFile.v(40)" {  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735199175 "|registerFile"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574735199936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/output_files/registerFile.map.smsg " "Generated suppressed messages file C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/output_files/registerFile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735202584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574735202751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574735202751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1285 " "Implemented 1285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574735202852 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574735202852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1174 " "Implemented 1174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574735202852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574735202852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574735202904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 23:26:42 2019 " "Processing ended: Mon Nov 25 23:26:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574735202904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574735202904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574735202904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574735202904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574735204302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574735204306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 23:26:43 2019 " "Processing started: Mon Nov 25 23:26:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574735204306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574735204306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off registerFile -c registerFile " "Command: quartus_fit --read_settings_files=off --write_settings_files=off registerFile -c registerFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574735204307 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574735204482 ""}
{ "Info" "0" "" "Project  = registerFile" {  } {  } 0 0 "Project  = registerFile" 0 0 "Fitter" 0 0 1574735204482 ""}
{ "Info" "0" "" "Revision = registerFile" {  } {  } 0 0 "Revision = registerFile" 0 0 "Fitter" 0 0 1574735204482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574735204584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574735204584 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "registerFile EP4CGX150DF31I7AD " "Selected device EP4CGX150DF31I7AD for design \"registerFile\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574735204602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574735204658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574735204659 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574735205050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574735205060 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31C7 " "Device EP4CGX150DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574735205401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574735205401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574735205401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574735205401 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574735205401 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574735205405 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574735205405 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574735205405 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574735205405 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574735205405 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574735205405 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574735205408 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "111 111 " "No exact pin location assignment(s) for 111 pins of 111 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574735206787 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "512 " "The Timing Analyzer is analyzing 512 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1574735207135 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "registerFile.sdc " "Synopsys Design Constraints File file not found: 'registerFile.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574735207136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574735207136 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574735207148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574735207148 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574735207150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207258 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207258 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s\[0\]\[0\]~34  " "Automatically promoted node s\[0\]\[0\]~34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s\[1\]\[0\]~33  " "Automatically promoted node s\[1\]\[0\]~33 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s\[2\]\[0\]~32  " "Automatically promoted node s\[2\]\[0\]~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s\[3\]\[0\]~35  " "Automatically promoted node s\[3\]\[0\]~35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s\[4\]\[0\]~31  " "Automatically promoted node s\[4\]\[0\]~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s\[5\]\[0\]~30  " "Automatically promoted node s\[5\]\[0\]~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s\[6\]\[0\]~28  " "Automatically promoted node s\[6\]\[0\]~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s\[7\]\[0\]~29  " "Automatically promoted node s\[7\]\[0\]~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t\[0\]\[0\]~30  " "Automatically promoted node t\[0\]\[0\]~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t\[1\]\[0\]~29  " "Automatically promoted node t\[1\]\[0\]~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t\[2\]\[0\]~28  " "Automatically promoted node t\[2\]\[0\]~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t\[3\]\[0\]~31  " "Automatically promoted node t\[3\]\[0\]~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t\[4\]\[0\]~33  " "Automatically promoted node t\[4\]\[0\]~33 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207259 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t\[5\]\[0\]~32  " "Automatically promoted node t\[5\]\[0\]~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207260 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t\[6\]\[0\]~26  " "Automatically promoted node t\[6\]\[0\]~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207260 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t\[7\]\[1\]~27  " "Automatically promoted node t\[7\]\[1\]~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574735207260 ""}  } { { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 1363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574735207260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574735207614 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574735207614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574735207615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574735207615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574735207617 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574735207617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574735207617 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574735207618 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574735207668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574735207669 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574735207669 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "110 unused 2.5V 46 64 0 " "Number of I/O pins in group: 110 (unused VREF, 2.5V VCCIO, 46 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1574735207674 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1574735207674 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574735207674 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574735207677 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1574735207677 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574735207677 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574735208002 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574735208007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574735211844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574735212108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574735212161 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574735224341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574735224341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574735224746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X82_Y0 X93_Y10 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X82_Y0 to location X93_Y10" {  } { { "loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X82_Y0 to location X93_Y10"} { { 12 { 0 ""} 82 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574735229563 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574735229563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574735232240 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574735232240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574735232243 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574735232434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574735232450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574735232860 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574735232861 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574735233238 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574735233787 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V W15 " "Pin clk uses I/O standard 2.5 V at W15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "registerFile.v" "" { Text "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/registerFile.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574735234432 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1574735234432 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/output_files/registerFile.fit.smsg " "Generated suppressed messages file C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/output_files/registerFile.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574735234542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5856 " "Peak virtual memory: 5856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574735235299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 23:27:15 2019 " "Processing ended: Mon Nov 25 23:27:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574735235299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574735235299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574735235299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574735235299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574735237052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574735237057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 23:27:16 2019 " "Processing started: Mon Nov 25 23:27:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574735237057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574735237057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off registerFile -c registerFile " "Command: quartus_asm --read_settings_files=off --write_settings_files=off registerFile -c registerFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574735237057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574735237517 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574735241019 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574735241183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574735241661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 23:27:21 2019 " "Processing ended: Mon Nov 25 23:27:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574735241661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574735241661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574735241661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574735241661 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574735242289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574735243368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574735243373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 23:27:22 2019 " "Processing started: Mon Nov 25 23:27:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574735243373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574735243373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta registerFile -c registerFile " "Command: quartus_sta registerFile -c registerFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574735243373 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574735243653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574735244081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574735244081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735244134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735244134 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "512 " "The Timing Analyzer is analyzing 512 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574735244657 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "registerFile.sdc " "Synopsys Design Constraints File file not found: 'registerFile.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574735244786 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735244786 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574735244788 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_InReg\[0\] data_InReg\[0\] " "create_clock -period 1.000 -name data_InReg\[0\] data_InReg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574735244788 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574735244788 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574735244795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574735244795 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574735244797 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1574735244853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574735244854 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574735244889 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574735244889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.274 " "Worst-case setup slack is -5.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735244918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735244918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.274            -304.628 clk  " "   -5.274            -304.628 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735244918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735244918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 3.354 " "Worst-case hold slack is 3.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735244924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735244924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.354               0.000 clk  " "    3.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735244924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735244924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574735244929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574735244933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735244937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735244937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.000 clk  " "   -3.000             -99.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735244937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 data_InReg\[0\]  " "   -3.000              -3.000 data_InReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735244937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735244937 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1574735245054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574735245080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574735245531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574735245623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574735245625 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574735245640 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574735245640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.690 " "Worst-case setup slack is -4.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.690            -272.837 clk  " "   -4.690            -272.837 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735245654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.850 " "Worst-case hold slack is 2.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.850               0.000 clk  " "    2.850               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735245666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574735245673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574735245681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.000 clk  " "   -3.000             -99.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 data_InReg\[0\]  " "   -3.000              -3.000 data_InReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735245689 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1574735245748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574735245865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574735245869 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574735245869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.927 " "Worst-case setup slack is -1.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927            -108.415 clk  " "   -1.927            -108.415 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735245876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.577 " "Worst-case hold slack is 1.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.577               0.000 clk  " "    1.577               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735245887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735245887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574735245912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574735246033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735246040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735246040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.780 clk  " "   -3.000             -71.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735246040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.371 data_InReg\[0\]  " "   -3.000             -13.371 data_InReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574735246040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574735246040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574735246671 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574735246674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574735246778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 23:27:26 2019 " "Processing ended: Mon Nov 25 23:27:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574735246778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574735246778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574735246778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574735246778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1574735248723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574735248735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 23:27:28 2019 " "Processing started: Mon Nov 25 23:27:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574735248735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574735248735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off registerFile -c registerFile " "Command: quartus_eda --read_settings_files=off --write_settings_files=off registerFile -c registerFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574735248735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1574735249524 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registerFile_7_1200mv_100c_slow.vo C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/ simulation " "Generated file registerFile_7_1200mv_100c_slow.vo in folder \"C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574735249953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registerFile_7_1200mv_-40c_slow.vo C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/ simulation " "Generated file registerFile_7_1200mv_-40c_slow.vo in folder \"C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574735250231 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registerFile_min_1200mv_-40c_fast.vo C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/ simulation " "Generated file registerFile_min_1200mv_-40c_fast.vo in folder \"C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574735250522 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registerFile.vo C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/ simulation " "Generated file registerFile.vo in folder \"C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574735250805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registerFile_7_1200mv_100c_v_slow.sdo C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/ simulation " "Generated file registerFile_7_1200mv_100c_v_slow.sdo in folder \"C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574735251112 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registerFile_7_1200mv_-40c_v_slow.sdo C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/ simulation " "Generated file registerFile_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574735251525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registerFile_min_1200mv_-40c_v_fast.sdo C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/ simulation " "Generated file registerFile_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574735251853 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registerFile_v.sdo C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/ simulation " "Generated file registerFile_v.sdo in folder \"C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574735252202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574735252270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 23:27:32 2019 " "Processing ended: Mon Nov 25 23:27:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574735252270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574735252270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574735252270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574735252270 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574735252924 ""}
