sv xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/ip_0/sim/versal_cips_ps_vip_0.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_1_sim.v" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/sim/bd_70da_pspmc_0_0.v" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/sim/bd_70da.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/sim/design_1_versal_cips_0_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/noc_nmu_v1_0_vl_rfs.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_S02_AXI_nmu_0_top.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/NOC_NMU512_SPP.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_S02_AXI_nmu_0.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_1/sim/bd_8be5_const_0_0.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_S00_AXI_nmu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_S00_AXI_nmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_S03_AXI_nmu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_S03_AXI_nmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_S01_AXI_nmu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_S01_AXI_nmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8be5_M03_AXI_nsu_0_top.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/NOC_NSU512_SPP.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8be5_M03_AXI_nsu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_6/hdl/bfm/bd_8be5_M00_AXI_nsu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_6/hdl/bfm/bd_8be5_M00_AXI_nsu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/hdl/bfm/bd_8be5_M02_AXI_nsu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/hdl/bfm/bd_8be5_M02_AXI_nsu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_8/hdl/bfm/bd_8be5_M01_AXI_nsu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_8/hdl/bfm/bd_8be5_M01_AXI_nsu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/rtl/bd_8be5_MC0_ddrc_0_phy_wrapper.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/bd_8be5_MC0_ddrc_0_phy_ddr_responder.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/noc_mc_lpddr4_v1_0_phy_xiphy_behav_lp.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/noc_mc_lpddr4_v1_0_dc_lp.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/noc_mc_lpddr4_v1_0_ddrmc_wdb.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/noc_mc_lpddr4_v1_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model/lpddr4_model.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model/lpddr4_model_wrapper.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/bfm/bd_8be5_MC0_ddrc_0_phy.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/hdl/rtl/bd_8be5_MC0_ddrc_0_wrapper.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/hdl/rtl/bd_8be5_MC0_ddrc_0.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/sim/bd_8be5.v" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/sim/design_1_axi_noc_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_structure.v" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_Synchronizer3.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/sim/design_1_clk_wizard_0_0.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram128/sim/fpga_bram128.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" --include "../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" \
"../../../bd/design_1/ipshared/763c/src/bit24_booth_wallace.v" \
"../../../bd/design_1/ipshared/763c/src/fsm.v" \
"../../../bd/design_1/ipshared/763c/src/lmring.v" \
"../../../bd/design_1/ipshared/763c/src/nbit_csa.v" \
"../../../bd/design_1/ipshared/763c/src/nbit_ndepth_queue.v" \
"../../../bd/design_1/ipshared/763c/src/nbit_register.v" \
"../../../bd/design_1/ipshared/763c/src/stage1.v" \
"../../../bd/design_1/ipshared/763c/src/stage2.v" \
"../../../bd/design_1/ipshared/763c/src/stage3.v" \
"../../../bd/design_1/ipshared/763c/src/stage4.v" \
"../../../bd/design_1/ipshared/763c/src/stage5.v" \
"../../../bd/design_1/ipshared/763c/src/unit.v" \
"../../../bd/design_1/ipshared/763c/src/emax6.v" \
"../../../bd/design_1/ip/design_1_emax6_0_0/sim/design_1_emax6_0_0.v" \
"../../../bd/design_1/ip/design_1_emax6_1_0/sim/design_1_emax6_1_0.v" \
"../../../bd/design_1/ip/design_1_emax6_2_0/sim/design_1_emax6_2_0.v" \
"../../../bd/design_1/ip/design_1_emax6_3_0/sim/design_1_emax6_3_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
