;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 2
	DJN -1, @-20
	SUB 0, 2
	ADD 30, 4
	SPL 0, <-7
	SPL 0, <-7
	CMP @121, 106
	CMP 8, -24
	SUB @-20, @0
	DAT #12, <10
	JMZ 0, <2
	JMZ 270, 5
	CMP 270, <560
	SUB 270, <560
	SLT @723, 10
	DAT #12, <120
	DAT <12, <200
	JMP 0, <-7
	SUB -207, <-120
	DAT #-127, #100
	SLT 382, @-610
	CMP 270, 5
	SUB -207, <-120
	ADD 30, 4
	SLT 0, @2
	ADD 0, @2
	DAT #130, #9
	ADD 30, 4
	SUB @-129, 100
	CMP 270, 5
	DAT <972, #-1
	DAT #130, #9
	JMZ 300, 90
	DAT #-207, #-120
	JMP 0, <2
	JMZ -209, @-120
	SPL 270, 5
	DAT #12, <120
	SPL 0, <-7
	SPL 0, <-7
	SPL 0, <-7
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SUB 0, 2
