// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    //// Replace this comment with your code.
    DMux8Way(in= load, sel= address[0..2], a= out1, b= out2, c= out3, d= out4, e= out5, f= out6, g= out7, h= out8);
    RAM64(in= in, load= out1, address= address[3..8], out= outR1);
    RAM64(in= in, load= out2, address= address[3..8], out= outR2);
    RAM64(in= in, load= out3, address= address[3..8], out= outR3);
    RAM64(in= in, load= out4, address= address[3..8], out= outR4);
    RAM64(in= in, load= out5, address= address[3..8], out= outR5);
    RAM64(in= in, load= out6, address= address[3..8], out= outR6);
    RAM64(in= in, load= out7, address= address[3..8], out= outR7);
    RAM64(in= in, load= out8, address= address[3..8], out= outR8);
    Mux8Way16(a= outR1, b= outR2, c= outR3, d= outR4, e= outR5, f= outR6, g= outR7, h= outR8, sel= address[0..2], out= out);
}