{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 11:12:02 2021 " "Info: Processing started: Thu Mar 25 11:12:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[0\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[0\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[1\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[1\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[2\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[2\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[3\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[3\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[4\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[4\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[5\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[5\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[6\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[6\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[7\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[7\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[30\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[30\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[31\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[31\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[28\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[28\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[29\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[29\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[26\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[26\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[27\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[27\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[24\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[24\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[0\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[1\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[2\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[3\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[4\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[5\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[5\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[6\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[6\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[7\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[7\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[25\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[25\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[22\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[22\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[30\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[30\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[23\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[23\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[20\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[20\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[31\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[31\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[28\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[28\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[29\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[29\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[26\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[26\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[18\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[18\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[1\] " "Warning: Node \"loadsize:loadsize\|saida\[1\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[2\] " "Warning: Node \"loadsize:loadsize\|saida\[2\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[3\] " "Warning: Node \"loadsize:loadsize\|saida\[3\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[4\] " "Warning: Node \"loadsize:loadsize\|saida\[4\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[5\] " "Warning: Node \"loadsize:loadsize\|saida\[5\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[6\] " "Warning: Node \"loadsize:loadsize\|saida\[6\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[7\] " "Warning: Node \"loadsize:loadsize\|saida\[7\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[27\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[27\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[24\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[24\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[19\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[19\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[16\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[16\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[0\] " "Warning: Node \"loadsize:loadsize\|saida\[0\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[30\] " "Warning: Node \"loadsize:loadsize\|saida\[30\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[25\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[25\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[22\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[22\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[17\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[17\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[14\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[14\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[31\] " "Warning: Node \"loadsize:loadsize\|saida\[31\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[28\] " "Warning: Node \"loadsize:loadsize\|saida\[28\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[29\] " "Warning: Node \"loadsize:loadsize\|saida\[29\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[26\] " "Warning: Node \"loadsize:loadsize\|saida\[26\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[23\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[23\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[20\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[20\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[15\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[15\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[12\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[12\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[8\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[8\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[9\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[9\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[10\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[10\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[11\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[11\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[12\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[12\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[13\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[13\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[14\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[14\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[15\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[15\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[27\] " "Warning: Node \"loadsize:loadsize\|saida\[27\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[24\] " "Warning: Node \"loadsize:loadsize\|saida\[24\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[21\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[21\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[18\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[18\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[13\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[13\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[10\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[10\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[25\] " "Warning: Node \"loadsize:loadsize\|saida\[25\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[22\] " "Warning: Node \"loadsize:loadsize\|saida\[22\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[19\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[19\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[16\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[16\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[11\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[11\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[8\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[8\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[23\] " "Warning: Node \"loadsize:loadsize\|saida\[23\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[20\] " "Warning: Node \"loadsize:loadsize\|saida\[20\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[17\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[17\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[9\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[9\]\" is a latch" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[8\] " "Warning: Node \"loadsize:loadsize\|saida\[8\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[9\] " "Warning: Node \"loadsize:loadsize\|saida\[9\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[10\] " "Warning: Node \"loadsize:loadsize\|saida\[10\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[11\] " "Warning: Node \"loadsize:loadsize\|saida\[11\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[12\] " "Warning: Node \"loadsize:loadsize\|saida\[12\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[13\] " "Warning: Node \"loadsize:loadsize\|saida\[13\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[14\] " "Warning: Node \"loadsize:loadsize\|saida\[14\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[15\] " "Warning: Node \"loadsize:loadsize\|saida\[15\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[21\] " "Warning: Node \"loadsize:loadsize\|saida\[21\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[18\] " "Warning: Node \"loadsize:loadsize\|saida\[18\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[19\] " "Warning: Node \"loadsize:loadsize\|saida\[19\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[16\] " "Warning: Node \"loadsize:loadsize\|saida\[16\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[17\] " "Warning: Node \"loadsize:loadsize\|saida\[17\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|Equal0~0 " "Info: Detected gated clock \"loadsize:loadsize\|Equal0~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|saida\[7\]~0 " "Info: Detected gated clock \"loadsize:loadsize\|saida\[7\]~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|saida\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegDest:MuxRegDest\|Mux5~0 " "Info: Detected gated clock \"MuxRegDest:MuxRegDest\|Mux5~0\" as buffer" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegDest:MuxRegDest\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[0\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[3\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegData:MuxRegData\|Mux32~0 " "Info: Detected gated clock \"MuxRegData:MuxRegData\|Mux32~0\" as buffer" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegData:MuxRegData\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|PCSource\[0\] " "Info: Detected ripple clock \"Controle:Controle\|PCSource\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|PCSource\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|PCSource\[1\] " "Info: Detected ripple clock \"Controle:Controle\|PCSource\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|PCSource\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|PCSource\[2\] " "Info: Detected ripple clock \"Controle:Controle\|PCSource\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|PCSource\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxPCSource:MuxPCSource\|Mux32~0 " "Info: Detected gated clock \"MuxPCSource:MuxPCSource\|Mux32~0\" as buffer" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxPCSource:MuxPCSource\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcB:MuxALUSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcB:MuxALUSrcB\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcB:MuxALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[2\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] register Banco_reg:banco_registradores\|Cluster\[30\]\[0\] 68.05 MHz 14.696 ns Internal " "Info: Clock \"clock\" has Internal fmax of 68.05 MHz between source register \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\]\" and destination register \"Banco_reg:banco_registradores\|Cluster\[30\]\[0\]\" (period= 14.696 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.231 ns + Longest register register " "Info: + Longest register to register delay is 3.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] 1 REG LCCOMB_X19_Y11_N0 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 34; REG Node = 'MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDest:MuxRegDest|MuxRegDestOut[2] } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.357 ns) 1.358 ns Banco_reg:banco_registradores\|Decoder0~19 2 COMB LCCOMB_X22_Y15_N10 32 " "Info: 2: + IC(1.001 ns) + CELL(0.357 ns) = 1.358 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 32; COMB Node = 'Banco_reg:banco_registradores\|Decoder0~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[2] Banco_reg:banco_registradores|Decoder0~19 } "NODE_NAME" } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.746 ns) 3.231 ns Banco_reg:banco_registradores\|Cluster\[30\]\[0\] 3 REG LCFF_X19_Y10_N17 2 " "Info: 3: + IC(1.127 ns) + CELL(0.746 ns) = 3.231 ns; Loc. = LCFF_X19_Y10_N17; Fanout = 2; REG Node = 'Banco_reg:banco_registradores\|Cluster\[30\]\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { Banco_reg:banco_registradores|Decoder0~19 Banco_reg:banco_registradores|Cluster[30][0] } "NODE_NAME" } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 34.14 % ) " "Info: Total cell delay = 1.103 ns ( 34.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 65.86 % ) " "Info: Total interconnect delay = 2.128 ns ( 65.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[2] Banco_reg:banco_registradores|Decoder0~19 Banco_reg:banco_registradores|Cluster[30][0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[2] {} Banco_reg:banco_registradores|Decoder0~19 {} Banco_reg:banco_registradores|Cluster[30][0] {} } { 0.000ns 1.001ns 1.127ns } { 0.000ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.027 ns - Smallest " "Info: - Smallest clock skew is -4.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.465 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1426 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns Banco_reg:banco_registradores\|Cluster\[30\]\[0\] 3 REG LCFF_X19_Y10_N17 2 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X19_Y10_N17; Fanout = 2; REG Node = 'Banco_reg:banco_registradores\|Cluster\[30\]\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl Banco_reg:banco_registradores|Cluster[30][0] } "NODE_NAME" } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Banco_reg:banco_registradores|Cluster[30][0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:banco_registradores|Cluster[30][0] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.492 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.712 ns) 2.604 ns Controle:Controle\|RegDest\[1\] 2 REG LCFF_X13_Y10_N25 6 " "Info: 2: + IC(1.038 ns) + CELL(0.712 ns) = 2.604 ns; Loc. = LCFF_X13_Y10_N25; Fanout = 6; REG Node = 'Controle:Controle\|RegDest\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { clock Controle:Controle|RegDest[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.228 ns) 3.654 ns MuxRegDest:MuxRegDest\|Mux5~0 3 COMB LCCOMB_X17_Y11_N12 1 " "Info: 3: + IC(0.822 ns) + CELL(0.228 ns) = 3.654 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest\|Mux5~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { Controle:Controle|RegDest[1] MuxRegDest:MuxRegDest|Mux5~0 } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.000 ns) 5.429 ns MuxRegDest:MuxRegDest\|Mux5~0clkctrl 4 COMB CLKCTRL_G9 5 " "Info: 4: + IC(1.775 ns) + CELL(0.000 ns) = 5.429 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'MuxRegDest:MuxRegDest\|Mux5~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.154 ns) 6.492 ns MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] 5 REG LCCOMB_X19_Y11_N0 34 " "Info: 5: + IC(0.909 ns) + CELL(0.154 ns) = 6.492 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 34; REG Node = 'MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[2] } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.948 ns ( 30.01 % ) " "Info: Total cell delay = 1.948 ns ( 30.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.544 ns ( 69.99 % ) " "Info: Total interconnect delay = 4.544 ns ( 69.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clock Controle:Controle|RegDest[1] MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clock {} clock~combout {} Controle:Controle|RegDest[1] {} MuxRegDest:MuxRegDest|Mux5~0 {} MuxRegDest:MuxRegDest|Mux5~0clkctrl {} MuxRegDest:MuxRegDest|MuxRegDestOut[2] {} } { 0.000ns 0.000ns 1.038ns 0.822ns 1.775ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Banco_reg:banco_registradores|Cluster[30][0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:banco_registradores|Cluster[30][0] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clock Controle:Controle|RegDest[1] MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clock {} clock~combout {} Controle:Controle|RegDest[1] {} MuxRegDest:MuxRegDest|Mux5~0 {} MuxRegDest:MuxRegDest|Mux5~0clkctrl {} MuxRegDest:MuxRegDest|MuxRegDestOut[2] {} } { 0.000ns 0.000ns 1.038ns 0.822ns 1.775ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[2] Banco_reg:banco_registradores|Decoder0~19 Banco_reg:banco_registradores|Cluster[30][0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[2] {} Banco_reg:banco_registradores|Decoder0~19 {} Banco_reg:banco_registradores|Cluster[30][0] {} } { 0.000ns 1.001ns 1.127ns } { 0.000ns 0.357ns 0.746ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Banco_reg:banco_registradores|Cluster[30][0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:banco_registradores|Cluster[30][0] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clock Controle:Controle|RegDest[1] MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clock {} clock~combout {} Controle:Controle|RegDest[1] {} MuxRegDest:MuxRegDest|Mux5~0 {} MuxRegDest:MuxRegDest|Mux5~0clkctrl {} MuxRegDest:MuxRegDest|MuxRegDestOut[2] {} } { 0.000ns 0.000ns 1.038ns 0.822ns 1.775ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.154ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:PC\|Saida\[21\] MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\] clock 3.085 ns " "Info: Found hold time violation between source  pin or register \"Registrador:PC\|Saida\[21\]\" and destination pin or register \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\]\" for clock \"clock\" (Hold time is 3.085 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.857 ns + Largest " "Info: + Largest clock skew is 3.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.314 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.712 ns) 2.710 ns Controle:Controle\|PCSource\[1\] 2 REG LCFF_X6_Y11_N15 33 " "Info: 2: + IC(1.144 ns) + CELL(0.712 ns) = 2.710 ns; Loc. = LCFF_X6_Y11_N15; Fanout = 33; REG Node = 'Controle:Controle\|PCSource\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { clock Controle:Controle|PCSource[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.366 ns) 3.659 ns MuxPCSource:MuxPCSource\|Mux32~0 3 COMB LCCOMB_X7_Y11_N2 1 " "Info: 3: + IC(0.583 ns) + CELL(0.366 ns) = 3.659 ns; Loc. = LCCOMB_X7_Y11_N2; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { Controle:Controle|PCSource[1] MuxPCSource:MuxPCSource|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.000 ns) 5.172 ns MuxPCSource:MuxPCSource\|Mux32~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(1.513 ns) + CELL(0.000 ns) = 5.172 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxPCSource:MuxPCSource\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { MuxPCSource:MuxPCSource|Mux32~0 MuxPCSource:MuxPCSource|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.228 ns) 6.314 ns MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\] 5 REG LCCOMB_X15_Y16_N18 1 " "Info: 5: + IC(0.914 ns) + CELL(0.228 ns) = 6.314 ns; Loc. = LCCOMB_X15_Y16_N18; Fanout = 1; REG Node = 'MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { MuxPCSource:MuxPCSource|Mux32~0clkctrl MuxPCSource:MuxPCSource|MuxPCSourceOut[21] } "NODE_NAME" } } { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.160 ns ( 34.21 % ) " "Info: Total cell delay = 2.160 ns ( 34.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.154 ns ( 65.79 % ) " "Info: Total interconnect delay = 4.154 ns ( 65.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.314 ns" { clock Controle:Controle|PCSource[1] MuxPCSource:MuxPCSource|Mux32~0 MuxPCSource:MuxPCSource|Mux32~0clkctrl MuxPCSource:MuxPCSource|MuxPCSourceOut[21] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.314 ns" { clock {} clock~combout {} Controle:Controle|PCSource[1] {} MuxPCSource:MuxPCSource|Mux32~0 {} MuxPCSource:MuxPCSource|Mux32~0clkctrl {} MuxPCSource:MuxPCSource|MuxPCSourceOut[21] {} } { 0.000ns 0.000ns 1.144ns 0.583ns 1.513ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.457 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1426 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 2.457 ns Registrador:PC\|Saida\[21\] 3 REG LCFF_X15_Y16_N19 3 " "Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.457 ns; Loc. = LCFF_X15_Y16_N19; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[21\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock~clkctrl Registrador:PC|Saida[21] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.91 % ) " "Info: Total cell delay = 1.472 ns ( 59.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 40.09 % ) " "Info: Total interconnect delay = 0.985 ns ( 40.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clock clock~clkctrl Registrador:PC|Saida[21] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[21] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.314 ns" { clock Controle:Controle|PCSource[1] MuxPCSource:MuxPCSource|Mux32~0 MuxPCSource:MuxPCSource|Mux32~0clkctrl MuxPCSource:MuxPCSource|MuxPCSourceOut[21] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.314 ns" { clock {} clock~combout {} Controle:Controle|PCSource[1] {} MuxPCSource:MuxPCSource|Mux32~0 {} MuxPCSource:MuxPCSource|Mux32~0clkctrl {} MuxPCSource:MuxPCSource|MuxPCSourceOut[21] {} } { 0.000ns 0.000ns 1.144ns 0.583ns 1.513ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.228ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clock clock~clkctrl Registrador:PC|Saida[21] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[21] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.678 ns - Shortest register register " "Info: - Shortest register to register delay is 0.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[21\] 1 REG LCFF_X15_Y16_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y16_N19; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[21\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[21] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.053 ns) 0.428 ns MuxPCSource:MuxPCSource\|Mux21~1 2 COMB LCCOMB_X15_Y16_N10 1 " "Info: 2: + IC(0.375 ns) + CELL(0.053 ns) = 0.428 ns; Loc. = LCCOMB_X15_Y16_N10; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource\|Mux21~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { Registrador:PC|Saida[21] MuxPCSource:MuxPCSource|Mux21~1 } "NODE_NAME" } } { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 0.678 ns MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\] 3 REG LCCOMB_X15_Y16_N18 1 " "Info: 3: + IC(0.197 ns) + CELL(0.053 ns) = 0.678 ns; Loc. = LCCOMB_X15_Y16_N18; Fanout = 1; REG Node = 'MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { MuxPCSource:MuxPCSource|Mux21~1 MuxPCSource:MuxPCSource|MuxPCSourceOut[21] } "NODE_NAME" } } { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 15.63 % ) " "Info: Total cell delay = 0.106 ns ( 15.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.572 ns ( 84.37 % ) " "Info: Total interconnect delay = 0.572 ns ( 84.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { Registrador:PC|Saida[21] MuxPCSource:MuxPCSource|Mux21~1 MuxPCSource:MuxPCSource|MuxPCSourceOut[21] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.678 ns" { Registrador:PC|Saida[21] {} MuxPCSource:MuxPCSource|Mux21~1 {} MuxPCSource:MuxPCSource|MuxPCSourceOut[21] {} } { 0.000ns 0.375ns 0.197ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.314 ns" { clock Controle:Controle|PCSource[1] MuxPCSource:MuxPCSource|Mux32~0 MuxPCSource:MuxPCSource|Mux32~0clkctrl MuxPCSource:MuxPCSource|MuxPCSourceOut[21] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.314 ns" { clock {} clock~combout {} Controle:Controle|PCSource[1] {} MuxPCSource:MuxPCSource|Mux32~0 {} MuxPCSource:MuxPCSource|Mux32~0clkctrl {} MuxPCSource:MuxPCSource|MuxPCSourceOut[21] {} } { 0.000ns 0.000ns 1.144ns 0.583ns 1.513ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.228ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clock clock~clkctrl Registrador:PC|Saida[21] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[21] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { Registrador:PC|Saida[21] MuxPCSource:MuxPCSource|Mux21~1 MuxPCSource:MuxPCSource|MuxPCSourceOut[21] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.678 ns" { Registrador:PC|Saida[21] {} MuxPCSource:MuxPCSource|Mux21~1 {} MuxPCSource:MuxPCSource|MuxPCSourceOut[21] {} } { 0.000ns 0.375ns 0.197ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RegDesloc:registrador_deslocamento\|n_shift\[2\] reset clock 5.611 ns register " "Info: tsu for register \"RegDesloc:registrador_deslocamento\|n_shift\[2\]\" (data pin = \"reset\", clock pin = \"clock\") is 5.611 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.008 ns + Longest pin register " "Info: + Longest pin to register delay is 8.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 57 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 57; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.106 ns) + CELL(0.366 ns) 6.346 ns RegDesloc:registrador_deslocamento\|n_shift\[4\]~1 2 COMB LCCOMB_X11_Y15_N30 5 " "Info: 2: + IC(5.106 ns) + CELL(0.366 ns) = 6.346 ns; Loc. = LCCOMB_X11_Y15_N30; Fanout = 5; COMB Node = 'RegDesloc:registrador_deslocamento\|n_shift\[4\]~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { reset RegDesloc:registrador_deslocamento|n_shift[4]~1 } "NODE_NAME" } } { "ProvidedComponents/RegDesloc.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.746 ns) 8.008 ns RegDesloc:registrador_deslocamento\|n_shift\[2\] 3 REG LCFF_X11_Y21_N15 132 " "Info: 3: + IC(0.916 ns) + CELL(0.746 ns) = 8.008 ns; Loc. = LCFF_X11_Y21_N15; Fanout = 132; REG Node = 'RegDesloc:registrador_deslocamento\|n_shift\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { RegDesloc:registrador_deslocamento|n_shift[4]~1 RegDesloc:registrador_deslocamento|n_shift[2] } "NODE_NAME" } } { "ProvidedComponents/RegDesloc.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.986 ns ( 24.80 % ) " "Info: Total cell delay = 1.986 ns ( 24.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.022 ns ( 75.20 % ) " "Info: Total interconnect delay = 6.022 ns ( 75.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.008 ns" { reset RegDesloc:registrador_deslocamento|n_shift[4]~1 RegDesloc:registrador_deslocamento|n_shift[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "8.008 ns" { reset {} reset~combout {} RegDesloc:registrador_deslocamento|n_shift[4]~1 {} RegDesloc:registrador_deslocamento|n_shift[2] {} } { 0.000ns 0.000ns 5.106ns 0.916ns } { 0.000ns 0.874ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ProvidedComponents/RegDesloc.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd" 103 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.487 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1426 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns RegDesloc:registrador_deslocamento\|n_shift\[2\] 3 REG LCFF_X11_Y21_N15 132 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X11_Y21_N15; Fanout = 132; REG Node = 'RegDesloc:registrador_deslocamento\|n_shift\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl RegDesloc:registrador_deslocamento|n_shift[2] } "NODE_NAME" } } { "ProvidedComponents/RegDesloc.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl RegDesloc:registrador_deslocamento|n_shift[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} RegDesloc:registrador_deslocamento|n_shift[2] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.008 ns" { reset RegDesloc:registrador_deslocamento|n_shift[4]~1 RegDesloc:registrador_deslocamento|n_shift[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "8.008 ns" { reset {} reset~combout {} RegDesloc:registrador_deslocamento|n_shift[4]~1 {} RegDesloc:registrador_deslocamento|n_shift[2] {} } { 0.000ns 0.000ns 5.106ns 0.916ns } { 0.000ns 0.874ns 0.366ns 0.746ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl RegDesloc:registrador_deslocamento|n_shift[2] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} RegDesloc:registrador_deslocamento|n_shift[2] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[24\] MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] 15.846 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[24\]\" through register \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]\" is 15.846 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.490 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.712 ns) 2.588 ns Controle:Controle\|ALUSrcB\[0\] 2 REG LCFF_X6_Y10_N29 35 " "Info: 2: + IC(1.022 ns) + CELL(0.712 ns) = 2.588 ns; Loc. = LCFF_X6_Y10_N29; Fanout = 35; REG Node = 'Controle:Controle\|ALUSrcB\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { clock Controle:Controle|ALUSrcB[0] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.225 ns) 3.364 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0 3 COMB LCCOMB_X5_Y11_N20 1 " "Info: 3: + IC(0.551 ns) + CELL(0.225 ns) = 3.364 ns; Loc. = LCCOMB_X5_Y11_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { Controle:Controle|ALUSrcB[0] MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.000 ns) 4.536 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G0 32 " "Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 4.536 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.053 ns) 5.490 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] 5 REG LCCOMB_X15_Y7_N10 6 " "Info: 5: + IC(0.901 ns) + CELL(0.053 ns) = 5.490 ns; Loc. = LCCOMB_X15_Y7_N10; Fanout = 6; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 33.59 % ) " "Info: Total cell delay = 1.844 ns ( 33.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.646 ns ( 66.41 % ) " "Info: Total interconnect delay = 3.646 ns ( 66.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.490 ns" { clock Controle:Controle|ALUSrcB[0] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.490 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[0] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} } { 0.000ns 0.000ns 1.022ns 0.551ns 1.172ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.356 ns + Longest register pin " "Info: + Longest register to pin delay is 10.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] 1 REG LCCOMB_X15_Y7_N10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y7_N10; Fanout = 6; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.228 ns) 0.607 ns Ula32:Alu\|carry_temp\[1\]~6 2 COMB LCCOMB_X15_Y7_N20 1 " "Info: 2: + IC(0.379 ns) + CELL(0.228 ns) = 0.607 ns; Loc. = LCCOMB_X15_Y7_N20; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~6'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] Ula32:Alu|carry_temp[1]~6 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 0.869 ns Ula32:Alu\|carry_temp\[1\]~0 3 COMB LCCOMB_X15_Y7_N14 4 " "Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.869 ns; Loc. = LCCOMB_X15_Y7_N14; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:Alu|carry_temp[1]~6 Ula32:Alu|carry_temp[1]~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 1.143 ns Ula32:Alu\|carry_temp\[3\]~55 4 COMB LCCOMB_X15_Y7_N16 4 " "Info: 4: + IC(0.221 ns) + CELL(0.053 ns) = 1.143 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~55'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:Alu|carry_temp[1]~0 Ula32:Alu|carry_temp[3]~55 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.053 ns) 1.513 ns Ula32:Alu\|carry_temp\[5\]~51 5 COMB LCCOMB_X14_Y7_N4 4 " "Info: 5: + IC(0.317 ns) + CELL(0.053 ns) = 1.513 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~51'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.370 ns" { Ula32:Alu|carry_temp[3]~55 Ula32:Alu|carry_temp[5]~51 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 1.776 ns Ula32:Alu\|carry_temp\[7\]~47 6 COMB LCCOMB_X14_Y7_N16 4 " "Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 1.776 ns; Loc. = LCCOMB_X14_Y7_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~47'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:Alu|carry_temp[5]~51 Ula32:Alu|carry_temp[7]~47 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.047 ns Ula32:Alu\|carry_temp\[9\]~43 7 COMB LCCOMB_X14_Y7_N28 4 " "Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 2.047 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~43'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:Alu|carry_temp[7]~47 Ula32:Alu|carry_temp[9]~43 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 2.474 ns Ula32:Alu\|carry_temp\[11\]~39 8 COMB LCCOMB_X14_Y7_N8 4 " "Info: 8: + IC(0.374 ns) + CELL(0.053 ns) = 2.474 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~39'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:Alu|carry_temp[9]~43 Ula32:Alu|carry_temp[11]~39 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 2.837 ns Ula32:Alu\|carry_temp\[13\]~35 9 COMB LCCOMB_X14_Y7_N20 4 " "Info: 9: + IC(0.310 ns) + CELL(0.053 ns) = 2.837 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~35'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Ula32:Alu|carry_temp[11]~39 Ula32:Alu|carry_temp[13]~35 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 3.111 ns Ula32:Alu\|carry_temp\[15\]~31 10 COMB LCCOMB_X14_Y7_N0 4 " "Info: 10: + IC(0.221 ns) + CELL(0.053 ns) = 3.111 ns; Loc. = LCCOMB_X14_Y7_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~31'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:Alu|carry_temp[13]~35 Ula32:Alu|carry_temp[15]~31 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.053 ns) 3.769 ns Ula32:Alu\|carry_temp\[17\]~27 11 COMB LCCOMB_X15_Y11_N20 4 " "Info: 11: + IC(0.605 ns) + CELL(0.053 ns) = 3.769 ns; Loc. = LCCOMB_X15_Y11_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~27'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { Ula32:Alu|carry_temp[15]~31 Ula32:Alu|carry_temp[17]~27 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.043 ns Ula32:Alu\|carry_temp\[19\]~23 12 COMB LCCOMB_X15_Y11_N0 4 " "Info: 12: + IC(0.221 ns) + CELL(0.053 ns) = 4.043 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~23'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:Alu|carry_temp[17]~27 Ula32:Alu|carry_temp[19]~23 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.320 ns Ula32:Alu\|carry_temp\[21\]~19 13 COMB LCCOMB_X15_Y11_N12 4 " "Info: 13: + IC(0.224 ns) + CELL(0.053 ns) = 4.320 ns; Loc. = LCCOMB_X15_Y11_N12; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:Alu|carry_temp[19]~23 Ula32:Alu|carry_temp[21]~19 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.053 ns) 4.757 ns Ula32:Alu\|carry_temp\[23\]~15 14 COMB LCCOMB_X15_Y11_N24 4 " "Info: 14: + IC(0.384 ns) + CELL(0.053 ns) = 4.757 ns; Loc. = LCCOMB_X15_Y11_N24; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~15'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.437 ns" { Ula32:Alu|carry_temp[21]~19 Ula32:Alu|carry_temp[23]~15 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.053 ns) 5.592 ns Ula32:Alu\|Mux7~0 15 COMB LCCOMB_X14_Y12_N4 3 " "Info: 15: + IC(0.782 ns) + CELL(0.053 ns) = 5.592 ns; Loc. = LCCOMB_X14_Y12_N4; Fanout = 3; COMB Node = 'Ula32:Alu\|Mux7~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { Ula32:Alu|carry_temp[23]~15 Ula32:Alu|Mux7~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.620 ns) + CELL(2.144 ns) 10.356 ns AluResult\[24\] 16 PIN PIN_K3 0 " "Info: 16: + IC(2.620 ns) + CELL(2.144 ns) = 10.356 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'AluResult\[24\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.764 ns" { Ula32:Alu|Mux7~0 AluResult[24] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.061 ns ( 29.56 % ) " "Info: Total cell delay = 3.061 ns ( 29.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.295 ns ( 70.44 % ) " "Info: Total interconnect delay = 7.295 ns ( 70.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.356 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] Ula32:Alu|carry_temp[1]~6 Ula32:Alu|carry_temp[1]~0 Ula32:Alu|carry_temp[3]~55 Ula32:Alu|carry_temp[5]~51 Ula32:Alu|carry_temp[7]~47 Ula32:Alu|carry_temp[9]~43 Ula32:Alu|carry_temp[11]~39 Ula32:Alu|carry_temp[13]~35 Ula32:Alu|carry_temp[15]~31 Ula32:Alu|carry_temp[17]~27 Ula32:Alu|carry_temp[19]~23 Ula32:Alu|carry_temp[21]~19 Ula32:Alu|carry_temp[23]~15 Ula32:Alu|Mux7~0 AluResult[24] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.356 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} Ula32:Alu|carry_temp[1]~6 {} Ula32:Alu|carry_temp[1]~0 {} Ula32:Alu|carry_temp[3]~55 {} Ula32:Alu|carry_temp[5]~51 {} Ula32:Alu|carry_temp[7]~47 {} Ula32:Alu|carry_temp[9]~43 {} Ula32:Alu|carry_temp[11]~39 {} Ula32:Alu|carry_temp[13]~35 {} Ula32:Alu|carry_temp[15]~31 {} Ula32:Alu|carry_temp[17]~27 {} Ula32:Alu|carry_temp[19]~23 {} Ula32:Alu|carry_temp[21]~19 {} Ula32:Alu|carry_temp[23]~15 {} Ula32:Alu|Mux7~0 {} AluResult[24] {} } { 0.000ns 0.379ns 0.209ns 0.221ns 0.317ns 0.210ns 0.218ns 0.374ns 0.310ns 0.221ns 0.605ns 0.221ns 0.224ns 0.384ns 0.782ns 2.620ns } { 0.000ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.490 ns" { clock Controle:Controle|ALUSrcB[0] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.490 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[0] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} } { 0.000ns 0.000ns 1.022ns 0.551ns 1.172ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.356 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] Ula32:Alu|carry_temp[1]~6 Ula32:Alu|carry_temp[1]~0 Ula32:Alu|carry_temp[3]~55 Ula32:Alu|carry_temp[5]~51 Ula32:Alu|carry_temp[7]~47 Ula32:Alu|carry_temp[9]~43 Ula32:Alu|carry_temp[11]~39 Ula32:Alu|carry_temp[13]~35 Ula32:Alu|carry_temp[15]~31 Ula32:Alu|carry_temp[17]~27 Ula32:Alu|carry_temp[19]~23 Ula32:Alu|carry_temp[21]~19 Ula32:Alu|carry_temp[23]~15 Ula32:Alu|Mux7~0 AluResult[24] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.356 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} Ula32:Alu|carry_temp[1]~6 {} Ula32:Alu|carry_temp[1]~0 {} Ula32:Alu|carry_temp[3]~55 {} Ula32:Alu|carry_temp[5]~51 {} Ula32:Alu|carry_temp[7]~47 {} Ula32:Alu|carry_temp[9]~43 {} Ula32:Alu|carry_temp[11]~39 {} Ula32:Alu|carry_temp[13]~35 {} Ula32:Alu|carry_temp[15]~31 {} Ula32:Alu|carry_temp[17]~27 {} Ula32:Alu|carry_temp[19]~23 {} Ula32:Alu|carry_temp[21]~19 {} Ula32:Alu|carry_temp[23]~15 {} Ula32:Alu|Mux7~0 {} AluResult[24] {} } { 0.000ns 0.379ns 0.209ns 0.221ns 0.317ns 0.210ns 0.218ns 0.374ns 0.310ns 0.221ns 0.605ns 0.221ns 0.224ns 0.384ns 0.782ns 2.620ns } { 0.000ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "multiplier:multiplier\|cicloAtual\[4\] reset clock -2.825 ns register " "Info: th for register \"multiplier:multiplier\|cicloAtual\[4\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.825 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.487 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1426 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns multiplier:multiplier\|cicloAtual\[4\] 3 REG LCFF_X7_Y12_N3 4 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X7_Y12_N3; Fanout = 4; REG Node = 'multiplier:multiplier\|cicloAtual\[4\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl multiplier:multiplier|cicloAtual[4] } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl multiplier:multiplier|cicloAtual[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} multiplier:multiplier|cicloAtual[4] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.461 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 57 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 57; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.204 ns) + CELL(0.228 ns) 5.306 ns multiplier:multiplier\|cicloAtual~6 2 COMB LCCOMB_X7_Y12_N2 1 " "Info: 2: + IC(4.204 ns) + CELL(0.228 ns) = 5.306 ns; Loc. = LCCOMB_X7_Y12_N2; Fanout = 1; COMB Node = 'multiplier:multiplier\|cicloAtual~6'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { reset multiplier:multiplier|cicloAtual~6 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.461 ns multiplier:multiplier\|cicloAtual\[4\] 3 REG LCFF_X7_Y12_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.461 ns; Loc. = LCFF_X7_Y12_N3; Fanout = 4; REG Node = 'multiplier:multiplier\|cicloAtual\[4\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { multiplier:multiplier|cicloAtual~6 multiplier:multiplier|cicloAtual[4] } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 23.02 % ) " "Info: Total cell delay = 1.257 ns ( 23.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.204 ns ( 76.98 % ) " "Info: Total interconnect delay = 4.204 ns ( 76.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { reset multiplier:multiplier|cicloAtual~6 multiplier:multiplier|cicloAtual[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { reset {} reset~combout {} multiplier:multiplier|cicloAtual~6 {} multiplier:multiplier|cicloAtual[4] {} } { 0.000ns 0.000ns 4.204ns 0.000ns } { 0.000ns 0.874ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl multiplier:multiplier|cicloAtual[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} multiplier:multiplier|cicloAtual[4] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { reset multiplier:multiplier|cicloAtual~6 multiplier:multiplier|cicloAtual[4] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { reset {} reset~combout {} multiplier:multiplier|cicloAtual~6 {} multiplier:multiplier|cicloAtual[4] {} } { 0.000ns 0.000ns 4.204ns 0.000ns } { 0.000ns 0.874ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 137 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 11:12:03 2021 " "Info: Processing ended: Thu Mar 25 11:12:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
