

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 19 02:28:22 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        cv2d
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  511|  517|  511|  517|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+-----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration |  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+-----------+-----------+-----------+------+----------+
        |- conv2d_label0           |  510|  516| 170 ~ 172 |          -|          -|     3|    no    |
        | + conv2d_label1          |   36|   36|         12|          -|          -|     3|    no    |
        |  ++ conv2d_label1.1      |   10|   10|          2|          -|          -|     5|    no    |
        | + conv2d_label2          |   24|   24|         12|          -|          -|     2|    no    |
        |  ++ conv2d_label2.1      |   10|   10|          2|          -|          -|     5|    no    |
        | + conv2d_label0.3        |   10|   10|          2|          -|          -|     5|    no    |
        | + conv2d_label3          |  132|  132|         44|          -|          -|     3|    no    |
        |  ++ conv2d_label3.1      |   42|   42|         14|          -|          -|     3|    no    |
        |   +++ conv2d_label3.1.1  |   12|   12|          4|          -|          -|     3|    no    |
        +--------------------------+-----+-----+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    495|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      64|      8|
|Multiplexer      |        -|      -|       -|    247|
|Register         |        -|      -|     267|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     331|    750|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |line_buffer_U  |conv2d_line_buffer  |        0|  64|   8|    15|   32|     1|          480|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                    |        0|  64|   8|    15|   32|     1|          480|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_15_fu_669_p2     |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_496_p2        |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_417_p2        |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_572_p2        |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_530_p2        |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_433_p2        |     +    |      0|  0|  12|           3|           1|
    |j_3_fu_392_p2        |     +    |      0|  0|  12|           3|           1|
    |j_4_fu_630_p2        |     +    |      0|  0|  10|           2|           1|
    |sum_2_fu_673_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_325_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_12_fu_636_p2     |     +    |      0|  0|  12|           3|           3|
    |tmp_13_fu_353_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_14_fu_540_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_16_fu_443_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_17_fu_479_p2     |     +    |      0|  0|  13|           4|           4|
    |tmp_18_fu_402_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_20_fu_412_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_23_fu_610_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_26_fu_600_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_27_fu_645_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_28_fu_659_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_2_fu_359_p2      |     +    |      0|  0|  12|           3|           2|
    |tmp_4_fu_518_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_5_fu_331_p2      |     +    |      0|  0|  10|           2|           2|
    |tmp_7_fu_380_p2      |     +    |      0|  0|  15|           6|           6|
    |x_1_fu_291_p2        |     +    |      0|  0|  10|           2|           1|
    |y_1_fu_560_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_22_fu_469_p2     |     -    |      0|  0|  15|           5|           5|
    |tmp_25_fu_594_p2     |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_566_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_554_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_427_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_386_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond5_fu_303_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond6_fu_524_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond7_fu_490_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond8_fu_285_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_624_p2   |   icmp   |      0|  0|   8|           2|           2|
    |tmp_fu_297_p2        |   icmp   |      0|  0|   8|           2|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 495|         192|         178|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  85|         17|    1|         17|
    |i1_reg_165            |   9|          2|    2|          4|
    |i4_reg_247            |   9|          2|    2|          4|
    |i_reg_200             |   9|          2|    2|          4|
    |input_r_address0      |  15|          3|    5|         15|
    |j2_reg_177            |   9|          2|    3|          6|
    |j3_reg_188            |   9|          2|    3|          6|
    |j5_reg_270            |   9|          2|    2|          4|
    |j_reg_211             |   9|          2|    3|          6|
    |line_buffer_address0  |  33|          6|    4|         24|
    |line_buffer_d0        |  15|          3|   32|         96|
    |sum_1_reg_258         |   9|          2|   32|         64|
    |sum_reg_234           |   9|          2|   32|         64|
    |x_reg_153             |   9|          2|    2|          4|
    |y_reg_222             |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 247|         51|  127|        322|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  16|   0|   16|          0|
    |i1_reg_165                  |   2|   0|    2|          0|
    |i4_reg_247                  |   2|   0|    2|          0|
    |i_1_reg_757                 |   2|   0|    2|          0|
    |i_3_reg_801                 |   2|   0|    2|          0|
    |i_reg_200                   |   2|   0|    2|          0|
    |j2_reg_177                  |   3|   0|    3|          0|
    |j3_reg_188                  |   3|   0|    3|          0|
    |j5_reg_270                  |   2|   0|    2|          0|
    |j_1_reg_770                 |   3|   0|    3|          0|
    |j_2_reg_739                 |   3|   0|    3|          0|
    |j_3_reg_716                 |   3|   0|    3|          0|
    |j_4_reg_819                 |   2|   0|    2|          0|
    |j_reg_211                   |   3|   0|    3|          0|
    |kernel_load_reg_839         |  32|   0|   32|          0|
    |line_buffer_load_1_reg_834  |  32|   0|   32|          0|
    |sum_1_reg_258               |  32|   0|   32|          0|
    |sum_reg_234                 |  32|   0|   32|          0|
    |tmp_10_reg_698              |   5|   0|    5|          0|
    |tmp_13_reg_703              |   5|   0|    5|          0|
    |tmp_15_reg_844              |  32|   0|   32|          0|
    |tmp_20_reg_726              |   5|   0|    5|          0|
    |tmp_22_reg_749              |   5|   0|    5|          0|
    |tmp_25_reg_806              |   5|   0|    5|          0|
    |tmp_26_reg_811              |   5|   0|    5|          0|
    |tmp_28_cast_reg_775         |   5|   0|   64|         59|
    |tmp_4_reg_762               |   5|   0|    5|          0|
    |tmp_7_reg_708               |   6|   0|    6|          0|
    |tmp_reg_691                 |   1|   0|    1|          0|
    |x_1_reg_686                 |   2|   0|    2|          0|
    |x_cast_reg_678              |   2|   0|    3|          1|
    |x_reg_153                   |   2|   0|    2|          0|
    |y_1_reg_793                 |   2|   0|    2|          0|
    |y_cast_reg_785              |   2|   0|    3|          1|
    |y_reg_222                   |   2|   0|    2|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 267|   0|  328|         61|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv2d    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|kernel_address0    | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0         | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0          |  in |   32|  ap_memory |    kernel    |     array    |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

