Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 37fd109b609d49cfb97f45bdce1df4bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_VHDL -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L dist_mem_gen_v8_0_12 -L fifo_generator_v13_2_3 -L blk_mem_gen_v8_4_2 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_dsp48_acc_v3_0_5 -L xbip_accum_v3_0_5 -L c_accum_v12_0_12 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Wrapper_tb_behav xil_defaultlib.FFT_Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_12.c_accum_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_accum_v3_0_5.xbip_accum_v3_0_5_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_5.xbip_accum_v3_0_5_pkg
Compiling package c_accum_v12_0_12.c_accum_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.BRAM_2048_16bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.BRAM_2048_32bit
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.ROM_1024_32bit
Compiling architecture rtl of entity xil_defaultlib.FFT_RAM_Wrapper [fft_ram_wrapper_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=10...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_12.c_accum_v12_0_12_fabric_legacy [\c_accum_v12_0_12_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_12.c_accum_v12_0_12_legacy [\c_accum_v12_0_12_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_12.c_accum_v12_0_12_viv [\c_accum_v12_0_12_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_12.c_accum_v12_0_12 [\c_accum_v12_0_12(c_xdevicefamil...]
Compiling architecture accu10_arch of entity xil_defaultlib.Accu10 [accu10_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_12.c_accum_v12_0_12_fabric_legacy [\c_accum_v12_0_12_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_12.c_accum_v12_0_12_legacy [\c_accum_v12_0_12_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_12.c_accum_v12_0_12_viv [\c_accum_v12_0_12_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_12.c_accum_v12_0_12 [\c_accum_v12_0_12(c_xdevicefamil...]
Compiling architecture accu11_arch of entity xil_defaultlib.Accu11 [accu11_default]
Compiling architecture rtl of entity xil_defaultlib.FFT_FSM [fft_fsm_default]
Compiling architecture rtl of entity xil_defaultlib.FFT_Adder [fft_adder_default]
Compiling architecture rtl of entity xil_defaultlib.FFT_FIFO_CUSTOM [\FFT_FIFO_CUSTOM(g_fifo_size=8)\]
Compiling architecture rtl of entity xil_defaultlib.FFT_Adder [\FFT_Adder(g_sub_en=true)\]
Compiling architecture rtl of entity xil_defaultlib.FFT_FIFO_CUSTOM [fft_fifo_custom_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture multiplier_s16_s16_arch of entity xil_defaultlib.Multiplier_s16_s16 [multiplier_s16_s16_default]
Compiling architecture rtl of entity xil_defaultlib.FFT_Multiplier [fft_multiplier_default]
Compiling architecture rtl of entity xil_defaultlib.FFT_UAL [fft_ual_default]
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.FFT_FIFO
Compiling architecture rtl of entity xil_defaultlib.FFT_Wrapper [fft_wrapper_default]
Compiling architecture a of entity xil_defaultlib.fft_wrapper_tb
Built simulation snapshot FFT_Wrapper_tb_behav
