<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae322c5c2410953f159331b8eb0ac3a37"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af05a3d7a8095a85874b8c70444f603fd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ada6788cd4d4738a9111a6831d54c437b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:ada6788cd4d4738a9111a6831d54c437b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f477a77ab21c1e7e834165aba8edb27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a8f477a77ab21c1e7e834165aba8edb27"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#a8f477a77ab21c1e7e834165aba8edb27">More...</a><br /></td></tr>
<tr class="separator:a8f477a77ab21c1e7e834165aba8edb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87f639095e421cf7a99eaacf3f3c4db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:ad87f639095e421cf7a99eaacf3f3c4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#ad87f639095e421cf7a99eaacf3f3c4db">More...</a><br /></td></tr>
<tr class="separator:ad87f639095e421cf7a99eaacf3f3c4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1eed0a6c313f491448f76c6fd6bd400"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:ae1eed0a6c313f491448f76c6fd6bd400"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#ae1eed0a6c313f491448f76c6fd6bd400">More...</a><br /></td></tr>
<tr class="separator:ae1eed0a6c313f491448f76c6fd6bd400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187d44fe59dabafebcd157650a300620"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a187d44fe59dabafebcd157650a300620"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#a187d44fe59dabafebcd157650a300620">More...</a><br /></td></tr>
<tr class="separator:a187d44fe59dabafebcd157650a300620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50946f77d79ff64458eeaddc7de51c2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a50946f77d79ff64458eeaddc7de51c2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#a50946f77d79ff64458eeaddc7de51c2f">More...</a><br /></td></tr>
<tr class="separator:a50946f77d79ff64458eeaddc7de51c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6af192edd760f1bc445a8dfb64b148"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:aec6af192edd760f1bc445a8dfb64b148"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#aec6af192edd760f1bc445a8dfb64b148">More...</a><br /></td></tr>
<tr class="separator:aec6af192edd760f1bc445a8dfb64b148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b2835825c00a313c21157ef56c226c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a18b2835825c00a313c21157ef56c226c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#a18b2835825c00a313c21157ef56c226c">More...</a><br /></td></tr>
<tr class="separator:a18b2835825c00a313c21157ef56c226c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa228eacffa168968640e4bda109af3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a8aa228eacffa168968640e4bda109af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#a8aa228eacffa168968640e4bda109af3">More...</a><br /></td></tr>
<tr class="separator:a8aa228eacffa168968640e4bda109af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af430be9c0dad0ba7d0e88bf222777869"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:af430be9c0dad0ba7d0e88bf222777869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#af430be9c0dad0ba7d0e88bf222777869">More...</a><br /></td></tr>
<tr class="separator:af430be9c0dad0ba7d0e88bf222777869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8542ee15415aa9796bef02d21b46d81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:aa8542ee15415aa9796bef02d21b46d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#aa8542ee15415aa9796bef02d21b46d81">More...</a><br /></td></tr>
<tr class="separator:aa8542ee15415aa9796bef02d21b46d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1a9f6b0bbda764d6f25844614534ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a7a1a9f6b0bbda764d6f25844614534ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#a7a1a9f6b0bbda764d6f25844614534ce">More...</a><br /></td></tr>
<tr class="separator:a7a1a9f6b0bbda764d6f25844614534ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6043bc2c9d7c7b5609d5d932286103c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a6043bc2c9d7c7b5609d5d932286103c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#a6043bc2c9d7c7b5609d5d932286103c5">More...</a><br /></td></tr>
<tr class="separator:a6043bc2c9d7c7b5609d5d932286103c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827e97a13d94dece633be76478b66233"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a827e97a13d94dece633be76478b66233"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#a827e97a13d94dece633be76478b66233">More...</a><br /></td></tr>
<tr class="separator:a827e97a13d94dece633be76478b66233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b0814d1cac9356dc9ae26731d64298"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:ac7b0814d1cac9356dc9ae26731d64298"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#ac7b0814d1cac9356dc9ae26731d64298">More...</a><br /></td></tr>
<tr class="separator:ac7b0814d1cac9356dc9ae26731d64298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc832e273a6fe3812a259f6bba7b11d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:acc832e273a6fe3812a259f6bba7b11d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#acc832e273a6fe3812a259f6bba7b11d2">More...</a><br /></td></tr>
<tr class="separator:acc832e273a6fe3812a259f6bba7b11d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfd93eb21198993b131d6cfbd411cad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:abcfd93eb21198993b131d6cfbd411cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#abcfd93eb21198993b131d6cfbd411cad">More...</a><br /></td></tr>
<tr class="separator:abcfd93eb21198993b131d6cfbd411cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae973ece36d25ab0a9623fbbeb610aa35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:ae973ece36d25ab0a9623fbbeb610aa35"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#ae973ece36d25ab0a9623fbbeb610aa35">More...</a><br /></td></tr>
<tr class="separator:ae973ece36d25ab0a9623fbbeb610aa35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41cae342815bac61b5bb7c7b01a7b270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a41cae342815bac61b5bb7c7b01a7b270"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#a41cae342815bac61b5bb7c7b01a7b270">More...</a><br /></td></tr>
<tr class="separator:a41cae342815bac61b5bb7c7b01a7b270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe79df229fb343fa511d3c020f7ec1f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:afe79df229fb343fa511d3c020f7ec1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#afe79df229fb343fa511d3c020f7ec1f6">More...</a><br /></td></tr>
<tr class="separator:afe79df229fb343fa511d3c020f7ec1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f4d726b9c0ad33cae868414efb6b32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:ab4f4d726b9c0ad33cae868414efb6b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#ab4f4d726b9c0ad33cae868414efb6b32">More...</a><br /></td></tr>
<tr class="separator:ab4f4d726b9c0ad33cae868414efb6b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40816c610d62ca139f21296bc17129f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:aa40816c610d62ca139f21296bc17129f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d3/dde/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d268.html#aa40816c610d62ca139f21296bc17129f">More...</a><br /></td></tr>
<tr class="separator:aa40816c610d62ca139f21296bc17129f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05a3d7a8095a85874b8c70444f603fd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af05a3d7a8095a85874b8c70444f603fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea067babacb899f021fdcc2b0a19cb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a8ea067babacb899f021fdcc2b0a19cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae322c5c2410953f159331b8eb0ac3a37"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae322c5c2410953f159331b8eb0ac3a37">EAX</a></td></tr>
<tr class="separator:ae322c5c2410953f159331b8eb0ac3a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2891dd360686fa3fb020c4cc1bcfa5fd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a454b0cb13ba74311a2787bcec21a2bd7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a71a86f301b13ec55c6b7e806d3275b00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a71a86f301b13ec55c6b7e806d3275b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../db/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d262_1_1_0d295.html#a71a86f301b13ec55c6b7e806d3275b00">More...</a><br /></td></tr>
<tr class="separator:a71a86f301b13ec55c6b7e806d3275b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b11499394466420e50f7267588f1c59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a4b11499394466420e50f7267588f1c59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d262_1_1_0d295.html#a4b11499394466420e50f7267588f1c59">More...</a><br /></td></tr>
<tr class="separator:a4b11499394466420e50f7267588f1c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454b0cb13ba74311a2787bcec21a2bd7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a454b0cb13ba74311a2787bcec21a2bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2cd6ef9216cefbd465067966584973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:add2cd6ef9216cefbd465067966584973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2891dd360686fa3fb020c4cc1bcfa5fd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2891dd360686fa3fb020c4cc1bcfa5fd">EBX</a></td></tr>
<tr class="separator:a2891dd360686fa3fb020c4cc1bcfa5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb662ac28e32617db4a703e03bc968b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9816c4ad0daf2919edcafb202cde3fea"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aebbcfb3f75c04db1dc705da2a2e572f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:aebbcfb3f75c04db1dc705da2a2e572f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dfc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d264_1_1_0d300.html#aebbcfb3f75c04db1dc705da2a2e572f9">More...</a><br /></td></tr>
<tr class="separator:aebbcfb3f75c04db1dc705da2a2e572f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9816c4ad0daf2919edcafb202cde3fea"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9816c4ad0daf2919edcafb202cde3fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b7c2bee212057fd1faa52a5019840b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a87b7c2bee212057fd1faa52a5019840b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb662ac28e32617db4a703e03bc968b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9eb662ac28e32617db4a703e03bc968b">ECX</a></td></tr>
<tr class="separator:a9eb662ac28e32617db4a703e03bc968b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04eda587ea1280f08ae51803082c651a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa7c633a4fa549265adecd2f0ca4a50d2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acdba23add98a0e394c6ea8059e6533da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:acdba23add98a0e394c6ea8059e6533da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d265_1_1_0d306.html#acdba23add98a0e394c6ea8059e6533da">More...</a><br /></td></tr>
<tr class="separator:acdba23add98a0e394c6ea8059e6533da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf5c5e526144d8229b40f43ac817b7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:adaf5c5e526144d8229b40f43ac817b7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d3/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d265_1_1_0d306.html#adaf5c5e526144d8229b40f43ac817b7a">More...</a><br /></td></tr>
<tr class="separator:adaf5c5e526144d8229b40f43ac817b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ecf9e32891883cc8e29234a9939112"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a84ecf9e32891883cc8e29234a9939112"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d3/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d265_1_1_0d306.html#a84ecf9e32891883cc8e29234a9939112">More...</a><br /></td></tr>
<tr class="separator:a84ecf9e32891883cc8e29234a9939112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8adb00aea7f21c188e55f93cbb7182e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a8adb00aea7f21c188e55f93cbb7182e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d265_1_1_0d306.html#a8adb00aea7f21c188e55f93cbb7182e7">More...</a><br /></td></tr>
<tr class="separator:a8adb00aea7f21c188e55f93cbb7182e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6306708269db290c1e7c6a5fe87093"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:ada6306708269db290c1e7c6a5fe87093"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d3/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d265_1_1_0d306.html#ada6306708269db290c1e7c6a5fe87093">More...</a><br /></td></tr>
<tr class="separator:ada6306708269db290c1e7c6a5fe87093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387a3e7c23152e25a4a431bf3cd0d066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a387a3e7c23152e25a4a431bf3cd0d066"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d265_1_1_0d306.html#a387a3e7c23152e25a4a431bf3cd0d066">More...</a><br /></td></tr>
<tr class="separator:a387a3e7c23152e25a4a431bf3cd0d066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c633a4fa549265adecd2f0ca4a50d2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa7c633a4fa549265adecd2f0ca4a50d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e1637db98b21f802803f3a060889a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ad3e1637db98b21f802803f3a060889a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04eda587ea1280f08ae51803082c651a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a04eda587ea1280f08ae51803082c651a">EDX</a></td></tr>
<tr class="separator:a04eda587ea1280f08ae51803082c651a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae322c5c2410953f159331b8eb0ac3a37">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2891dd360686fa3fb020c4cc1bcfa5fd">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9eb662ac28e32617db4a703e03bc968b">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a04eda587ea1280f08ae51803082c651a">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="amb__64bit__map_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a04eda587ea1280f08ae51803082c651a"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a04eda587ea1280f08ae51803082c651a">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@265 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a2891dd360686fa3fb020c4cc1bcfa5fd"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2891dd360686fa3fb020c4cc1bcfa5fd">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@262 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a9eb662ac28e32617db4a703e03bc968b"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9eb662ac28e32617db4a703e03bc968b">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@264 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ae322c5c2410953f159331b8eb0ac3a37"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae322c5c2410953f159331b8eb0ac3a37">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@260 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae322c5c2410953f159331b8eb0ac3a37">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2891dd360686fa3fb020c4cc1bcfa5fd">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9eb662ac28e32617db4a703e03bc968b">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a04eda587ea1280f08ae51803082c651a">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ae322c5c2410953f159331b8eb0ac3a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae322c5c2410953f159331b8eb0ac3a37">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a2891dd360686fa3fb020c4cc1bcfa5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2891dd360686fa3fb020c4cc1bcfa5fd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a9eb662ac28e32617db4a703e03bc968b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb662ac28e32617db4a703e03bc968b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a04eda587ea1280f08ae51803082c651a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04eda587ea1280f08ae51803082c651a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
