module verified_right_shifter(clk, q,d);  
     input  clk;  
     input d;  
     output  [7:0] q;  
      reg   [7:0]  q; 
    initial q = 0;
    always @(posedge clk)
          begin
            q<=(q>>1);
            q[7]<=d;
          end  
endmodule