// Seed: 1698915642
module module_0 (
    input wand id_0
);
  assign id_2 = 1;
  assign id_3 = -1;
  assign module_1.type_7 = 0;
  supply1 id_4, id_5 = 1, id_6;
  wire id_7;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6,
    input uwire id_7,
    input tri0 id_8,
    input wand id_9,
    output tri0 id_10,
    input wand id_11
);
  pmos (id_2);
  initial return -1'b0;
  logic [7:0] id_13, id_14;
  assign id_3 = -1;
  module_0 modCall_1 (id_8);
  assign id_13[1] = 1;
endmodule
