{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1650290890058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650290890066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 22:08:09 2022 " "Processing started: Mon Apr 18 22:08:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650290890066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1650290890066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg595 -c seg595 " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg595 -c seg595" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1650290890066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1650290890329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/seg595/top_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/seg595/top_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_test " "Found entity 1: top_test" {  } { { "../top_test.v" "" { Text "G:/FPGA_learning/Library/Seg595/top_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650290897986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650290897986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/seg595/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/seg595/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../hc595_ctrl.v" "" { Text "G:/FPGA_learning/Library/Seg595/hc595_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650290898084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650290898084 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_trans.v(177) " "Verilog HDL Expression warning at data_trans.v(177): truncated literal to match 4 bits" {  } { { "../data_trans.v" "" { Text "G:/FPGA_learning/Library/Seg595/data_trans.v" 177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1650290898101 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_trans.v(186) " "Verilog HDL Expression warning at data_trans.v(186): truncated literal to match 4 bits" {  } { { "../data_trans.v" "" { Text "G:/FPGA_learning/Library/Seg595/data_trans.v" 186 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1650290898101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sign SIGN data_trans.v(7) " "Verilog HDL Declaration information at data_trans.v(7): object \"sign\" differs only in case from object \"SIGN\" in the same scope" {  } { { "../data_trans.v" "" { Text "G:/FPGA_learning/Library/Seg595/data_trans.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1650290898101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/seg595/data_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/seg595/data_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_trans " "Found entity 1: data_trans" {  } { { "../data_trans.v" "" { Text "G:/FPGA_learning/Library/Seg595/data_trans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650290898102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650290898102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_test " "Elaborating entity \"top_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1650290898140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_trans data_trans:data_trans_inst " "Elaborating entity \"data_trans\" for hierarchy \"data_trans:data_trans_inst\"" {  } { { "../top_test.v" "data_trans_inst" { Text "G:/FPGA_learning/Library/Seg595/top_test.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650290898156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../top_test.v" "hc595_ctrl_inst" { Text "G:/FPGA_learning/Library/Seg595/top_test.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650290898181 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hc595_ctrl.v" "" { Text "G:/FPGA_learning/Library/Seg595/hc595_ctrl.v" 13 -1 0 } } { "../data_trans.v" "" { Text "G:/FPGA_learning/Library/Seg595/data_trans.v" 203 -1 0 } } { "../data_trans.v" "" { Text "G:/FPGA_learning/Library/Seg595/data_trans.v" 179 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1650290898708 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1650290898708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1650290898902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_learning/Library/Seg595/quartus_prj/output_files/seg595.map.smsg " "Generated suppressed messages file G:/FPGA_learning/Library/Seg595/quartus_prj/output_files/seg595.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1650290899389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1650290899530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650290899530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "312 " "Implemented 312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1650290899700 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1650290899700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1650290899700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1650290899700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1650290899716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 22:08:19 2022 " "Processing ended: Mon Apr 18 22:08:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1650290899716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1650290899716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1650290899716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1650290899716 ""}
