{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603834132443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603834132445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 18:28:52 2020 " "Processing started: Tue Oct 27 18:28:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603834132445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834132445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834132445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603834132848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603834132848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149948 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834149948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-arch_name " "Found design unit 1: unidadeControle-arch_name" {  } { { "unidadeControle.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/unidadeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149949 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/unidadeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834149949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149951 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834149951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149952 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834149952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/somador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149952 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834149952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-comportamento " "Found design unit 1: mux2x1-comportamento" {  } { { "mux2x1.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/mux2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149953 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834149953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-uwu " "Found design unit 1: topLevel-uwu" {  } { { "topLevel.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149954 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834149954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149955 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834149955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-assincrona " "Found design unit 1: memoriaRAM-assincrona" {  } { { "memoriaRAM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/memoriaRAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149956 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834149956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinal-comportamento " "Found design unit 1: estendeSinal-comportamento" {  } { { "estendeSinal.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/estendeSinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149957 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinal " "Found entity 1: estendeSinal" {  } { { "estendeSinal.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/estendeSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603834149957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834149957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603834150051 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RS topLevel.vhd(21) " "VHDL Signal Declaration warning at topLevel.vhd(21): used implicit default value for signal \"RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topLevel.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603834150054 "|topLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "topLevel.vhd" "ROM" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834150087 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM memoriaROM.vhd(19) " "VHDL Signal Declaration warning at memoriaROM.vhd(19): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memoriaROM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/memoriaROM.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603834150088 "|topLevel|memoriaROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:ProgConter " "Elaborating entity \"registrador\" for hierarchy \"registrador:ProgConter\"" {  } { { "topLevel.vhd" "ProgConter" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834150089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:SOMADOR " "Elaborating entity \"somador\" for hierarchy \"somador:SOMADOR\"" {  } { { "topLevel.vhd" "SOMADOR" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834150090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:UC " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:UC\"" {  } { { "topLevel.vhd" "UC" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834150092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:muxEndREG3 " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:muxEndREG3\"" {  } { { "topLevel.vhd" "muxEndREG3" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834150093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BR " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BR\"" {  } { { "topLevel.vhd" "BR" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834150094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinal estendeSinal:EXT " "Elaborating entity \"estendeSinal\" for hierarchy \"estendeSinal:EXT\"" {  } { { "topLevel.vhd" "EXT" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834150096 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "right estendeSinal.vhd(22) " "VHDL Signal Declaration warning at estendeSinal.vhd(22): used explicit default value for signal \"right\" because signal was never assigned a value" {  } { { "estendeSinal.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/estendeSinal.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1603834150097 "|topLevel|estendeSinal:EXT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left estendeSinal.vhd(33) " "VHDL Process Statement warning at estendeSinal.vhd(33): signal \"left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "estendeSinal.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/estendeSinal.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603834150097 "|topLevel|estendeSinal:EXT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right estendeSinal.vhd(33) " "VHDL Process Statement warning at estendeSinal.vhd(33): signal \"right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "estendeSinal.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/estendeSinal.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603834150097 "|topLevel|estendeSinal:EXT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:muxULA " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:muxULA\"" {  } { { "topLevel.vhd" "muxULA" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834150098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "topLevel.vhd" "ULA" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834150101 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULA.vhd(33) " "Inferred latch for \"saida\[0\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150103 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULA.vhd(33) " "Inferred latch for \"saida\[1\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150103 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULA.vhd(33) " "Inferred latch for \"saida\[2\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150103 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULA.vhd(33) " "Inferred latch for \"saida\[3\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150103 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULA.vhd(33) " "Inferred latch for \"saida\[4\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150103 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULA.vhd(33) " "Inferred latch for \"saida\[5\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150103 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULA.vhd(33) " "Inferred latch for \"saida\[6\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150103 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULA.vhd(33) " "Inferred latch for \"saida\[7\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150103 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] ULA.vhd(33) " "Inferred latch for \"saida\[8\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] ULA.vhd(33) " "Inferred latch for \"saida\[9\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] ULA.vhd(33) " "Inferred latch for \"saida\[10\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] ULA.vhd(33) " "Inferred latch for \"saida\[11\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] ULA.vhd(33) " "Inferred latch for \"saida\[12\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] ULA.vhd(33) " "Inferred latch for \"saida\[13\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] ULA.vhd(33) " "Inferred latch for \"saida\[14\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] ULA.vhd(33) " "Inferred latch for \"saida\[15\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] ULA.vhd(33) " "Inferred latch for \"saida\[16\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] ULA.vhd(33) " "Inferred latch for \"saida\[17\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] ULA.vhd(33) " "Inferred latch for \"saida\[18\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] ULA.vhd(33) " "Inferred latch for \"saida\[19\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] ULA.vhd(33) " "Inferred latch for \"saida\[20\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] ULA.vhd(33) " "Inferred latch for \"saida\[21\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] ULA.vhd(33) " "Inferred latch for \"saida\[22\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] ULA.vhd(33) " "Inferred latch for \"saida\[23\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] ULA.vhd(33) " "Inferred latch for \"saida\[24\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] ULA.vhd(33) " "Inferred latch for \"saida\[25\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] ULA.vhd(33) " "Inferred latch for \"saida\[26\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] ULA.vhd(33) " "Inferred latch for \"saida\[27\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] ULA.vhd(33) " "Inferred latch for \"saida\[28\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150104 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] ULA.vhd(33) " "Inferred latch for \"saida\[29\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150105 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] ULA.vhd(33) " "Inferred latch for \"saida\[30\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150105 "|topLevel|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] ULA.vhd(33) " "Inferred latch for \"saida\[31\]\" at ULA.vhd(33)" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/ULA.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834150105 "|topLevel|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "topLevel.vhd" "RAM" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834150105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603834151026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603834151026 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "topLevel.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/MIPS/topLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603834151074 "|topLevel|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603834151074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603834151075 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603834151075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603834151075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "998 " "Peak virtual memory: 998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603834151085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 18:29:11 2020 " "Processing ended: Tue Oct 27 18:29:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603834151085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603834151085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603834151085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603834151085 ""}
