
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Fastest Corner ===================================

Startpoint: opcode[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: _112_ (negative level-sensitive latch)
Path Group: unconstrained
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          2.00    2.00 ^ input external delay
                  0.01    0.01    2.01 ^ opcode[1] (in)
     1    0.00                           opcode[1] (net)
                  0.01    0.00    2.01 ^ input12/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.12    2.12 ^ input12/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           net12 (net)
                  0.12    0.00    2.13 ^ _059_/C_N (sky130_fd_sc_hd__or4bb_4)
                  0.08    0.37    2.50 v _059_/X (sky130_fd_sc_hd__or4bb_4)
     5    0.02                           _022_ (net)
                  0.08    0.00    2.50 v _078_/D (sky130_fd_sc_hd__or4_4)
                  0.08    0.30    2.80 v _078_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _039_ (net)
                  0.08    0.00    2.80 v _079_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.13    0.11    2.91 ^ _079_/Y (sky130_fd_sc_hd__a21oi_2)
     3    0.01                           _040_ (net)
                  0.13    0.00    2.91 ^ _089_/B (sky130_fd_sc_hd__or2_1)
                  0.03    0.08    2.99 ^ _089_/X (sky130_fd_sc_hd__or2_1)
     1    0.00                           _045_ (net)
                  0.03    0.00    2.99 ^ _090_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.07    3.06 ^ _090_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           _013_ (net)
                  0.05    0.00    3.06 ^ _112_/D (sky130_fd_sc_hd__dlxtn_1)
                                  3.06   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



======================= Slowest Corner ===================================

Startpoint: funct7[3] (input port clocked by __VIRTUAL_CLK__)
Endpoint: _114_ (negative level-sensitive latch)
Path Group: unconstrained
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          2.00    2.00 v input external delay
                  0.03    0.02    2.02 v funct7[3] (in)
     1    0.00                           funct7[3] (net)
                  0.03    0.00    2.02 v input7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.21    0.30    2.32 v input7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net7 (net)
                  0.21    0.00    2.32 v _064_/A (sky130_fd_sc_hd__or4_1)
                  0.16    1.28    3.60 v _064_/X (sky130_fd_sc_hd__or4_1)
     1    0.00                           _027_ (net)
                  0.16    0.00    3.60 v _065_/C (sky130_fd_sc_hd__or3_2)
                  0.25    1.20    4.80 v _065_/X (sky130_fd_sc_hd__or3_2)
     3    0.02                           _028_ (net)
                  0.25    0.00    4.80 v _105_/B1 (sky130_fd_sc_hd__o32a_1)
                  0.13    0.43    5.23 v _105_/X (sky130_fd_sc_hd__o32a_1)
     1    0.00                           _054_ (net)
                  0.13    0.00    5.24 v _106_/A3 (sky130_fd_sc_hd__a32o_1)
                  0.09    0.52    5.76 v _106_/X (sky130_fd_sc_hd__a32o_1)
     1    0.00                           _000_ (net)
                  0.09    0.00    5.76 v _114_/D (sky130_fd_sc_hd__dlxtn_1)
                                  5.76   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



======================= Typical Corner ===================================

Startpoint: opcode[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: _112_ (negative level-sensitive latch)
Path Group: unconstrained
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ opcode[1] (in)
     1    0.00                           opcode[1] (net)
                  0.02    0.00    2.01 ^ input12/A (sky130_fd_sc_hd__buf_1)
                  0.17    0.16    2.18 ^ input12/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           net12 (net)
                  0.17    0.00    2.18 ^ _059_/C_N (sky130_fd_sc_hd__or4bb_4)
                  0.11    0.63    2.81 v _059_/X (sky130_fd_sc_hd__or4bb_4)
     5    0.02                           _022_ (net)
                  0.11    0.00    2.81 v _078_/D (sky130_fd_sc_hd__or4_4)
                  0.12    0.51    3.32 v _078_/X (sky130_fd_sc_hd__or4_4)
     5    0.02                           _039_ (net)
                  0.12    0.00    3.32 v _079_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.18    0.21    3.52 ^ _079_/Y (sky130_fd_sc_hd__a21oi_2)
     3    0.01                           _040_ (net)
                  0.18    0.00    3.52 ^ _089_/B (sky130_fd_sc_hd__or2_1)
                  0.04    0.13    3.65 ^ _089_/X (sky130_fd_sc_hd__or2_1)
     1    0.00                           _045_ (net)
                  0.04    0.00    3.65 ^ _090_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.10    3.76 ^ _090_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           _013_ (net)
                  0.07    0.00    3.76 ^ _112_/D (sky130_fd_sc_hd__dlxtn_1)
                                  3.76   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Fastest Corner ===================================

No paths found.

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Fastest Corner ===================================


======================= Slowest Corner ===================================


======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 14 unclocked register/latch pins.
  _112_/GATE_N
  _113_/GATE_N
  _114_/GATE_N
  _115_/GATE_N
  _116_/GATE_N
  _117_/GATE_N
  _118_/GATE_N
  _119_/GATE_N
  _120_/GATE_N
  _121_/GATE_N
  _122_/GATE_N
  _123_/GATE_N
  _124_/GATE_N
  _125_/GATE_N
Warning: There are 28 unconstrained endpoints.
  alu_control[0]
  alu_control[1]
  alu_control[2]
  alu_control[3]
  alu_mux_in
  alu_mux_out
  br_enable
  br_mux_inv
  databus[0]
  databus[1]
  databus[2]
  imm_rd
  ram_w_enable
  register_w_enable
  _112_/D
  _113_/D
  _114_/D
  _115_/D
  _116_/D
  _117_/D
  _118_/D
  _119_/D
  _120_/D
  _121_/D
  _122_/D
  _123_/D
  _124_/D
  _125_/D
