/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_mtsif_tx0_io.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/6/11 11:48a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct  6 10:25:16 2011
 *                 MD5 Checksum         8f37dfc69866893136bc4603c1bedf8c
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3128/rdb/c0/bchp_xpt_mtsif_tx0_io.h $
 * 
 * Hydra_Software_Devel/1   10/6/11 11:48a farshidf
 * SW3128-1: add C0 RDB files
 *
 ***************************************************************************/

#ifndef BCHP_XPT_MTSIF_TX0_IO_H__
#define BCHP_XPT_MTSIF_TX0_IO_H__

/***************************************************************************
 *XPT_MTSIF_TX0_IO - XPT MTSIF TX0 I/O Control Registers
 ***************************************************************************/
#define BCHP_XPT_MTSIF_TX0_IO_CLK_SYNC_DLY_SEL   0x000c4200 /* Output Clk/Sync/Valid Delay Register */
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL       0x000c4204 /* Output Data Delay Register */

/***************************************************************************
 *CLK_SYNC_DLY_SEL - Output Clk/Sync/Valid Delay Register
 ***************************************************************************/
/* XPT_MTSIF_TX0_IO :: CLK_SYNC_DLY_SEL :: reserved0 [31:08] */
#define BCHP_XPT_MTSIF_TX0_IO_CLK_SYNC_DLY_SEL_reserved0_MASK      0xffffff00
#define BCHP_XPT_MTSIF_TX0_IO_CLK_SYNC_DLY_SEL_reserved0_SHIFT     8

/* XPT_MTSIF_TX0_IO :: CLK_SYNC_DLY_SEL :: MTSIF_TX_SYNC_DLY_SEL [07:04] */
#define BCHP_XPT_MTSIF_TX0_IO_CLK_SYNC_DLY_SEL_MTSIF_TX_SYNC_DLY_SEL_MASK 0x000000f0
#define BCHP_XPT_MTSIF_TX0_IO_CLK_SYNC_DLY_SEL_MTSIF_TX_SYNC_DLY_SEL_SHIFT 4
#define BCHP_XPT_MTSIF_TX0_IO_CLK_SYNC_DLY_SEL_MTSIF_TX_SYNC_DLY_SEL_DEFAULT 8

/* XPT_MTSIF_TX0_IO :: CLK_SYNC_DLY_SEL :: MTSIF_TX_CLK_DLY_SEL [03:00] */
#define BCHP_XPT_MTSIF_TX0_IO_CLK_SYNC_DLY_SEL_MTSIF_TX_CLK_DLY_SEL_MASK 0x0000000f
#define BCHP_XPT_MTSIF_TX0_IO_CLK_SYNC_DLY_SEL_MTSIF_TX_CLK_DLY_SEL_SHIFT 0
#define BCHP_XPT_MTSIF_TX0_IO_CLK_SYNC_DLY_SEL_MTSIF_TX_CLK_DLY_SEL_DEFAULT 8

/***************************************************************************
 *DATA_DLY_SEL - Output Data Delay Register
 ***************************************************************************/
/* XPT_MTSIF_TX0_IO :: DATA_DLY_SEL :: MTSIF_TX_DATA7_DLY_SEL [31:28] */
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA7_DLY_SEL_MASK 0xf0000000
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA7_DLY_SEL_SHIFT 28
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA7_DLY_SEL_DEFAULT 8

/* XPT_MTSIF_TX0_IO :: DATA_DLY_SEL :: MTSIF_TX_DATA6_DLY_SEL [27:24] */
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA6_DLY_SEL_MASK 0x0f000000
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA6_DLY_SEL_SHIFT 24
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA6_DLY_SEL_DEFAULT 8

/* XPT_MTSIF_TX0_IO :: DATA_DLY_SEL :: MTSIF_TX_DATA5_DLY_SEL [23:20] */
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA5_DLY_SEL_MASK 0x00f00000
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA5_DLY_SEL_SHIFT 20
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA5_DLY_SEL_DEFAULT 8

/* XPT_MTSIF_TX0_IO :: DATA_DLY_SEL :: MTSIF_TX_DATA4_DLY_SEL [19:16] */
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA4_DLY_SEL_MASK 0x000f0000
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA4_DLY_SEL_SHIFT 16
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA4_DLY_SEL_DEFAULT 8

/* XPT_MTSIF_TX0_IO :: DATA_DLY_SEL :: MTSIF_TX_DATA3_DLY_SEL [15:12] */
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA3_DLY_SEL_MASK 0x0000f000
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA3_DLY_SEL_SHIFT 12
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA3_DLY_SEL_DEFAULT 8

/* XPT_MTSIF_TX0_IO :: DATA_DLY_SEL :: MTSIF_TX_DATA2_DLY_SEL [11:08] */
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA2_DLY_SEL_MASK 0x00000f00
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA2_DLY_SEL_SHIFT 8
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA2_DLY_SEL_DEFAULT 8

/* XPT_MTSIF_TX0_IO :: DATA_DLY_SEL :: MTSIF_TX_DATA1_DLY_SEL [07:04] */
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA1_DLY_SEL_MASK 0x000000f0
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA1_DLY_SEL_SHIFT 4
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA1_DLY_SEL_DEFAULT 8

/* XPT_MTSIF_TX0_IO :: DATA_DLY_SEL :: MTSIF_TX_DATA0_DLY_SEL [03:00] */
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA0_DLY_SEL_MASK 0x0000000f
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA0_DLY_SEL_SHIFT 0
#define BCHP_XPT_MTSIF_TX0_IO_DATA_DLY_SEL_MTSIF_TX_DATA0_DLY_SEL_DEFAULT 8

#endif /* #ifndef BCHP_XPT_MTSIF_TX0_IO_H__ */

/* End of File */
