<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: Class Members - Typedefs</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li class="current"><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="navrow3" class="tabs2">
    <ul class="tablist">
      <li><a href="functions.html"><span>All</span></a></li>
      <li><a href="functions_func.html"><span>Functions</span></a></li>
      <li><a href="functions_vars.html"><span>Variables</span></a></li>
      <li class="current"><a href="functions_type.html"><span>Typedefs</span></a></li>
      <li><a href="functions_enum.html"><span>Enumerations</span></a></li>
      <li><a href="functions_eval.html"><span>Enumerator</span></a></li>
    </ul>
  </div>
  <div id="navrow4" class="tabs3">
    <ul class="tablist">
      <li><a href="functions_type.html#index__"><span>_</span></a></li>
      <li><a href="functions_type_a.html#index_a"><span>a</span></a></li>
      <li class="current"><a href="functions_type_b.html#index_b"><span>b</span></a></li>
      <li><a href="functions_type_c.html#index_c"><span>c</span></a></li>
      <li><a href="functions_type_d.html#index_d"><span>d</span></a></li>
      <li><a href="functions_type_e.html#index_e"><span>e</span></a></li>
      <li><a href="functions_type_f.html#index_f"><span>f</span></a></li>
      <li><a href="functions_type_g.html#index_g"><span>g</span></a></li>
      <li><a href="functions_type_h.html#index_h"><span>h</span></a></li>
      <li><a href="functions_type_i.html#index_i"><span>i</span></a></li>
      <li><a href="functions_type_j.html#index_j"><span>j</span></a></li>
      <li><a href="functions_type_k.html#index_k"><span>k</span></a></li>
      <li><a href="functions_type_l.html#index_l"><span>l</span></a></li>
      <li><a href="functions_type_m.html#index_m"><span>m</span></a></li>
      <li><a href="functions_type_n.html#index_n"><span>n</span></a></li>
      <li><a href="functions_type_o.html#index_o"><span>o</span></a></li>
      <li><a href="functions_type_p.html#index_p"><span>p</span></a></li>
      <li><a href="functions_type_r.html#index_r"><span>r</span></a></li>
      <li><a href="functions_type_s.html#index_s"><span>s</span></a></li>
      <li><a href="functions_type_t.html#index_t"><span>t</span></a></li>
      <li><a href="functions_type_u.html#index_u"><span>u</span></a></li>
      <li><a href="functions_type_v.html#index_v"><span>v</span></a></li>
      <li><a href="functions_type_w.html#index_w"><span>w</span></a></li>
      <li><a href="functions_type_y.html#index_y"><span>y</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a class="anchor" id="index_b"></a>- b -</h3><ul>
<li>BDRST
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_b_d_c_r.html#a6834552a018df58bb29c02c0387fb1a8">STM32LIB::reg::RCC::BDCR</a>
</li>
<li>BERR
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#af91162154589dbd91f7397758cdd225b">STM32LIB::reg::I2C1::ISR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_i_s_r.html#accd9bb13ff7a251b0b2a3bcaa90a24a0">STM32LIB::reg::I2C2::ISR</a>
</li>
<li>BERRCF
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_c_r.html#a2c987787eef2206de6d5c77e64919e2c">STM32LIB::reg::I2C1::ICR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_i_c_r.html#a0b75b0a2fd479ef2063c1c28b6253a04">STM32LIB::reg::I2C2::ICR</a>
</li>
<li>BG
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_e_g_r.html#af9184e62a206a7e483cd17c4d8908bb6">STM32LIB::reg::TIM15::EGR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_e_g_r.html#a7613d0293be280eb6d0d4258e3f2861f">STM32LIB::reg::TIM16::EGR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_e_g_r.html#a24f446b1424613cf23abe200c3bc62fb">STM32LIB::reg::TIM17::EGR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_e_g_r.html#a3f03d92bd264c64d651e1de07d8919b8">STM32LIB::reg::TIM1::EGR</a>
</li>
<li>BIDIMODE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a1eb0ffe8c331c64360a89ea79326fac1">STM32LIB::reg::SPI1::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_c_r1.html#a477f52ba7971908068bcd959a8a1c3e1">STM32LIB::reg::SPI2::CR1</a>
</li>
<li>BIDIOE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a879656dec093f7121371584f83abe3ef">STM32LIB::reg::SPI1::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_c_r1.html#a2dfb01b7a2e3c4a364e420f9958b351c">STM32LIB::reg::SPI2::CR1</a>
</li>
<li>BIE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_d_i_e_r.html#a545c24e5ea6b7634e883329d4bba3a90">STM32LIB::reg::TIM15::DIER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_d_i_e_r.html#a4ee53b93fa19f636f4b341e81862d3e6">STM32LIB::reg::TIM16::DIER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_d_i_e_r.html#a67eea3ed45c2b996d42ffaba7b06b53c">STM32LIB::reg::TIM17::DIER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a7d13e8cd7a10a1596d65b4db7544bcf1">STM32LIB::reg::TIM1::DIER</a>
</li>
<li>BIF
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_s_r.html#a514b3437ab797665ec8a15410d4d7a27">STM32LIB::reg::TIM15::SR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_s_r.html#a6475556ca8f4f6cdb8ea78913dc2baae">STM32LIB::reg::TIM16::SR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_s_r.html#aa5cd2c1f8257be4492015fe8d05f7ad9">STM32LIB::reg::TIM17::SR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_s_r.html#a5d549ce826da26e6ef25e88fca4ef902">STM32LIB::reg::TIM1::SR</a>
</li>
<li>BKE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_b_d_t_r.html#a16fb052db9b2a36c9d61813616eaeda5">STM32LIB::reg::TIM15::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_b_d_t_r.html#a01a91d476dd1498678bfd6915520cb5b">STM32LIB::reg::TIM16::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_b_d_t_r.html#ab439d875b0f9f58e6a6f4f50615586e3">STM32LIB::reg::TIM17::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_b_d_t_r.html#a9e0da1400a4fbfa3fe6236f96915a983">STM32LIB::reg::TIM1::BDTR</a>
</li>
<li>BKP
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_b_k_p0_r.html#a9b87d6529cb7f775b01d732e03609c46">STM32LIB::reg::RTC::BKP0R</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_b_k_p1_r.html#a0037542556fbe1216b2d130009b675e6">STM32LIB::reg::RTC::BKP1R</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_b_k_p2_r.html#a31a84cb4927e66149abd0edbc04678da">STM32LIB::reg::RTC::BKP2R</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_b_k_p3_r.html#a7fc5099ecf50d78dd07b506beb4e656f">STM32LIB::reg::RTC::BKP3R</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_b_k_p4_r.html#a9f06868aa0d6b15f1dbc0ce629d8aa51">STM32LIB::reg::RTC::BKP4R</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_c_r.html#ad9df406fc85f2bc208482ba77bb420d0">STM32LIB::reg::RTC::CR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_b_d_t_r.html#a468f7e6f41aca411d652ce9c3557f926">STM32LIB::reg::TIM15::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_b_d_t_r.html#a1ee8f1ce8d868e337fa5e133f287da15">STM32LIB::reg::TIM16::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_b_d_t_r.html#af3576350223808ded945a866f088dbba">STM32LIB::reg::TIM17::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_b_d_t_r.html#a42e7fab5c8c415cf550ca9497dee16e0">STM32LIB::reg::TIM1::BDTR</a>
</li>
<li>BLEN
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_r_t_o_r.html#a1605fb2a56da8a96512628c6203a4184">STM32LIB::reg::USART1::RTOR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_r_t_o_r.html#a778ab38ac207afcbe482d2e84d00e103">STM32LIB::reg::USART2::RTOR</a>
</li>
<li>BOOT1
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_o_b_r.html#a9a9160856521ac31e303ad154df459c6">STM32LIB::reg::Flash::OBR</a>
</li>
<li>BR
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a311f3b4353da7f8b77f2a5f0b1e2ac24">STM32LIB::reg::SPI1::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_c_r1.html#aab1c27f701e84c31affbcdee671be5ae">STM32LIB::reg::SPI2::CR1</a>
</li>
<li>BR0
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a248dc3dc3aef26ae442decd1ea9e1cf1">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1f6bb187f4a52ec291fcf2636754fe84">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#ae1ad2787f62bbeca202fafa6d20974e6">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ac65378058e6c76ae2db658d706079b2a">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#a6532ea98e8da33a785f7dafacced88f3">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a6fd2b2ba869658898816bcd02de91e00">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a791c8b9059f8d2a4bec5086be79a5fb2">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#afdc071aeadcd978e45d144d03ef84081">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a787a6bfc96cd89cdf498756ad6373627">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#af5a648430aa3a2e254dd4e8d2c85b54c">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR1
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a306053a72f96628cadf2103a6cc3d738">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a9cd40cea419e20e9e0fe626d74b270e7">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#a021d8c6452df8f38f67c66db199aa745">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ab69d416a14d8f80b8365219ed02eb766">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#aed3a24bb1eded4d630b32351219609c3">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a40b45d1690d8db501d222b46326de55b">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#ae4607b3e6134965c5429cc91c67bb6bf">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aa5f6141dc2ee87d4ec0cc56a6d662fe2">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a0fab06386ffb01f09d555e902c6a7459">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a9d1605f37478adf85e27b1d740ef6988">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR10
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#aaca338ce2688c31ccd0c2b4dfb733226">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af7896c48a38dd320a2a16cf8bbfaca5f">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#a9e94bd4be629e7855a7d4731a5880456">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a0313b92f3cd884b3adc475f425453ebb">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#ae9d88d32c13c8a1eccd41ed1ea5d8742">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ad9b61d29e5b48b5c4ef2f54ed843ff80">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a99c553a7645b2ecc5af973af4eb63ac6">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a41a608193da5412fd1138465a1bf966c">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a269718f879a9584995257e4f1f556363">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a1b1ea9b12983e67ce7e04805d0ba2ce3">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR11
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a8782065251823a08a4c94de4fcf3de5f">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a0e30d5ab5294ac26c9c7a36e43843a72">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#a49812d60110e064e4e3ad0e0d1d52a7e">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a7a019b2481ecdcc9365a178d0604ad08">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#aaf8b703d609fbc70b1b9c5595e124e05">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a01ab6080f80d10056215297b4f063084">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#aa4cc782fcc82a2f110b2b76261371df6">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a1e49f4eb7e54fd9dcd5da059db7336e6">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a338eb7443740d90a663e515b16eea256">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a110606b8e6e5d56400bab8afd6f9d514">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR12
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a91f5dfe87687aeac4511a0f2428169f0">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#aa0fefe83b8697de8c6c43733bc172189">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#a034abba132e1815361f47e7d951b12fc">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a3dc7f653cc8f58502a44573d612d1871">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#abcc814ac11b3de3dffa81e999778d590">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ada374ba15acd91323585b80e0214bf8f">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a4b70a254ff1d1e4adba908da4c75a796">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a153f93de2b43236789a3da3b34da3646">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a303d36314b067971c5c5c5a8d5576b37">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a135746f2b8d274a17459f7cb6970d7c3">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR13
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a765e80e1000edb9d61e37443e6bdf38e">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ac60e565ca66c639a915513cbdf19f6ca">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#a56aa847303acaaca4bf4621e01721f12">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a09bc69543ce066d73255ce371a91091a">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#a313771f9485d6b58e224a6a0376e868c">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a56016901db869099d01521514e7b13e3">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#ab9ba39cfc01a72d804ecd9a556289089">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a5bdc034815ee13572bf382663c6a83d2">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#aa585d833c5a1071401b2c918e63603b3">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a32679e329f6495a265546f68e61359a1">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR14
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a7d38f2e5bd4fcfc1fb71fcaeb64c1969">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af328c8bf9ea5d4568eadd4c1522f4630">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#a4961b66b2b59abe073f390e1d68d3784">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a28d615af1134896cc7d22c02fef6a735">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#a21704cad3d9c81e35ab932498d1f30f6">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ac4537a19e85f7b830dc6e44b2ce5fa77">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a006c83177747b14882499b3f92e25193">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a3bcd2fda36dfa74008c2b891ae38e54b">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a75705f8811fa73a5e83346046ae1de42">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#af11748e3c9d798cbcf2ddb8f96fcbbe0">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR15
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a574de6c8e9e7e802e3ccc2004f5d8b71">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a43f9e110651f0e03f49351e28c9860d2">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#a94f31c987168c5eb21dae0f8008c93c8">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ab9e6e87509c1145e7057bfc1b2a70a2b">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#ad64776320e6b1c4d4d4c33e16424f0fc">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a94f1ec9e8378050921b8f5fadaf973ae">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a1a8dd7b724c01be00e29966da9079223">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a62f767f548970769eeb2477e5f74cf25">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#ad936c8ec0d49b2f5ea177f4a8290f56d">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a0c1481104e942d96ae4ad9047e106413">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR2
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a2faae10d50e8febcfa02bda429d70a3c">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a65081f0b6246f0374908aeb3841c43bf">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#af36fe75578a6d453c1005fd0d234e9e2">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a137c4f3c70b73b778cd71a5207974554">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#a721e747e14ce17ece268e5556c4b910a">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a2d19906b2630362d2e4e40f92dfbd926">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a04d38674f0aeee3a03d1fc05fe3a7ef0">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#adde05345ffa36e2447b19070946c51e4">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a9b5d849eff126f3d2577f29baa3a5713">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a9d0a569c290c32dfc03d5bf909c666b1">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR3
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a0e9c6872e9790373ebf5b85889229b87">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a62d3d3b0b74597b29953db54f405de1f">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#a0dcf7fbf70eda956286c747481b6b3d2">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a5a94c661efd26a398d731aac67b68075">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#a7f9764b0214a959983b90cea1969973b">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a1edbec46efc145f3dc938aee3b3947d6">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#ad294125eb3d272a5f079e190d6baca1a">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#af541c23ef4595519eb0aed4abbee237c">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a0d627a33935a4cbc0c7d1398c716770e">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ab8354c9ecb050e9c937d8748753b13a8">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR4
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a806d1e9187c6bced707245f551d96606">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a2ef40f8c52df4fa0c7c027359dc28eb7">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#ac94205de97d3ff01cf72b558fb4ae314">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad041e8e71b73d72915b16eb6b7ef0171">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#ae4eb28f0244cdf7d6c21114da970ba36">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a79510f1f53bf28bb098e23560a7c0eab">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a16a221b72cfcf67f7da1ae3be89fd369">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a887ece14663548c1b0b00acf73900f27">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a050db7b94aeb75c57258298041586050">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a29486368d2a627e10810307d1c987aab">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR5
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a771ecdea397c322d0fb7679436adfc79">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a4220cad296118de8cc3b41b86a81e371">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#a425670bb73b9d91883246efcc2eda700">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ac2d30ee6fe4d4a1b9664758a5131f256">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#add8df836e86bfac6d7476b0f8d32e7f8">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#add24c6f87db835f26ec728dc2e329f61">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#ab61c9697600d04dbf8b1448ddf3c999c">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a82bbc5ad9662e080a144ffa02ce2dd31">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#afeaa051a3d7f660b616976417acf3349">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a03abc4c6c62d09175391854ce2cd6399">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR6
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#af29692d2cd2a4e04b21a176800cc2033">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#acb3f9c12e9a065a1e3fd194aad3e856d">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#ad936ebac0b9738dd291a5f5e1689510e">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a75baa334ceab157b403d4d3d055b65c9">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#a4c662ffefdcf1084c01cb28804645abc">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa65e99dc971f3fda186a2d54785e9f28">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a24f1909a1f16c03408ae3aea3a9eeb28">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a06b0ed3a95da370e87cc639fc537288e">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#accfb398c25e12d5b413ace2f2ad5d613">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ac452bf2fef95669d83038e1e7efe87ea">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR7
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a3c5e1358ed21088b4e110bec71271d5a">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a25507f7215d5a35c6b167a023d397e5e">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#a90227a8b38c88b33aa694f53865e0fd2">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a10c2fa6270a7cc9e4b90f88ba6749da7">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#a9349dbde37bad0ca278368378cb50f6f">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a4a1c8e21a085bae09bf832999aa3e088">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a34574946b74d8c9ee372e1a32caa02e7">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#afcb8160e7b82000c762136956a860478">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a48522cc2ca1b3b5483a5ccfb79f364f3">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a157512b52dad76c5fbf2689bdfcce62f">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR8
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a11880d3f0f9d90285bc6a0758b128c93">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1be33542ecec1c61b2050f0e43c96c29">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#afc31a8cf1198dc7be86710f83d8a9483">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#acd4656219dc13653b63869b4395cbe58">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#ab7b6a4e67a7b9cbcb69301083a3c0f44">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a291367fff335e8649f08e7a04be4d228">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a7c2ff81078a59be2c3ea600df4425352">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a2754b367facf3aae7a4b325f6b2700f7">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a347db81a53f771712cb71a9aa9c9046c">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a34ccc94147091701dcd6321b28c41248">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BR9
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html#a29680ed0ed30e74bd5b8a3d2f6fbaf18">STM32LIB::reg::GPIOA::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af82ded99f4d47e59e3874edf78da2b4a">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html#adeb1110a5e5f8a56f834751cf107df76">STM32LIB::reg::GPIOB::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#afc5ed20ec19b30d6084bb5e0196b52a3">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html#a7691d5d8cbce76b1a73914e545b78fdf">STM32LIB::reg::GPIOC::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a2dde6648af8f251e5168725aa347a280">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html#a95bfd945723329232f38e6df11587380">STM32LIB::reg::GPIOD::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a626ab43c3cb761f1c9c4a80f8cece686">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html#a5038ec36cd2d1acb4238a36244265f1c">STM32LIB::reg::GPIOF::BRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a3596e5d36e815d7d89ad8055918a5764">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BRE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_p_w_r_1_1_c_s_r.html#a494c798c71006182e2b529720fd7b1b3">STM32LIB::reg::PWR::CSR</a>
</li>
<li>BRR
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_p_w_r_1_1_c_s_r.html#ad47fcf84ac26a8792a0675a2861ccdb5">STM32LIB::reg::PWR::CSR</a>
</li>
<li>BS0
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1b089b3c1c479ab01582f19606728930">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a284c32e622f7b7001e774e723fb67734">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a76ae116413b894ed2e8286385b7e6897">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a846fe2e4a99aca18605f5db7f3b87307">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ada2cc252d3a2400086b4c439f2c9eff9">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS1
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#acdbf9d43177ba447661f214558e17851">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ae4d98937d6af4e6841b9079dc5b16d66">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a81654235928255f4bc0a1b764e85be96">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a3309bd531416487660fcef9dba7e48f9">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a4a21f38faeb3879155bface10dea1372">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS10
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a91dd470865bb1f6dc9e661dac8b0639c">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ab62556d650d6ce8ee91886aeb225f67f">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ab8a880ef3243a6f9487667dc5b2d74ee">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a7a2018f9859305a766ef0e73948bfd74">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a6b88ddac78491e921fc29050ee12e683">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS11
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a204b9f3c3040902d1437b259d5228357">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#af8388d630ce7b7056238a3b699ee0e93">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a7ff041ddefc1d02a302f22e6a4c7155c">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a1a390735846d9161555b00425756b973">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#afc6acaa10fcf9039077b066c3d047c0e">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS12
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a21ca579a9dc9365a126183f0a8369da1">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a7a55f6c45c1df9bef9cdcea299333e8f">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ad35455690800c1644d33ae05330653a5">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a72fd67833a213510a3e2d365dfc6459e">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a87b4c14d35012705b9e8ab01668ff404">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS13
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af9088f12cca71e926b01ca0ee6b5675e">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a9e8f5ee393c363c672b831239d79219c">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ae2ed3b270fa27c1811744d596308ce0d">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aa85f27b3634edc7c5ff1aa9c2c95b9a8">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#aadff2092b2cd0cda780f8bd5e387f9b2">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS14
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a4f37ed7ed228494be07d7daf3ec0e492">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a8d1a776d6a70e903a4663e7f66d7bc2b">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa5ed1fee7a1a99f3a7bb93f75b7074a2">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ae83cf4a295ae896d2200555d3b490938">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ac158c056e8dc51a6d761e009b07e3cae">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS15
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a683aeb1520d4de728266dce88c09bf52">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a2e97d5ac3042af3d1294fdcba303769c">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a16038d79706cefc9d89a93e36c860411">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ae0a6d6e795b06deb2f24290b0ec645f4">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a88f8c53c5156ce6d5f1c8f0eafce4d62">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS2
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a72175af189395d53c0c579c77219079b">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a31bfc9a8fbf3a0ba49a3c5d1ecceac67">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ae68748d1c7f558a0603956ac8874ff42">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a01281ce4d332c7bd32ec7128628c2741">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a26294f1dfb3ce272f402c84da1773452">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS3
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#abd14e7ad7f9cb2b6c460a5667512ae15">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a86433ea8f35e66cb5d6d96540c4b1a72">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa7f21d996030f36167df58991fd5f8ea">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aa6dea04afeea4230be7703075fdb40a4">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ab25d2302f7c7651a7d352271076cadf5">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS4
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ac5b1620891fec2f66015f6269f51d349">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad95c2cc39c7e353eb2227ec85b777433">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a2004f27d53c1f0cc54222fc7f1ea86c2">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a0e4b632b20b3f92b0c4fa3244b0b5815">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a83e3f66f59d1cf2b6b1f9c0ffc43fff2">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS5
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a85a75bdcb7560dc1d86dc5bc809d3717">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a7a2b93ed381463d291373c50b9195b96">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a5b49406f5c62b162511ae92792720d50">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a9eb51625186a60ccb78fc55e934ed1d2">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a61b6cff170a5ec65c215fb357d0fedfb">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS6
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a2df999aece32ace048dbcf6455888f53">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#ad17b399ba0a8281c6b469cf8d7ba531a">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a6a31a2af18365b8d34e5ce62aa0c09c4">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a78d351a17ba241b9f5619e545982f468">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a585bb87923f9f7339527c149fc7bb492">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS7
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ad1cb4127b7ed0b332ababe278ed1e8c5">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a795914dd6e26620f5aff9abf934bc356">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ae0120654086df1661aa54c8d5547545d">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ace0cfd2127464f143670ac08f06f781f">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a3d0b41cbd797f62785a62ebf13b7c6df">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS8
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a5b641b36aaa9df8408161dc56c3d4ebd">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a5f804460f6afd234a4398df13afb3018">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa20ac56f2642df4682f29a67c03728bf">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a9512b41da4598193ab7855c21ec4bd1d">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#a6e10e2e098181e8f554a77a4352feb59">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BS9
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a8879dfce27eb83329db7ad8778646c0f">STM32LIB::reg::GPIOA::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html#a2d31b4e899dd8f1f0ae1ed3460be708b">STM32LIB::reg::GPIOB::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a77d7afe860ccb6cf433a48ae02b358b3">STM32LIB::reg::GPIOC::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a7b1c296d6d8cb27c66047572a749ad94">STM32LIB::reg::GPIOD::BSRR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html#ae5eee100eceb6596c984cabe5bc43319">STM32LIB::reg::GPIOF::BSRR</a>
</li>
<li>BSY
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_s_r.html#acb860f3eb9ad76108e69ca6998093d3f">STM32LIB::reg::Flash::SR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#ad8e95d77ffb73feae17024e3d661b30c">STM32LIB::reg::SPI1::SR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_s_r.html#a34a52ec85d7f420c5843a92a4264a734">STM32LIB::reg::SPI2::SR</a>
</li>
<li>BUSY
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ab59b99b34b1bdf6170025ab0bbeb5cc3">STM32LIB::reg::I2C1::ISR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_i_s_r.html#a148c4e81db80e59f8f7b0e516cd186af">STM32LIB::reg::I2C2::ISR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#a0f852a3ed2992d25c6e0972339d8b9cb">STM32LIB::reg::USART1::ISR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a1a4b4efa1dc87f0a7d45a2b4cb1f1741">STM32LIB::reg::USART2::ISR</a>
</li>
<li>BYPSHAD
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_c_r.html#aedaf86913f85ea4c9ecacc07e0db8987">STM32LIB::reg::RTC::CR</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
