<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">ethernut-4.3.3</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">nut</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000033.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000034.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000035.html">arm</a></div>
<h1>at91sam9260.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
AT91SAM9260 peripherals. 
<p>
<div class="fragment"><pre class="fragment"> *
 * $Log: at91sam9260.h,v $
 * Revision 1.4  2007/02/15 16:28:07  haraldkipp
 * Support for system controller interrupts added.
 *
 * Revision 1.3  2006/09/29 12:45:08  haraldkipp
 * Added PIO features and SPI peripheral selections.
 *
 * Revision 1.2  2006/09/05 12:32:56  haraldkipp
 * MIC base address corrected.
 *
 * Revision 1.1  2006/08/31 19:04:08  haraldkipp
 * Added support for the AT91SAM9260 and Atmel's AT91SAM9260 Evaluation Kit.
 *
 *
 * </pre></div>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Peripheral Identifiers and Interrupts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a57"></a><!-- doxytag: member="at91sam9260.h::FIQ_ID" ref="a57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a57">FIQ_ID</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast interrupt. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a58"></a><!-- doxytag: member="at91sam9260.h::PIOA_ID" ref="a58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a58">PIOA_ID</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller A. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a59"></a><!-- doxytag: member="at91sam9260.h::PIOB_ID" ref="a59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a59">PIOB_ID</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller B. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a60"></a><!-- doxytag: member="at91sam9260.h::PIOC_ID" ref="a60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a60">PIOC_ID</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller C. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a61"></a><!-- doxytag: member="at91sam9260.h::ADC_ID" ref="a61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a61">ADC_ID</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Analog to digital converter. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a62"></a><!-- doxytag: member="at91sam9260.h::US0_ID" ref="a62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a62">US0_ID</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a63"></a><!-- doxytag: member="at91sam9260.h::US1_ID" ref="a63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a63">US1_ID</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a64"></a><!-- doxytag: member="at91sam9260.h::US2_ID" ref="a64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a64">US2_ID</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 2. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a65"></a><!-- doxytag: member="at91sam9260.h::MCI_ID" ref="a65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a65">MCI_ID</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC interface. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a66"></a><!-- doxytag: member="at91sam9260.h::UDP_ID" ref="a66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a66">UDP_ID</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB device port. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a67"></a><!-- doxytag: member="at91sam9260.h::TWI_ID" ref="a67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a67">TWI_ID</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire interface. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a68"></a><!-- doxytag: member="at91sam9260.h::SPI0_ID" ref="a68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a68">SPI0_ID</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial peripheral 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a69"></a><!-- doxytag: member="at91sam9260.h::SPI1_ID" ref="a69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a69">SPI1_ID</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial peripheral 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a70"></a><!-- doxytag: member="at91sam9260.h::SSC_ID" ref="a70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a70">SSC_ID</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial peripheral interface. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a71"></a><!-- doxytag: member="at91sam9260.h::TC0_ID" ref="a71" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a71">TC0_ID</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a72"></a><!-- doxytag: member="at91sam9260.h::TC1_ID" ref="a72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a72">TC1_ID</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a73"></a><!-- doxytag: member="at91sam9260.h::TC2_ID" ref="a73" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a73">TC2_ID</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 2. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a74"></a><!-- doxytag: member="at91sam9260.h::UHP_ID" ref="a74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a74">UHP_ID</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB host port. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a75"></a><!-- doxytag: member="at91sam9260.h::EMAC_ID" ref="a75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a75">EMAC_ID</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet MAC. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a76"></a><!-- doxytag: member="at91sam9260.h::ISI_ID" ref="a76" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a76">ISI_ID</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor interface. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a77"></a><!-- doxytag: member="at91sam9260.h::US3_ID" ref="a77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a77">US3_ID</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 3. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a78"></a><!-- doxytag: member="at91sam9260.h::US4_ID" ref="a78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a78">US4_ID</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 4. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a79"></a><!-- doxytag: member="at91sam9260.h::US5_ID" ref="a79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a79">US5_ID</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 5. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a80"></a><!-- doxytag: member="at91sam9260.h::TC3_ID" ref="a80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a80">TC3_ID</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 3. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a81"></a><!-- doxytag: member="at91sam9260.h::TC4_ID" ref="a81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a81">TC4_ID</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 4. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a82"></a><!-- doxytag: member="at91sam9260.h::TC5_ID" ref="a82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a82">TC5_ID</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 5. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a83"></a><!-- doxytag: member="at91sam9260.h::IRQ0_ID" ref="a83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a83">IRQ0_ID</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a84"></a><!-- doxytag: member="at91sam9260.h::IRQ1_ID" ref="a84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a84">IRQ1_ID</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a85"></a><!-- doxytag: member="at91sam9260.h::IRQ2_ID" ref="a85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a85">IRQ2_ID</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 2. <br></td></tr>
<tr><td colspan="2"><br><h2>USART Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a86"></a><!-- doxytag: member="at91sam9260.h::PA31_SCK0_A" ref="a86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a86">PA31_SCK0_A</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 serial clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a87"></a><!-- doxytag: member="at91sam9260.h::PB4_TXD0_A" ref="a87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a87">PB4_TXD0_A</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 transmit data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a88"></a><!-- doxytag: member="at91sam9260.h::PB5_RXD0_A" ref="a88" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a88">PB5_RXD0_A</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 receive data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a89"></a><!-- doxytag: member="at91sam9260.h::PB27_CTS0_A" ref="a89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a89">PB27_CTS0_A</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 clear to send pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a90"></a><!-- doxytag: member="at91sam9260.h::PB26_RTS0_A" ref="a90" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a90">PB26_RTS0_A</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 request to send pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a91"></a><!-- doxytag: member="at91sam9260.h::PB25_RI0_A" ref="a91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a91">PB25_RI0_A</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 ring indicator pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a92"></a><!-- doxytag: member="at91sam9260.h::PB22_DSR0_A" ref="a92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a92">PB22_DSR0_A</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 data set ready pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a93"></a><!-- doxytag: member="at91sam9260.h::PB23_DCD0_A" ref="a93" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a93">PB23_DCD0_A</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 data carrier detect pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a94"></a><!-- doxytag: member="at91sam9260.h::PB24_DTR0_A" ref="a94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a94">PB24_DTR0_A</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 data terminal ready pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a95"></a><!-- doxytag: member="at91sam9260.h::PA29_SCK1_A" ref="a95" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a95">PA29_SCK1_A</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 serial clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a96"></a><!-- doxytag: member="at91sam9260.h::PB6_TXD1_A" ref="a96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a96">PB6_TXD1_A</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 transmit data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a97"></a><!-- doxytag: member="at91sam9260.h::PB7_RXD1_A" ref="a97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a97">PB7_RXD1_A</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 receive data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a98"></a><!-- doxytag: member="at91sam9260.h::PB29_CTS1_A" ref="a98" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a98">PB29_CTS1_A</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 clear to send pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a99"></a><!-- doxytag: member="at91sam9260.h::PB28_RTS1_A" ref="a99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a99">PB28_RTS1_A</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 request to send pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a100"></a><!-- doxytag: member="at91sam9260.h::PA30_SCK2_A" ref="a100" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a100">PA30_SCK2_A</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 serial clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a101"></a><!-- doxytag: member="at91sam9260.h::PB8_TXD2_A" ref="a101" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a101">PB8_TXD2_A</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 transmit data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a102"></a><!-- doxytag: member="at91sam9260.h::PB9_RXD2_A" ref="a102" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a102">PB9_RXD2_A</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 receive data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a103"></a><!-- doxytag: member="at91sam9260.h::PA5_CTS2_A" ref="a103" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a103">PA5_CTS2_A</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 clear to send pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a104"></a><!-- doxytag: member="at91sam9260.h::PA4_RTS2_A" ref="a104" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a104">PA4_RTS2_A</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 request to send pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a105"></a><!-- doxytag: member="at91sam9260.h::PC0_SCK3_B" ref="a105" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a105">PC0_SCK3_B</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 serial clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a106"></a><!-- doxytag: member="at91sam9260.h::PB10_TXD3_A" ref="a106" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a106">PB10_TXD3_A</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 transmit data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a107"></a><!-- doxytag: member="at91sam9260.h::PB11_RXD3_A" ref="a107" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a107">PB11_RXD3_A</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 receive data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a108"></a><!-- doxytag: member="at91sam9260.h::PC10_CTS3_B" ref="a108" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a108">PC10_CTS3_B</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 clear to send pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a109"></a><!-- doxytag: member="at91sam9260.h::PC8_RTS3_B" ref="a109" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a109">PC8_RTS3_B</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 request to send pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a110"></a><!-- doxytag: member="at91sam9260.h::PA31_TXD4_B" ref="a110" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a110">PA31_TXD4_B</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 4 transmit data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a111"></a><!-- doxytag: member="at91sam9260.h::PA30_RXD4_B" ref="a111" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a111">PA30_RXD4_B</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 4 receive data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a112"></a><!-- doxytag: member="at91sam9260.h::PB12_TXD5_A" ref="a112" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a112">PB12_TXD5_A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 5 transmit data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a113"></a><!-- doxytag: member="at91sam9260.h::PB13_RXD5_A" ref="a113" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a113">PB13_RXD5_A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 5 receive data pin. <br></td></tr>
<tr><td colspan="2"><br><h2>SPI Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a114"></a><!-- doxytag: member="at91sam9260.h::PA0_SPI0_MISO_A" ref="a114" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a114">PA0_SPI0_MISO_A</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 master input slave output pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a115"></a><!-- doxytag: member="at91sam9260.h::PA1_SPI0_MOSI_A" ref="a115" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a115">PA1_SPI0_MOSI_A</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 master output slave input pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a116"></a><!-- doxytag: member="at91sam9260.h::PA2_SPI0_SPCK_A" ref="a116" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a116">PA2_SPI0_SPCK_A</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 serial clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a117"></a><!-- doxytag: member="at91sam9260.h::PA3_SPI0_NPCS0_A" ref="a117" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a117">PA3_SPI0_NPCS0_A</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 chip select 0 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a118"></a><!-- doxytag: member="at91sam9260.h::PC11_SPI0_NPCS1_B" ref="a118" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a118">PC11_SPI0_NPCS1_B</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 chip select 1 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a119"></a><!-- doxytag: member="at91sam9260.h::PC16_SPI0_NPCS2_B" ref="a119" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a119">PC16_SPI0_NPCS2_B</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 chip select 2 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a120"></a><!-- doxytag: member="at91sam9260.h::PC17_SPI0_NPCS3_B" ref="a120" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a120">PC17_SPI0_NPCS3_B</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 chip select 3 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a121"></a><!-- doxytag: member="at91sam9260.h::SPI0_PINS" ref="a121" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI0_PINS</b>&nbsp;&nbsp;&nbsp;_BV(PA0_SPI0_MISO_A) | _BV(PA1_SPI0_MOSI_A) | _BV(PA2_SPI0_SPCK_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a122"></a><!-- doxytag: member="at91sam9260.h::SPI0_PIO_BASE" ref="a122" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI0_PIO_BASE</b>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a123"></a><!-- doxytag: member="at91sam9260.h::SPI0_PSR_OFF" ref="a123" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI0_PSR_OFF</b>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a124"></a><!-- doxytag: member="at91sam9260.h::SPI0_CS0_PIN" ref="a124" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI0_CS0_PIN</b>&nbsp;&nbsp;&nbsp;_BV(PA3_SPI0_NPCS0_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a125"></a><!-- doxytag: member="at91sam9260.h::SPI0_CS0_PIO_BASE" ref="a125" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI0_CS0_PIO_BASE</b>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a126"></a><!-- doxytag: member="at91sam9260.h::SPI0_CS0_PSR_OFF" ref="a126" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI0_CS0_PSR_OFF</b>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a127"></a><!-- doxytag: member="at91sam9260.h::SPI0_CS1_PIN" ref="a127" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI0_CS1_PIN</b>&nbsp;&nbsp;&nbsp;_BV(PC11_SPI0_NPCS1_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a128"></a><!-- doxytag: member="at91sam9260.h::SPI0_CS1_PIO_BASE" ref="a128" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI0_CS1_PIO_BASE</b>&nbsp;&nbsp;&nbsp;PIOC_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a129"></a><!-- doxytag: member="at91sam9260.h::SPI0_CS1_PSR_OFF" ref="a129" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI0_CS1_PSR_OFF</b>&nbsp;&nbsp;&nbsp;PIO_BSR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a130"></a><!-- doxytag: member="at91sam9260.h::PB0_SPI1_MISO_A" ref="a130" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a130">PB0_SPI1_MISO_A</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 master input slave output pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a131"></a><!-- doxytag: member="at91sam9260.h::PB1_SPI1_MOSI_A" ref="a131" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a131">PB1_SPI1_MOSI_A</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 master output slave input pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a132"></a><!-- doxytag: member="at91sam9260.h::PB2_SPI1_SPCK_A" ref="a132" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a132">PB2_SPI1_SPCK_A</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 serial clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a133"></a><!-- doxytag: member="at91sam9260.h::PB3_SPI1_NPCS0_A" ref="a133" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a133">PB3_SPI1_NPCS0_A</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 0 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a134"></a><!-- doxytag: member="at91sam9260.h::PC5_SPI1_NPCS1_B" ref="a134" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a134">PC5_SPI1_NPCS1_B</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 1 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a135"></a><!-- doxytag: member="at91sam9260.h::PC18_SPI1_NPCS1_B" ref="a135" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a135">PC18_SPI1_NPCS1_B</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 1 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a136"></a><!-- doxytag: member="at91sam9260.h::PC4_SPI1_NPCS2_B" ref="a136" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a136">PC4_SPI1_NPCS2_B</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 2 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a137"></a><!-- doxytag: member="at91sam9260.h::PC19_SPI1_NPCS2_B" ref="a137" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a137">PC19_SPI1_NPCS2_B</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 2 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a138"></a><!-- doxytag: member="at91sam9260.h::PC3_SPI1_NPCS3_B" ref="a138" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a138">PC3_SPI1_NPCS3_B</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 3 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a139"></a><!-- doxytag: member="at91sam9260.h::PC20_SPI1_NPCS3_B" ref="a139" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a139">PC20_SPI1_NPCS3_B</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 3 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a140"></a><!-- doxytag: member="at91sam9260.h::SPI1_PINS" ref="a140" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI1_PINS</b>&nbsp;&nbsp;&nbsp;_BV(PB0_SPI1_MISO_A) | _BV(PB1_SPI1_MOSI_A) | _BV(PB2_SPI1_SPCK_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a141"></a><!-- doxytag: member="at91sam9260.h::SPI1_PIO_BASE" ref="a141" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI1_PIO_BASE</b>&nbsp;&nbsp;&nbsp;PIOB_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a142"></a><!-- doxytag: member="at91sam9260.h::SPI1_PSR_OFF" ref="a142" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI1_PSR_OFF</b>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a143"></a><!-- doxytag: member="at91sam9260.h::SPI1_CS0_PIN" ref="a143" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI1_CS0_PIN</b>&nbsp;&nbsp;&nbsp;_BV(PB3_SPI1_NPCS0_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a144"></a><!-- doxytag: member="at91sam9260.h::SPI1_CS0_PIO_BASE" ref="a144" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI1_CS0_PIO_BASE</b>&nbsp;&nbsp;&nbsp;PIOB_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a145"></a><!-- doxytag: member="at91sam9260.h::SPI1_CS0_PSR_OFF" ref="a145" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI1_CS0_PSR_OFF</b>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a146"></a><!-- doxytag: member="at91sam9260.h::SPI1_CS3_PIN" ref="a146" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI1_CS3_PIN</b>&nbsp;&nbsp;&nbsp;_BV(PC3_SPI1_NPCS3_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a147"></a><!-- doxytag: member="at91sam9260.h::SPI1_CS3_PIO_BASE" ref="a147" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI1_CS3_PIO_BASE</b>&nbsp;&nbsp;&nbsp;PIOC_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a148"></a><!-- doxytag: member="at91sam9260.h::SPI1_CS3_PSR_OFF" ref="a148" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI1_CS3_PSR_OFF</b>&nbsp;&nbsp;&nbsp;PIO_BSR_OFF</td></tr>

<tr><td colspan="2"><br><h2>Image Sensor Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a149"></a><!-- doxytag: member="at91sam9260.h::PB20_ISI_D0_B" ref="a149" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a149">PB20_ISI_D0_B</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 0 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a150"></a><!-- doxytag: member="at91sam9260.h::PB21_ISI_D1_B" ref="a150" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a150">PB21_ISI_D1_B</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 1 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a151"></a><!-- doxytag: member="at91sam9260.h::PB22_ISI_D2_B" ref="a151" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a151">PB22_ISI_D2_B</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 2 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a152"></a><!-- doxytag: member="at91sam9260.h::PB23_ISI_D3_B" ref="a152" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a152">PB23_ISI_D3_B</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 3 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a153"></a><!-- doxytag: member="at91sam9260.h::PB24_ISI_D4_B" ref="a153" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a153">PB24_ISI_D4_B</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 4 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a154"></a><!-- doxytag: member="at91sam9260.h::PB25_ISI_D5_B" ref="a154" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a154">PB25_ISI_D5_B</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 5 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a155"></a><!-- doxytag: member="at91sam9260.h::PB26_ISI_D6_B" ref="a155" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a155">PB26_ISI_D6_B</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 6 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a156"></a><!-- doxytag: member="at91sam9260.h::PB27_ISI_D7_B" ref="a156" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a156">PB27_ISI_D7_B</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 7 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a157"></a><!-- doxytag: member="at91sam9260.h::PB10_ISI_D8_B" ref="a157" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a157">PB10_ISI_D8_B</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 8 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a158"></a><!-- doxytag: member="at91sam9260.h::PB11_ISI_D9_B" ref="a158" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a158">PB11_ISI_D9_B</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 9 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a159"></a><!-- doxytag: member="at91sam9260.h::PB12_ISI_D10_B" ref="a159" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a159">PB12_ISI_D10_B</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 10 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a160"></a><!-- doxytag: member="at91sam9260.h::PB13_ISI_D11_B" ref="a160" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a160">PB13_ISI_D11_B</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 11 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a161"></a><!-- doxytag: member="at91sam9260.h::PB28_ISI_PCK_B" ref="a161" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a161">PB28_ISI_PCK_B</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a162"></a><!-- doxytag: member="at91sam9260.h::PB29_ISI_VSYNC_B" ref="a162" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a162">PB29_ISI_VSYNC_B</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor vertical sync pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a163"></a><!-- doxytag: member="at91sam9260.h::PB30_ISI_HSYNC_B" ref="a163" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a163">PB30_ISI_HSYNC_B</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor horizontal sync pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a164"></a><!-- doxytag: member="at91sam9260.h::PB31_ISI_MCK_B" ref="a164" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a164">PB31_ISI_MCK_B</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor reference clock pin. <br></td></tr>
<tr><td colspan="2"><br><h2>MultiMedia Card and SDCard Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a165"></a><!-- doxytag: member="at91sam9260.h::PA8_MCCK_A" ref="a165" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a165">PA8_MCCK_A</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a166"></a><!-- doxytag: member="at91sam9260.h::PA7_MCCDA_A" ref="a166" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a166">PA7_MCCDA_A</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot A command pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a167"></a><!-- doxytag: member="at91sam9260.h::PA6_MCDA0_A" ref="a167" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a167">PA6_MCDA0_A</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot A data bit 0 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a168"></a><!-- doxytag: member="at91sam9260.h::PA9_MCDA1_A" ref="a168" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a168">PA9_MCDA1_A</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot A data bit 1 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a169"></a><!-- doxytag: member="at91sam9260.h::PA10_MCDA2_A" ref="a169" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a169">PA10_MCDA2_A</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot A data bit 2 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a170"></a><!-- doxytag: member="at91sam9260.h::PA11_MCDA3_A" ref="a170" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a170">PA11_MCDA3_A</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot A data bit 3 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a171"></a><!-- doxytag: member="at91sam9260.h::PA1_MCCDB_B" ref="a171" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a171">PA1_MCCDB_B</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot B command pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a172"></a><!-- doxytag: member="at91sam9260.h::PA0_MCDB0_B" ref="a172" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a172">PA0_MCDB0_B</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot B data bit 0 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a173"></a><!-- doxytag: member="at91sam9260.h::PA5_MCDB1_B" ref="a173" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a173">PA5_MCDB1_B</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot B data bit 1 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a174"></a><!-- doxytag: member="at91sam9260.h::PA4_MCDB2_B" ref="a174" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a174">PA4_MCDB2_B</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot B data bit 2 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a175"></a><!-- doxytag: member="at91sam9260.h::PA3_MCDB3_B" ref="a175" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a175">PA3_MCDB3_B</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot B data bit 3 pin. <br></td></tr>
<tr><td colspan="2"><br><h2>EMAC Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a176"></a><!-- doxytag: member="at91sam9260.h::PA10_ETX2_B" ref="a176" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a176">PA10_ETX2_B</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 2 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a177"></a><!-- doxytag: member="at91sam9260.h::PA11_ETX3_B" ref="a177" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a177">PA11_ETX3_B</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 3 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a178"></a><!-- doxytag: member="at91sam9260.h::PA12_ETX0_A" ref="a178" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a178">PA12_ETX0_A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 0 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a179"></a><!-- doxytag: member="at91sam9260.h::PA13_ETX1_A" ref="a179" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a179">PA13_ETX1_A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 1 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a180"></a><!-- doxytag: member="at91sam9260.h::PA14_ERX0_A" ref="a180" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a180">PA14_ERX0_A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data bit 0 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a181"></a><!-- doxytag: member="at91sam9260.h::PA15_ERX1_A" ref="a181" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a181">PA15_ERX1_A</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data bit 1 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a182"></a><!-- doxytag: member="at91sam9260.h::PA16_ETXEN_A" ref="a182" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a182">PA16_ETXEN_A</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit enable pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a183"></a><!-- doxytag: member="at91sam9260.h::PA17_ERXDV_A" ref="a183" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a183">PA17_ERXDV_A</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data valid pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a184"></a><!-- doxytag: member="at91sam9260.h::PA18_ERXER_A" ref="a184" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a184">PA18_ERXER_A</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive error pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a185"></a><!-- doxytag: member="at91sam9260.h::PA19_ETXCK_A" ref="a185" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a185">PA19_ETXCK_A</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a186"></a><!-- doxytag: member="at91sam9260.h::PA20_EMDC_A" ref="a186" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a186">PA20_EMDC_A</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Management data clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a187"></a><!-- doxytag: member="at91sam9260.h::PA21_EMDIO_A" ref="a187" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a187">PA21_EMDIO_A</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Management data I/O pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a188"></a><!-- doxytag: member="at91sam9260.h::PA22_ETXER_B" ref="a188" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a188">PA22_ETXER_B</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit error pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a189"></a><!-- doxytag: member="at91sam9260.h::PA23_ETX2_B" ref="a189" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a189">PA23_ETX2_B</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 2 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a190"></a><!-- doxytag: member="at91sam9260.h::PA24_ETX3_B" ref="a190" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a190">PA24_ETX3_B</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 3 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a191"></a><!-- doxytag: member="at91sam9260.h::PA25_ERX2_B" ref="a191" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a191">PA25_ERX2_B</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data bit 2 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a192"></a><!-- doxytag: member="at91sam9260.h::PA26_ERX3_B" ref="a192" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a192">PA26_ERX3_B</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data bit 3 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a193"></a><!-- doxytag: member="at91sam9260.h::PA27_ERXCK_B" ref="a193" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a193">PA27_ERXCK_B</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a194"></a><!-- doxytag: member="at91sam9260.h::PA28_ECRS_B" ref="a194" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a194">PA28_ECRS_B</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Carrier sense pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a195"></a><!-- doxytag: member="at91sam9260.h::PA29_ECOL_B" ref="a195" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a195">PA29_ECOL_B</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Collision detect pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a196"></a><!-- doxytag: member="at91sam9260.h::PC21_EF100_B" ref="a196" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a196">PC21_EF100_B</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force 100Mbit pin. <br></td></tr>
<tr><td colspan="2"><br><h2>ADC Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a197"></a><!-- doxytag: member="at91sam9260.h::PA22_ADTRG_A" ref="a197" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a197">PA22_ADTRG_A</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC trigger pin. <br></td></tr>
<tr><td colspan="2"><br><h2>Debug Unit Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a198"></a><!-- doxytag: member="at91sam9260.h::PB14_DRXD_A" ref="a198" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a198">PB14_DRXD_A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug unit receive data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a199"></a><!-- doxytag: member="at91sam9260.h::PB15_DTXD_A" ref="a199" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a199">PB15_DTXD_A</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug unit transmit data pin. <br></td></tr>
<tr><td colspan="2"><br><h2>Synchronous Serial Controller Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a200"></a><!-- doxytag: member="at91sam9260.h::PB18_TD0_A" ref="a200" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a200">PB18_TD0_A</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a201"></a><!-- doxytag: member="at91sam9260.h::PB19_RD0_A" ref="a201" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a201">PB19_RD0_A</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a202"></a><!-- doxytag: member="at91sam9260.h::PB16_TK0_A" ref="a202" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a202">PB16_TK0_A</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a203"></a><!-- doxytag: member="at91sam9260.h::PB20_RK0_A" ref="a203" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a203">PB20_RK0_A</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a204"></a><!-- doxytag: member="at91sam9260.h::PB17_TF0_A" ref="a204" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a204">PB17_TF0_A</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit frame sync. pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a205"></a><!-- doxytag: member="at91sam9260.h::PB21_RF0_A" ref="a205" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a205">PB21_RF0_A</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive frame sync. pin. <br></td></tr>
<tr><td colspan="2"><br><h2>Two Wire Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a206"></a><!-- doxytag: member="at91sam9260.h::PA23_TWD_A" ref="a206" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a206">PA23_TWD_A</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire serial data pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a207"></a><!-- doxytag: member="at91sam9260.h::PA24_TWCK_A" ref="a207" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a207">PA24_TWCK_A</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire serial clock pin. <br></td></tr>
<tr><td colspan="2"><br><h2>Timer/Counter Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a208"></a><!-- doxytag: member="at91sam9260.h::PA25_TCLK0_A" ref="a208" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a208">PA25_TCLK0_A</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 0 external clock input. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a209"></a><!-- doxytag: member="at91sam9260.h::PA26_TIOA0_A" ref="a209" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a209">PA26_TIOA0_A</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 0 I/O line A. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a210"></a><!-- doxytag: member="at91sam9260.h::PC9_TIOB0_B" ref="a210" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a210">PC9_TIOB0_B</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 0 I/O line B. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a211"></a><!-- doxytag: member="at91sam9260.h::PB6_TCLK1_B" ref="a211" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a211">PB6_TCLK1_B</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 1 external clock input. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a212"></a><!-- doxytag: member="at91sam9260.h::PA27_TIOA1_A" ref="a212" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a212">PA27_TIOA1_A</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 1 I/O line A. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a213"></a><!-- doxytag: member="at91sam9260.h::PC7_TIOB1_A" ref="a213" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a213">PC7_TIOB1_A</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 1 I/O line B. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a214"></a><!-- doxytag: member="at91sam9260.h::PB7_TCLK2_B" ref="a214" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a214">PB7_TCLK2_B</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 2 external clock input. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a215"></a><!-- doxytag: member="at91sam9260.h::PA28_TIOA2_A" ref="a215" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a215">PA28_TIOA2_A</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 2 I/O line A. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a216"></a><!-- doxytag: member="at91sam9260.h::PC6_TIOB2_A" ref="a216" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a216">PC6_TIOB2_A</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 2 I/O line B. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a217"></a><!-- doxytag: member="at91sam9260.h::PB16_TCLK3_B" ref="a217" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a217">PB16_TCLK3_B</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 3 external clock input. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a218"></a><!-- doxytag: member="at91sam9260.h::PB0_TIOA3_B" ref="a218" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a218">PB0_TIOA3_B</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 3 I/O line A. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a219"></a><!-- doxytag: member="at91sam9260.h::PB1_TIOB3_B" ref="a219" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a219">PB1_TIOB3_B</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 3 I/O line B. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a220"></a><!-- doxytag: member="at91sam9260.h::PB17_TCLK4_B" ref="a220" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a220">PB17_TCLK4_B</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 4 external clock input. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a221"></a><!-- doxytag: member="at91sam9260.h::PB2_TIOA4_B" ref="a221" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a221">PB2_TIOA4_B</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 4 I/O line A. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a222"></a><!-- doxytag: member="at91sam9260.h::PB18_TIOB4_B" ref="a222" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a222">PB18_TIOB4_B</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 4 I/O line B. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a223"></a><!-- doxytag: member="at91sam9260.h::PC22_TCLK5_B" ref="a223" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a223">PC22_TCLK5_B</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 5 external clock input. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a224"></a><!-- doxytag: member="at91sam9260.h::PB3_TIOA5_B" ref="a224" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a224">PB3_TIOA5_B</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 5 I/O line A. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a225"></a><!-- doxytag: member="at91sam9260.h::PB19_TIOB5_B" ref="a225" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a225">PB19_TIOB5_B</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 5 I/O line B. <br></td></tr>
<tr><td colspan="2"><br><h2>Clocks, Oscillators and PLLs Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a226"></a><!-- doxytag: member="at91sam9260.h::PB30_PCK0_A" ref="a226" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a226">PB30_PCK0_A</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 output pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a227"></a><!-- doxytag: member="at91sam9260.h::PC1_PCK0_B" ref="a227" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a227">PC1_PCK0_B</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 output pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a228"></a><!-- doxytag: member="at91sam9260.h::PB31_PCK1_A" ref="a228" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a228">PB31_PCK1_A</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 output pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a229"></a><!-- doxytag: member="at91sam9260.h::PC2_PCK1_B" ref="a229" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a229">PC2_PCK1_B</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 output pin. <br></td></tr>
<tr><td colspan="2"><br><h2>CompactFlash Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a230"></a><!-- doxytag: member="at91sam9260.h::PC10_A25_CFRNW_A" ref="a230" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a230">PC10_A25_CFRNW_A</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read not write pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a231"></a><!-- doxytag: member="at91sam9260.h::PC8_NCS4_CFCS0_A" ref="a231" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a231">PC8_NCS4_CFCS0_A</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select line 0 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a232"></a><!-- doxytag: member="at91sam9260.h::PC9_NCS5_CFCS1_A" ref="a232" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a232">PC9_NCS5_CFCS1_A</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select line 1 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a233"></a><!-- doxytag: member="at91sam9260.h::PC6_CFCE1_B" ref="a233" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a233">PC6_CFCE1_B</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip enable line 1 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a234"></a><!-- doxytag: member="at91sam9260.h::PC7_CFCE2_B" ref="a234" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a234">PC7_CFCE2_B</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip enable line 2 pin. <br></td></tr>
<tr><td colspan="2"><br><h2>External Bus Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a235"></a><!-- doxytag: member="at91sam9260.h::PC16_D16_A" ref="a235" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a235">PC16_D16_A</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 16 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a236"></a><!-- doxytag: member="at91sam9260.h::PC17_D17_A" ref="a236" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a236">PC17_D17_A</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 17 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a237"></a><!-- doxytag: member="at91sam9260.h::PC18_D18_A" ref="a237" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a237">PC18_D18_A</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 18 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a238"></a><!-- doxytag: member="at91sam9260.h::PC19_D19_A" ref="a238" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a238">PC19_D19_A</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 19 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a239"></a><!-- doxytag: member="at91sam9260.h::PC20_D20_A" ref="a239" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a239">PC20_D20_A</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 20 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a240"></a><!-- doxytag: member="at91sam9260.h::PC21_D21_A" ref="a240" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a240">PC21_D21_A</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 21 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a241"></a><!-- doxytag: member="at91sam9260.h::PC22_D22_A" ref="a241" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a241">PC22_D22_A</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 22 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a242"></a><!-- doxytag: member="at91sam9260.h::PC23_D23_A" ref="a242" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a242">PC23_D23_A</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 23 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a243"></a><!-- doxytag: member="at91sam9260.h::PC24_D24_A" ref="a243" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a243">PC24_D24_A</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 24 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a244"></a><!-- doxytag: member="at91sam9260.h::PC25_D25_A" ref="a244" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a244">PC25_D25_A</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 25 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a245"></a><!-- doxytag: member="at91sam9260.h::PC26_D26_A" ref="a245" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a245">PC26_D26_A</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 26 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a246"></a><!-- doxytag: member="at91sam9260.h::PC27_D27_A" ref="a246" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a246">PC27_D27_A</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 27 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a247"></a><!-- doxytag: member="at91sam9260.h::PC28_D28_A" ref="a247" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a247">PC28_D28_A</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 28 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a248"></a><!-- doxytag: member="at91sam9260.h::PC29_D29_A" ref="a248" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a248">PC29_D29_A</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 29 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a249"></a><!-- doxytag: member="at91sam9260.h::PC30_D30_A" ref="a249" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a249">PC30_D30_A</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 30 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a250"></a><!-- doxytag: member="at91sam9260.h::PC31_D31_A" ref="a250" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a250">PC31_D31_A</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 31 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a251"></a><!-- doxytag: member="at91sam9260.h::PC4_A23_A" ref="a251" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a251">PC4_A23_A</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address bus bit 23 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a252"></a><!-- doxytag: member="at91sam9260.h::PC5_A24_A" ref="a252" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a252">PC5_A24_A</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address bus bit 24 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a253"></a><!-- doxytag: member="at91sam9260.h::PC11_NCS2_A" ref="a253" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a253">PC11_NCS2_A</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negated chip select 2 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a254"></a><!-- doxytag: member="at91sam9260.h::PC14_NCS3_NANDCS_A" ref="a254" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a254">PC14_NCS3_NANDCS_A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negated chip select 3 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a255"></a><!-- doxytag: member="at91sam9260.h::PC13_NCS6_B" ref="a255" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a255">PC13_NCS6_B</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negated chip select 6 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a256"></a><!-- doxytag: member="at91sam9260.h::PC12_NCS7_B" ref="a256" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a256">PC12_NCS7_B</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negated chip select 7 pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a257"></a><!-- doxytag: member="at91sam9260.h::PC15_NWAIT_A" ref="a257" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a257">PC15_NWAIT_A</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External wait signal pin. <br></td></tr>
<tr><td colspan="2"><br><h2>Advanced Interrupt Controller Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a258"></a><!-- doxytag: member="at91sam9260.h::PC13_FIQ_A" ref="a258" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a258">PC13_FIQ_A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast interrupt input pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a259"></a><!-- doxytag: member="at91sam9260.h::PC12_IRQ0_A" ref="a259" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a259">PC12_IRQ0_A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 0 input pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a260"></a><!-- doxytag: member="at91sam9260.h::PC15_IRQ1_B" ref="a260" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a260">PC15_IRQ1_B</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 1 input pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a261"></a><!-- doxytag: member="at91sam9260.h::PC14_IRQ2_B" ref="a261" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a261">PC14_IRQ2_B</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 2 input pin. <br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0"></a><!-- doxytag: member="at91sam9260.h::FLASH_BASE" ref="a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FLASH_BASE</b>&nbsp;&nbsp;&nbsp;0x100000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1"></a><!-- doxytag: member="at91sam9260.h::RAM_BASE" ref="a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RAM_BASE</b>&nbsp;&nbsp;&nbsp;0x200000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2"></a><!-- doxytag: member="at91sam9260.h::TC_BASE" ref="a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a2">TC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFA0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3"></a><!-- doxytag: member="at91sam9260.h::UDP_BASE" ref="a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a3">UDP_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFA4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB device port base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4"></a><!-- doxytag: member="at91sam9260.h::MCI_BASE" ref="a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a4">MCI_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFA8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC/SDCard interface base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5"></a><!-- doxytag: member="at91sam9260.h::TWI_BASE" ref="a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a5">TWI_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFAC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two-wire interface base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6"></a><!-- doxytag: member="at91sam9260.h::USART0_BASE" ref="a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a6">USART0_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFB0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0 base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7"></a><!-- doxytag: member="at91sam9260.h::USART1_BASE" ref="a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a7">USART1_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFB4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1 base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8"></a><!-- doxytag: member="at91sam9260.h::USART2_BASE" ref="a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a8">USART2_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFB8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 2 base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9"></a><!-- doxytag: member="at91sam9260.h::SSC_BASE" ref="a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a9">SSC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFBC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial synchronous controller base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10"></a><!-- doxytag: member="at91sam9260.h::ISI_BASE" ref="a10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a10">ISI_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFC0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor interface base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11"></a><!-- doxytag: member="at91sam9260.h::EMAC_BASE" ref="a11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a11">EMAC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFC4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EMAC base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12"></a><!-- doxytag: member="at91sam9260.h::SPI0_BASE" ref="a12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a12">SPI0_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFC8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI0 0 base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13"></a><!-- doxytag: member="at91sam9260.h::SPI1_BASE" ref="a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a13">SPI1_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFCC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI0 1 base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14"></a><!-- doxytag: member="at91sam9260.h::USART3_BASE" ref="a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a14">USART3_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 3 base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15"></a><!-- doxytag: member="at91sam9260.h::USART4_BASE" ref="a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a15">USART4_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 4 base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16"></a><!-- doxytag: member="at91sam9260.h::USART5_BASE" ref="a16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a16">USART5_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 5 base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17"></a><!-- doxytag: member="at91sam9260.h::TC345_BASE" ref="a17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a17">TC345_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFDC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 3, 4 and 5 base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18"></a><!-- doxytag: member="at91sam9260.h::ADC_BASE" ref="a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a18">ADC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFE0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19"></a><!-- doxytag: member="at91sam9260.h::ECC_BASE" ref="a19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a19">ECC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFE800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ECC base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20"></a><!-- doxytag: member="at91sam9260.h::SDRAMC_BASE" ref="a20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a20">SDRAMC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFEA00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAMC base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21"></a><!-- doxytag: member="at91sam9260.h::SMC_BASE" ref="a21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a21">SMC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFEC00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMC base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22"></a><!-- doxytag: member="at91sam9260.h::MATRIX_BASE" ref="a22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a22">MATRIX_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFEE00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MATRIX base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23"></a><!-- doxytag: member="at91sam9260.h::CCFG_BASE" ref="a23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a23">CCFG_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFEF10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CCFG base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24"></a><!-- doxytag: member="at91sam9260.h::AIC_BASE" ref="a24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a24">AIC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AIC base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25"></a><!-- doxytag: member="at91sam9260.h::DBGU_BASE" ref="a25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a25">DBGU_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26"></a><!-- doxytag: member="at91sam9260.h::PIOA_BASE" ref="a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a26">PIOA_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO A base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27"></a><!-- doxytag: member="at91sam9260.h::PIOB_BASE" ref="a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a27">PIOB_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF600</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO B base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28"></a><!-- doxytag: member="at91sam9260.h::PIOC_BASE" ref="a28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a28">PIOC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO C base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29"></a><!-- doxytag: member="at91sam9260.h::PMC_BASE" ref="a29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a29">PMC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFC00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PMC base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30"></a><!-- doxytag: member="at91sam9260.h::RSTC_BASE" ref="a30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a30">RSTC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resect controller register base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31"></a><!-- doxytag: member="at91sam9260.h::RTT_BASE" ref="a31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a31">RTT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Realtime timer base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32"></a><!-- doxytag: member="at91sam9260.h::PIT_BASE" ref="a32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a32">PIT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval timer base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33"></a><!-- doxytag: member="at91sam9260.h::WDT_BASE" ref="a33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a33">WDT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watch Dog register base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34"></a><!-- doxytag: member="at91sam9260.h::PERIPH_RPR_OFF" ref="a34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a34">PERIPH_RPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive pointer register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35"></a><!-- doxytag: member="at91sam9260.h::PERIPH_RCR_OFF" ref="a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a35">PERIPH_RCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000104</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive counter register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36"></a><!-- doxytag: member="at91sam9260.h::PERIPH_TPR_OFF" ref="a36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a36">PERIPH_TPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000108</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pointer register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37"></a><!-- doxytag: member="at91sam9260.h::PERIPH_TCR_OFF" ref="a37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a37">PERIPH_TCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000010C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit counter register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38"></a><!-- doxytag: member="at91sam9260.h::PERIPH_RNPR_OFF" ref="a38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a38">PERIPH_RNPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000110</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive next pointer register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39"></a><!-- doxytag: member="at91sam9260.h::PERIPH_RNCR_OFF" ref="a39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a39">PERIPH_RNCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000114</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive next counter register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40"></a><!-- doxytag: member="at91sam9260.h::PERIPH_TNPR_OFF" ref="a40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a40">PERIPH_TNPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000118</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit next pointer register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41"></a><!-- doxytag: member="at91sam9260.h::PERIPH_TNCR_OFF" ref="a41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a41">PERIPH_TNCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000011C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit next counter register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42"></a><!-- doxytag: member="at91sam9260.h::PERIPH_PTCR_OFF" ref="a42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a42">PERIPH_PTCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000120</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC transfer control register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43"></a><!-- doxytag: member="at91sam9260.h::PERIPH_PTSR_OFF" ref="a43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a43">PERIPH_PTSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000124</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC transfer status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44"></a><!-- doxytag: member="at91sam9260.h::PDC_RXTEN" ref="a44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a44">PDC_RXTEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver transfer enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45"></a><!-- doxytag: member="at91sam9260.h::PDC_RXTDIS" ref="a45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a45">PDC_RXTDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver transfer disable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46"></a><!-- doxytag: member="at91sam9260.h::PDC_TXTEN" ref="a46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a46">PDC_TXTEN</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter transfer enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47"></a><!-- doxytag: member="at91sam9260.h::PDC_TXTDIS" ref="a47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#a47">PDC_TXTDIS</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter transfer disable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48"></a><!-- doxytag: member="at91sam9260.h::DBGU_HAS_PDC" ref="a48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DBGU_HAS_PDC</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49"></a><!-- doxytag: member="at91sam9260.h::SPI_HAS_PDC" ref="a49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_HAS_PDC</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50"></a><!-- doxytag: member="at91sam9260.h::SSC_HAS_PDC" ref="a50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SSC_HAS_PDC</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51"></a><!-- doxytag: member="at91sam9260.h::USART_HAS_PDC" ref="a51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USART_HAS_PDC</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52"></a><!-- doxytag: member="at91sam9260.h::MCI_HAS_PDC" ref="a52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MCI_HAS_PDC</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53"></a><!-- doxytag: member="at91sam9260.h::PIO_HAS_MULTIDRIVER" ref="a53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PIO_HAS_MULTIDRIVER</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a54"></a><!-- doxytag: member="at91sam9260.h::PIO_HAS_PULLUP" ref="a54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PIO_HAS_PULLUP</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a55"></a><!-- doxytag: member="at91sam9260.h::PIO_HAS_PERIPHERALSELECT" ref="a55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PIO_HAS_PERIPHERALSELECT</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56"></a><!-- doxytag: member="at91sam9260.h::PIO_HAS_OUTPUTWRITEENABLE" ref="a56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PIO_HAS_OUTPUTWRITEENABLE</b></td></tr>

</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
