Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun May  8 19:53:54 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (13095)
8. checking generated_clocks (0)
9. checking loops (43)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13095)
----------------------------------
 There are 13095 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (43)
----------------------
 There are 43 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.470       -1.470                      1                29908        0.011        0.000                      0                29892        3.000        0.000                       0                 13103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         11.759        0.000                      0                18553        0.186        0.000                      0                18553       18.822        0.000                       0                  9334  
  o_clk_5mhz_clk_wiz_0          25.824        0.000                      0                10762        0.070        0.000                      0                10762       28.211        0.000                       0                  3765  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       11.764        0.000                      0                18553        0.186        0.000                      0                18553       18.822        0.000                       0                  9334  
  o_clk_5mhz_clk_wiz_0_1        25.833        0.000                      0                10762        0.079        0.000                      0                10762       28.211        0.000                       0                  3765  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.818        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         11.759        0.000                      0                18553        0.048        0.000                      0                18553  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.818        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.470       -1.470                      1                    9        0.141        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.470       -1.470                      1                    9        0.141        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          25.824        0.000                      0                10762        0.011        0.000                      0                10762  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       11.759        0.000                      0                18553        0.048        0.000                      0                18553  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.818        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.818        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.461       -1.461                      1                    9        0.150        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        25.824        0.000                      0                10762        0.011        0.000                      0                10762  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.461       -1.461                      1                    9        0.150        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         34.666        0.000                      0                   73        0.503        0.000                      0                   73  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         34.666        0.000                      0                   73        0.365        0.000                      0                   73  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       34.666        0.000                      0                   73        0.365        0.000                      0                   73  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       34.671        0.000                      0                   73        0.503        0.000                      0                   73  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          81.678        0.000                      0                  503        3.238        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          81.678        0.000                      0                  503        3.055        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        81.678        0.000                      0                  503        3.055        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        81.687        0.000                      0                  503        3.238        0.000                      0                  503  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.141ns  (logic 2.850ns (10.501%)  route 24.291ns (89.499%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.970    26.291    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][14]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X66Y102        FDCE (Setup_fdce_C_CE)      -0.373    38.050    debuggerTop/video_output/r_linebuffer2_reg[138][14]
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                         -26.291    
  -------------------------------------------------------------------
                         slack                                 11.759    

Slack (MET) :             12.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][21]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.811ns  (logic 2.850ns (10.630%)  route 23.961ns (89.370%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.640    25.961    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X67Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X67Y100        FDCE (Setup_fdce_C_CE)      -0.409    38.014    debuggerTop/video_output/r_linebuffer2_reg[138][21]
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                         -25.961    
  -------------------------------------------------------------------
                         slack                                 12.053    

Slack (MET) :             12.077ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.847ns  (logic 2.850ns (10.616%)  route 23.997ns (89.384%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.676    25.996    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][22]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X66Y98         FDCE (Setup_fdce_C_CE)      -0.373    38.073    debuggerTop/video_output/r_linebuffer2_reg[138][22]
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 12.077    

Slack (MET) :             12.077ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.847ns  (logic 2.850ns (10.616%)  route 23.997ns (89.384%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.676    25.996    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][23]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X66Y98         FDCE (Setup_fdce_C_CE)      -0.373    38.073    debuggerTop/video_output/r_linebuffer2_reg[138][23]
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 12.077    

Slack (MET) :             12.378ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][20]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.510ns  (logic 2.850ns (10.751%)  route 23.660ns (89.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.339    25.660    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X68Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][20]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X68Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.037    debuggerTop/video_output/r_linebuffer2_reg[138][20]
  -------------------------------------------------------------------
                         required time                         38.037    
                         arrival time                         -25.660    
  -------------------------------------------------------------------
                         slack                                 12.378    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][12]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][12]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][15]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][15]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][15]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][5]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][5]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][6]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][6]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.871ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[187][21]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.994ns  (logic 2.852ns (10.972%)  route 23.142ns (89.028%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.756    23.449    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.573 r  debuggerTop/video_fifo/r_linebuffer2[187][23]_i_2/O
                         net (fo=1, routed)           0.444    24.017    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[187]_290
    SLICE_X68Y107        LUT4 (Prop_lut4_I2_O)        0.150    24.167 r  debuggerTop/video_fifo/r_linebuffer2[187][23]_i_1/O
                         net (fo=12, routed)          0.977    25.144    debuggerTop/video_output/r_linebuffer2_reg[187][4]_0[0]
    SLICE_X69Y105        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[187][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y105        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[187][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X69Y105        FDCE (Setup_fdce_C_CE)      -0.407    38.015    debuggerTop/video_output/r_linebuffer2_reg[187][21]
  -------------------------------------------------------------------
                         required time                         38.015    
                         arrival time                         -25.144    
  -------------------------------------------------------------------
                         slack                                 12.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.408    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.098    -0.310 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.310    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.238    -0.588    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092    -0.496    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.681%)  route 0.334ns (70.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           0.334    -0.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.889    -0.784    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.509    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.326    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.181    -0.243    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X10Y98         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y98         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X10Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.455    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.084    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.099    -0.279 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.092    -0.497    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.327    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[4]
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.098    -0.229 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.229    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.254    -0.572    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.120    -0.452    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.143    -0.332    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X48Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X48Y123        FDCE (Hold_fdce_C_D)         0.092    -0.511    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.343    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.099    -0.244 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121    -0.468    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.017    -0.571    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.099    -0.235 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121    -0.468    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.385%)  route 0.109ns (30.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.109    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.099    -0.233 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.121    -0.468    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y38     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X57Y145    debuggerTop/video_output/r_linebuffer0_reg[223][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X10Y98     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X10Y98     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X29Y125    debuggerTop/video_output/r_linebuffer1_reg[206][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X59Y120    debuggerTop/video_output/r_linebuffer2_reg[195][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X59Y120    debuggerTop/video_output/r_linebuffer2_reg[195][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y121    debuggerTop/video_output/r_linebuffer2_reg[197][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer2_reg[197][21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y120    debuggerTop/video_output/r_linebuffer2_reg[197][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y120    debuggerTop/video_output/r_linebuffer2_reg[197][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y120    debuggerTop/video_output/r_linebuffer2_reg[197][5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X10Y98     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X10Y98     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y145    debuggerTop/video_output/r_linebuffer0_reg[223][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][22]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.824ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.988ns  (logic 11.326ns (17.164%)  route 54.662ns (82.836%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 183.748 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.581   157.656    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.620   183.748    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.229    
                         clock uncertainty           -0.183   184.046    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.480    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.480    
                         arrival time                        -157.656    
  -------------------------------------------------------------------
                         slack                                 25.824    

Slack (MET) :             25.854ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.874ns  (logic 11.326ns (17.193%)  route 54.548ns (82.806%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.466   157.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.536   183.664    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.183   183.962    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.396    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.396    
                         arrival time                        -157.541    
  -------------------------------------------------------------------
                         slack                                 25.854    

Slack (MET) :             25.888ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        66.029ns  (logic 11.326ns (17.153%)  route 54.703ns (82.847%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 183.846 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.614   157.696    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.718   183.846    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.334    
                         clock uncertainty           -0.183   184.151    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.585    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.585    
                         arrival time                        -157.697    
  -------------------------------------------------------------------
                         slack                                 25.888    

Slack (MET) :             25.951ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        66.016ns  (logic 11.326ns (17.156%)  route 54.690ns (82.844%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 183.896 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.601   157.684    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.768   183.896    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.384    
                         clock uncertainty           -0.183   184.201    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.635    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.635    
                         arrival time                        -157.684    
  -------------------------------------------------------------------
                         slack                                 25.951    

Slack (MET) :             26.011ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.953ns  (logic 11.326ns (17.173%)  route 54.627ns (82.827%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.538   157.620    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.764   183.892    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.380    
                         clock uncertainty           -0.183   184.197    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.631    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.631    
                         arrival time                        -157.620    
  -------------------------------------------------------------------
                         slack                                 26.011    

Slack (MET) :             26.036ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.778ns  (logic 11.326ns (17.219%)  route 54.451ns (82.781%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 183.749 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.370   157.445    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.621   183.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.230    
                         clock uncertainty           -0.183   184.047    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.481    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.481    
                         arrival time                        -157.445    
  -------------------------------------------------------------------
                         slack                                 26.036    

Slack (MET) :             26.041ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.688ns  (logic 11.326ns (17.242%)  route 54.362ns (82.758%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.281   157.356    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.183   183.963    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.397    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.397    
                         arrival time                        -157.356    
  -------------------------------------------------------------------
                         slack                                 26.041    

Slack (MET) :             26.050ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.918ns  (logic 11.326ns (17.182%)  route 54.592ns (82.818%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.503   157.586    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.769   183.897    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.385    
                         clock uncertainty           -0.183   184.202    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.636    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.636    
                         arrival time                        -157.586    
  -------------------------------------------------------------------
                         slack                                 26.050    

Slack (MET) :             26.104ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.718ns  (logic 11.326ns (17.234%)  route 54.392ns (82.766%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.679 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.311   157.385    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.551   183.679    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.238    
                         clock uncertainty           -0.183   184.055    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -157.386    
  -------------------------------------------------------------------
                         slack                                 26.104    

Slack (MET) :             26.108ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.718ns  (logic 11.326ns (17.234%)  route 54.392ns (82.766%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.311   157.385    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.555   183.683    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.242    
                         clock uncertainty           -0.183   184.059    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.493    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.493    
                         arrival time                        -157.386    
  -------------------------------------------------------------------
                         slack                                 26.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.764ns  (logic 0.161ns (9.125%)  route 1.603ns (90.875%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.791    92.202    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X71Y51         LUT6 (Prop_lut6_I0_O)        0.045    92.247 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_5/O
                         net (fo=1, routed)           0.178    92.425    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_5_n_2
    SLICE_X69Y52         LUT6 (Prop_lut6_I5_O)        0.045    92.470 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_2/O
                         net (fo=1, routed)           0.135    92.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_0
    SLICE_X69Y52         LUT6 (Prop_lut6_I3_O)        0.045    92.650 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_1/O
                         net (fo=1, routed)           0.000    92.650    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X69Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.841    91.742    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X69Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.299    
                         clock uncertainty            0.183    92.482    
    SLICE_X69Y52         FDCE (Hold_fdce_C_D)         0.098    92.580    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                        -92.580    
                         arrival time                          92.650    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.814ns  (logic 0.161ns (8.877%)  route 1.653ns (91.124%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 91.741 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.721    92.132    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y51         LUT6 (Prop_lut6_I0_O)        0.045    92.177 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[1]_i_9/O
                         net (fo=1, routed)           0.161    92.337    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[1]_i_9_n_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.045    92.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[1]_i_4/O
                         net (fo=6, routed)           0.272    92.654    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[1]
    SLICE_X62Y50         LUT6 (Prop_lut6_I3_O)        0.045    92.699 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[1]_i_1/O
                         net (fo=1, routed)           0.000    92.699    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[1]
    SLICE_X62Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.840    91.741    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X62Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.298    
                         clock uncertainty            0.183    92.481    
    SLICE_X62Y50         FDCE (Hold_fdce_C_D)         0.125    92.606    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.606    
                         arrival time                          92.699    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.856ns  (logic 0.161ns (8.675%)  route 1.695ns (91.326%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 91.741 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.708    92.119    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045    92.164 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.190    92.353    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.045    92.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_2/O
                         net (fo=5, routed)           0.298    92.696    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_0[3]
    SLICE_X70Y53         LUT6 (Prop_lut6_I0_O)        0.045    92.741 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_1/O
                         net (fo=1, routed)           0.000    92.741    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg_1
    SLICE_X70Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.840    91.741    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X70Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.298    
                         clock uncertainty            0.183    92.481    
    SLICE_X70Y53         FDCE (Hold_fdce_C_D)         0.124    92.605    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg
  -------------------------------------------------------------------
                         required time                        -92.605    
                         arrival time                          92.741    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.811ns  (logic 0.181ns (9.994%)  route 1.630ns (90.006%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 91.741 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.812    92.223    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.044    92.267 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.179    92.446    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X65Y53         LUT6 (Prop_lut6_I3_O)        0.111    92.557 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_1__0/O
                         net (fo=9, routed)           0.140    92.697    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[1]
    SLICE_X65Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.840    91.741    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X65Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.298    
                         clock uncertainty            0.183    92.481    
    SLICE_X65Y53         FDCE (Hold_fdce_C_D)         0.077    92.558    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.558    
                         arrival time                          92.697    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.116ns (6.493%)  route 1.670ns (93.507%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.708    -0.455    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045    -0.410 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.190    -0.221    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_2/O
                         net (fo=5, routed)           0.274     0.098    debuggerTop/nes/cpu2A03/cpu6502/dor/D[3]
    SLICE_X66Y57         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X66Y57         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X66Y57         FDCE (Hold_fdce_C_D)         0.052    -0.043    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.864ns  (logic 0.161ns (8.635%)  route 1.703ns (91.365%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 91.739 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.708    92.119    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045    92.164 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.328    92.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.045    92.536 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.169    92.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[4]
    SLICE_X58Y50         LUT5 (Prop_lut5_I1_O)        0.045    92.750 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[3]_i_1/O
                         net (fo=1, routed)           0.000    92.750    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[3]
    SLICE_X58Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.838    91.739    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X58Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.296    
                         clock uncertainty            0.183    92.479    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.124    92.603    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.603    
                         arrival time                          92.750    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.116ns (6.355%)  route 1.709ns (93.645%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.708    -0.455    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045    -0.410 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.249    -0.162    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.253     0.137    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.183    -0.097    
    SLICE_X59Y54         FDCE (Hold_fdce_C_D)         0.072    -0.025    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.685%)  route 0.140ns (42.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 91.743 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 91.981 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.571    91.981    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/o_clk_5mhz
    SLICE_X31Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    92.127 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/Q
                         net (fo=1, routed)           0.140    92.267    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data__10[3]
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.045    92.312 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data[4]_i_1__5/O
                         net (fo=1, routed)           0.000    92.312    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data[4]_i_1__5_n_2
    SLICE_X30Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.842    91.743    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/o_clk_5mhz
    SLICE_X30Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    91.994    
    SLICE_X30Y53         FDCE (Hold_fdce_C_D)         0.124    92.118    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.118    
                         arrival time                          92.312    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.890ns  (logic 0.161ns (8.517%)  route 1.729ns (91.484%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 91.739 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.708    92.119    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045    92.164 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.328    92.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.045    92.536 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.195    92.731    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[4]
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.045    92.776 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[4]_i_1/O
                         net (fo=1, routed)           0.000    92.776    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[4]
    SLICE_X59Y51         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.838    91.739    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X59Y51         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.296    
                         clock uncertainty            0.183    92.479    
    SLICE_X59Y51         FDCE (Hold_fdce_C_D)         0.098    92.577    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.577    
                         arrival time                          92.776    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.873ns  (logic 0.181ns (9.665%)  route 1.692ns (90.335%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.812    92.223    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.044    92.267 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.179    92.446    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X65Y53         LUT6 (Prop_lut6_I3_O)        0.111    92.557 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_1__0/O
                         net (fo=9, routed)           0.202    92.758    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[1]_0
    SLICE_X64Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.841    91.742    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X64Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.299    
                         clock uncertainty            0.183    92.482    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.077    92.559    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.559    
                         arrival time                          92.758    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y5      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y7      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y13     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y3      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y1      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y19     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y21     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y4      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y10     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X8Y65      debuggerTop/profiler/r_sample_index_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X8Y65      debuggerTop/profiler/r_sample_index_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X8Y65      debuggerTop/profiler/r_sample_index_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X8Y66      debuggerTop/profiler/r_sample_index_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X8Y66      debuggerTop/profiler/r_sample_index_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X9Y65      debuggerTop/profiler/r_sample_write_enable_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X40Y89     debuggerTop/nes/ppu/r_oam_reg[101][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X40Y89     debuggerTop/nes/ppu/r_oam_reg[101][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X36Y56     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X35Y56     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X36Y56     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X36Y56     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.764ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.141ns  (logic 2.850ns (10.501%)  route 24.291ns (89.499%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.970    26.291    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][14]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.132    38.428    
    SLICE_X66Y102        FDCE (Setup_fdce_C_CE)      -0.373    38.055    debuggerTop/video_output/r_linebuffer2_reg[138][14]
  -------------------------------------------------------------------
                         required time                         38.055    
                         arrival time                         -26.291    
  -------------------------------------------------------------------
                         slack                                 11.764    

Slack (MET) :             12.058ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][21]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.811ns  (logic 2.850ns (10.630%)  route 23.961ns (89.370%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.640    25.961    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X67Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.132    38.428    
    SLICE_X67Y100        FDCE (Setup_fdce_C_CE)      -0.409    38.019    debuggerTop/video_output/r_linebuffer2_reg[138][21]
  -------------------------------------------------------------------
                         required time                         38.019    
                         arrival time                         -25.961    
  -------------------------------------------------------------------
                         slack                                 12.058    

Slack (MET) :             12.082ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.847ns  (logic 2.850ns (10.616%)  route 23.997ns (89.384%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.676    25.996    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][22]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.132    38.452    
    SLICE_X66Y98         FDCE (Setup_fdce_C_CE)      -0.373    38.079    debuggerTop/video_output/r_linebuffer2_reg[138][22]
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 12.082    

Slack (MET) :             12.082ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.847ns  (logic 2.850ns (10.616%)  route 23.997ns (89.384%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.676    25.996    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][23]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.132    38.452    
    SLICE_X66Y98         FDCE (Setup_fdce_C_CE)      -0.373    38.079    debuggerTop/video_output/r_linebuffer2_reg[138][23]
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 12.082    

Slack (MET) :             12.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][20]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.510ns  (logic 2.850ns (10.751%)  route 23.660ns (89.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.339    25.660    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X68Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][20]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.132    38.452    
    SLICE_X68Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.043    debuggerTop/video_output/r_linebuffer2_reg[138][20]
  -------------------------------------------------------------------
                         required time                         38.043    
                         arrival time                         -25.660    
  -------------------------------------------------------------------
                         slack                                 12.383    

Slack (MET) :             12.855ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][12]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.132    38.535    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.126    debuggerTop/video_output/r_linebuffer2_reg[138][12]
  -------------------------------------------------------------------
                         required time                         38.126    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.855    

Slack (MET) :             12.855ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][15]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][15]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.132    38.535    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.126    debuggerTop/video_output/r_linebuffer2_reg[138][15]
  -------------------------------------------------------------------
                         required time                         38.126    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.855    

Slack (MET) :             12.855ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][5]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.132    38.535    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.126    debuggerTop/video_output/r_linebuffer2_reg[138][5]
  -------------------------------------------------------------------
                         required time                         38.126    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.855    

Slack (MET) :             12.855ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][6]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.132    38.535    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.126    debuggerTop/video_output/r_linebuffer2_reg[138][6]
  -------------------------------------------------------------------
                         required time                         38.126    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.855    

Slack (MET) :             12.876ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[187][21]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.994ns  (logic 2.852ns (10.972%)  route 23.142ns (89.028%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.756    23.449    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.573 r  debuggerTop/video_fifo/r_linebuffer2[187][23]_i_2/O
                         net (fo=1, routed)           0.444    24.017    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[187]_290
    SLICE_X68Y107        LUT4 (Prop_lut4_I2_O)        0.150    24.167 r  debuggerTop/video_fifo/r_linebuffer2[187][23]_i_1/O
                         net (fo=12, routed)          0.977    25.144    debuggerTop/video_output/r_linebuffer2_reg[187][4]_0[0]
    SLICE_X69Y105        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[187][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y105        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[187][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.132    38.427    
    SLICE_X69Y105        FDCE (Setup_fdce_C_CE)      -0.407    38.020    debuggerTop/video_output/r_linebuffer2_reg[187][21]
  -------------------------------------------------------------------
                         required time                         38.020    
                         arrival time                         -25.144    
  -------------------------------------------------------------------
                         slack                                 12.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.408    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.098    -0.310 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.310    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.238    -0.588    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092    -0.496    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.681%)  route 0.334ns (70.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           0.334    -0.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.889    -0.784    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.509    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.326    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.181    -0.243    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X10Y98         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y98         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X10Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.455    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.084    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.099    -0.279 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.092    -0.497    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.327    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[4]
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.098    -0.229 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.229    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.254    -0.572    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.120    -0.452    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.143    -0.332    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X48Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X48Y123        FDCE (Hold_fdce_C_D)         0.092    -0.511    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.343    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.099    -0.244 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121    -0.468    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.017    -0.571    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.099    -0.235 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121    -0.468    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.385%)  route 0.109ns (30.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.109    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.099    -0.233 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.121    -0.468    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y38     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X57Y145    debuggerTop/video_output/r_linebuffer0_reg[223][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X10Y98     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X10Y98     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X29Y125    debuggerTop/video_output/r_linebuffer1_reg[206][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X59Y120    debuggerTop/video_output/r_linebuffer2_reg[195][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X59Y120    debuggerTop/video_output/r_linebuffer2_reg[195][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y121    debuggerTop/video_output/r_linebuffer2_reg[197][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer2_reg[197][21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y120    debuggerTop/video_output/r_linebuffer2_reg[197][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y120    debuggerTop/video_output/r_linebuffer2_reg[197][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y120    debuggerTop/video_output/r_linebuffer2_reg[197][5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X10Y98     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X10Y98     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y145    debuggerTop/video_output/r_linebuffer0_reg[223][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X71Y137    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y138    debuggerTop/video_output/r_linebuffer0_reg[224][22]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.833ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.988ns  (logic 11.326ns (17.164%)  route 54.662ns (82.836%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 183.748 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.581   157.656    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.620   183.748    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.229    
                         clock uncertainty           -0.174   184.055    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -157.656    
  -------------------------------------------------------------------
                         slack                                 25.833    

Slack (MET) :             25.863ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.874ns  (logic 11.326ns (17.193%)  route 54.548ns (82.806%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.466   157.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.536   183.664    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.174   183.971    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.405    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.405    
                         arrival time                        -157.541    
  -------------------------------------------------------------------
                         slack                                 25.863    

Slack (MET) :             25.897ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        66.029ns  (logic 11.326ns (17.153%)  route 54.703ns (82.847%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 183.846 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.614   157.696    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.718   183.846    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.334    
                         clock uncertainty           -0.174   184.160    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.594    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.594    
                         arrival time                        -157.697    
  -------------------------------------------------------------------
                         slack                                 25.897    

Slack (MET) :             25.960ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        66.016ns  (logic 11.326ns (17.156%)  route 54.690ns (82.844%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 183.896 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.601   157.684    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.768   183.896    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.384    
                         clock uncertainty           -0.174   184.210    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.644    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.644    
                         arrival time                        -157.684    
  -------------------------------------------------------------------
                         slack                                 25.960    

Slack (MET) :             26.020ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.953ns  (logic 11.326ns (17.173%)  route 54.627ns (82.827%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.538   157.620    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.764   183.892    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.380    
                         clock uncertainty           -0.174   184.206    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.640    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.640    
                         arrival time                        -157.620    
  -------------------------------------------------------------------
                         slack                                 26.020    

Slack (MET) :             26.044ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.778ns  (logic 11.326ns (17.219%)  route 54.451ns (82.781%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 183.749 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.370   157.445    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.621   183.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.230    
                         clock uncertainty           -0.174   184.056    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.490    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.490    
                         arrival time                        -157.445    
  -------------------------------------------------------------------
                         slack                                 26.044    

Slack (MET) :             26.050ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.688ns  (logic 11.326ns (17.242%)  route 54.362ns (82.758%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.281   157.356    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.174   183.972    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.406    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.406    
                         arrival time                        -157.356    
  -------------------------------------------------------------------
                         slack                                 26.050    

Slack (MET) :             26.059ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.918ns  (logic 11.326ns (17.182%)  route 54.592ns (82.818%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.503   157.586    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.769   183.897    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.385    
                         clock uncertainty           -0.174   184.211    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.645    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.645    
                         arrival time                        -157.586    
  -------------------------------------------------------------------
                         slack                                 26.059    

Slack (MET) :             26.112ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.718ns  (logic 11.326ns (17.234%)  route 54.392ns (82.766%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.679 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.311   157.385    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.551   183.679    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.238    
                         clock uncertainty           -0.174   184.064    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.498    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.498    
                         arrival time                        -157.386    
  -------------------------------------------------------------------
                         slack                                 26.112    

Slack (MET) :             26.116ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.718ns  (logic 11.326ns (17.234%)  route 54.392ns (82.766%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.311   157.385    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.555   183.683    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.242    
                         clock uncertainty           -0.174   184.068    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.502    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.502    
                         arrival time                        -157.386    
  -------------------------------------------------------------------
                         slack                                 26.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.764ns  (logic 0.161ns (9.125%)  route 1.603ns (90.875%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.791    92.202    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X71Y51         LUT6 (Prop_lut6_I0_O)        0.045    92.247 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_5/O
                         net (fo=1, routed)           0.178    92.425    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_5_n_2
    SLICE_X69Y52         LUT6 (Prop_lut6_I5_O)        0.045    92.470 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_2/O
                         net (fo=1, routed)           0.135    92.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_0
    SLICE_X69Y52         LUT6 (Prop_lut6_I3_O)        0.045    92.650 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_1/O
                         net (fo=1, routed)           0.000    92.650    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X69Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.841    91.742    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X69Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.299    
                         clock uncertainty            0.174    92.473    
    SLICE_X69Y52         FDCE (Hold_fdce_C_D)         0.098    92.571    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                        -92.571    
                         arrival time                          92.650    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.814ns  (logic 0.161ns (8.877%)  route 1.653ns (91.124%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 91.741 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.721    92.132    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y51         LUT6 (Prop_lut6_I0_O)        0.045    92.177 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[1]_i_9/O
                         net (fo=1, routed)           0.161    92.337    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[1]_i_9_n_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.045    92.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[1]_i_4/O
                         net (fo=6, routed)           0.272    92.654    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[1]
    SLICE_X62Y50         LUT6 (Prop_lut6_I3_O)        0.045    92.699 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[1]_i_1/O
                         net (fo=1, routed)           0.000    92.699    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[1]
    SLICE_X62Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.840    91.741    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X62Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.298    
                         clock uncertainty            0.174    92.472    
    SLICE_X62Y50         FDCE (Hold_fdce_C_D)         0.125    92.597    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.597    
                         arrival time                          92.699    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.856ns  (logic 0.161ns (8.675%)  route 1.695ns (91.326%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 91.741 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.708    92.119    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045    92.164 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.190    92.353    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.045    92.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_2/O
                         net (fo=5, routed)           0.298    92.696    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_0[3]
    SLICE_X70Y53         LUT6 (Prop_lut6_I0_O)        0.045    92.741 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_1/O
                         net (fo=1, routed)           0.000    92.741    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg_1
    SLICE_X70Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.840    91.741    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X70Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.298    
                         clock uncertainty            0.174    92.472    
    SLICE_X70Y53         FDCE (Hold_fdce_C_D)         0.124    92.596    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg
  -------------------------------------------------------------------
                         required time                        -92.596    
                         arrival time                          92.741    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.811ns  (logic 0.181ns (9.994%)  route 1.630ns (90.006%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 91.741 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.812    92.223    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.044    92.267 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.179    92.446    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X65Y53         LUT6 (Prop_lut6_I3_O)        0.111    92.557 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_1__0/O
                         net (fo=9, routed)           0.140    92.697    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[1]
    SLICE_X65Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.840    91.741    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X65Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.298    
                         clock uncertainty            0.174    92.472    
    SLICE_X65Y53         FDCE (Hold_fdce_C_D)         0.077    92.549    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.549    
                         arrival time                          92.697    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.116ns (6.493%)  route 1.670ns (93.507%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.708    -0.455    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045    -0.410 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.190    -0.221    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_2/O
                         net (fo=5, routed)           0.274     0.098    debuggerTop/nes/cpu2A03/cpu6502/dor/D[3]
    SLICE_X66Y57         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X66Y57         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.174    -0.104    
    SLICE_X66Y57         FDCE (Hold_fdce_C_D)         0.052    -0.052    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.864ns  (logic 0.161ns (8.635%)  route 1.703ns (91.365%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 91.739 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.708    92.119    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045    92.164 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.328    92.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.045    92.536 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.169    92.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[4]
    SLICE_X58Y50         LUT5 (Prop_lut5_I1_O)        0.045    92.750 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[3]_i_1/O
                         net (fo=1, routed)           0.000    92.750    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[3]
    SLICE_X58Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.838    91.739    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X58Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.296    
                         clock uncertainty            0.174    92.470    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.124    92.594    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.594    
                         arrival time                          92.750    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.116ns (6.355%)  route 1.709ns (93.645%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.708    -0.455    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045    -0.410 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.249    -0.162    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.253     0.137    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.174    -0.106    
    SLICE_X59Y54         FDCE (Hold_fdce_C_D)         0.072    -0.034    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.685%)  route 0.140ns (42.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 91.743 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 91.981 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.571    91.981    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/o_clk_5mhz
    SLICE_X31Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    92.127 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/Q
                         net (fo=1, routed)           0.140    92.267    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data__10[3]
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.045    92.312 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data[4]_i_1__5/O
                         net (fo=1, routed)           0.000    92.312    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data[4]_i_1__5_n_2
    SLICE_X30Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.842    91.743    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/o_clk_5mhz
    SLICE_X30Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    91.994    
    SLICE_X30Y53         FDCE (Hold_fdce_C_D)         0.124    92.118    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.118    
                         arrival time                          92.312    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.890ns  (logic 0.161ns (8.517%)  route 1.729ns (91.484%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 91.739 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.708    92.119    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.045    92.164 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.328    92.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.045    92.536 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.195    92.731    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[4]
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.045    92.776 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[4]_i_1/O
                         net (fo=1, routed)           0.000    92.776    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[4]
    SLICE_X59Y51         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.838    91.739    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X59Y51         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.296    
                         clock uncertainty            0.174    92.470    
    SLICE_X59Y51         FDCE (Hold_fdce_C_D)         0.098    92.568    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.568    
                         arrival time                          92.776    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.156%)  route 0.138ns (37.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.138    -0.326    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X30Y94         LUT4 (Prop_lut4_I2_O)        0.099    -0.227 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X30Y94         FDRE (Hold_fdre_C_D)         0.121    -0.435    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y5      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y7      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y13     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y3      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y1      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y19     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y21     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y4      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y10     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X8Y65      debuggerTop/profiler/r_sample_index_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X8Y65      debuggerTop/profiler/r_sample_index_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X8Y65      debuggerTop/profiler/r_sample_index_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X8Y66      debuggerTop/profiler/r_sample_index_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X8Y66      debuggerTop/profiler/r_sample_index_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X9Y65      debuggerTop/profiler/r_sample_write_enable_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X10Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X40Y89     debuggerTop/nes/ppu/r_oam_reg[101][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X40Y89     debuggerTop/nes/ppu/r_oam_reg[101][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X36Y56     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X35Y56     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X36Y56     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X36Y56     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.818ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.818ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.113ns  (logic 0.419ns (37.634%)  route 0.694ns (62.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.694     1.113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y95         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                183.818    

Slack (MET) :             183.879ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.734%)  route 0.585ns (58.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.585     1.004    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.266   184.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.883    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                183.879    

Slack (MET) :             183.918ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.354%)  route 0.594ns (58.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                183.918    

Slack (MET) :             183.922ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.220%)  route 0.678ns (59.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.678     1.134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X15Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                183.922    

Slack (MET) :             184.012ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.918ns  (logic 0.419ns (45.631%)  route 0.499ns (54.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.499     0.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.219   184.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.930    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                184.012    

Slack (MET) :             184.036ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.779%)  route 0.610ns (57.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.610     1.066    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                184.036    

Slack (MET) :             184.041ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.015ns  (logic 0.456ns (44.929%)  route 0.559ns (55.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.559     1.015    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X15Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                184.041    

Slack (MET) :             184.048ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.083%)  route 0.602ns (56.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.602     1.058    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                184.048    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.141ns  (logic 2.850ns (10.501%)  route 24.291ns (89.499%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.970    26.291    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][14]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X66Y102        FDCE (Setup_fdce_C_CE)      -0.373    38.050    debuggerTop/video_output/r_linebuffer2_reg[138][14]
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                         -26.291    
  -------------------------------------------------------------------
                         slack                                 11.759    

Slack (MET) :             12.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][21]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.811ns  (logic 2.850ns (10.630%)  route 23.961ns (89.370%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.640    25.961    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X67Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X67Y100        FDCE (Setup_fdce_C_CE)      -0.409    38.014    debuggerTop/video_output/r_linebuffer2_reg[138][21]
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                         -25.961    
  -------------------------------------------------------------------
                         slack                                 12.053    

Slack (MET) :             12.077ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.847ns  (logic 2.850ns (10.616%)  route 23.997ns (89.384%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.676    25.996    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][22]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X66Y98         FDCE (Setup_fdce_C_CE)      -0.373    38.073    debuggerTop/video_output/r_linebuffer2_reg[138][22]
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 12.077    

Slack (MET) :             12.077ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.847ns  (logic 2.850ns (10.616%)  route 23.997ns (89.384%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.676    25.996    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][23]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X66Y98         FDCE (Setup_fdce_C_CE)      -0.373    38.073    debuggerTop/video_output/r_linebuffer2_reg[138][23]
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 12.077    

Slack (MET) :             12.378ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][20]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.510ns  (logic 2.850ns (10.751%)  route 23.660ns (89.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.339    25.660    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X68Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][20]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X68Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.037    debuggerTop/video_output/r_linebuffer2_reg[138][20]
  -------------------------------------------------------------------
                         required time                         38.037    
                         arrival time                         -25.660    
  -------------------------------------------------------------------
                         slack                                 12.378    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][12]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][12]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][15]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][15]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][15]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][5]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][5]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][6]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][6]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.871ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[187][21]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.994ns  (logic 2.852ns (10.972%)  route 23.142ns (89.028%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.756    23.449    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.573 r  debuggerTop/video_fifo/r_linebuffer2[187][23]_i_2/O
                         net (fo=1, routed)           0.444    24.017    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[187]_290
    SLICE_X68Y107        LUT4 (Prop_lut4_I2_O)        0.150    24.167 r  debuggerTop/video_fifo/r_linebuffer2[187][23]_i_1/O
                         net (fo=12, routed)          0.977    25.144    debuggerTop/video_output/r_linebuffer2_reg[187][4]_0[0]
    SLICE_X69Y105        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[187][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y105        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[187][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X69Y105        FDCE (Setup_fdce_C_CE)      -0.407    38.015    debuggerTop/video_output/r_linebuffer2_reg[187][21]
  -------------------------------------------------------------------
                         required time                         38.015    
                         arrival time                         -25.144    
  -------------------------------------------------------------------
                         slack                                 12.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.408    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.098    -0.310 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.310    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.138    -0.451    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.681%)  route 0.334ns (70.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           0.334    -0.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.889    -0.784    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.509    
                         clock uncertainty            0.138    -0.371    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.188    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.181    -0.243    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X10Y98         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y98         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.138    -0.435    
    SLICE_X10Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.084    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.099    -0.279 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.092    -0.360    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.327    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[4]
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.098    -0.229 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.229    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.138    -0.435    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.120    -0.315    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.143    -0.332    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X48Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X48Y123        FDCE (Hold_fdce_C_D)         0.092    -0.373    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.343    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.099    -0.244 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.138    -0.451    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.017    -0.434    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.099    -0.235 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.385%)  route 0.109ns (30.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.109    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.099    -0.233 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.121    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.818ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.818ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.113ns  (logic 0.419ns (37.634%)  route 0.694ns (62.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.694     1.113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y95         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                183.818    

Slack (MET) :             183.879ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.734%)  route 0.585ns (58.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.585     1.004    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.266   184.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.883    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                183.879    

Slack (MET) :             183.918ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.354%)  route 0.594ns (58.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                183.918    

Slack (MET) :             183.922ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.220%)  route 0.678ns (59.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.678     1.134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X15Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                183.922    

Slack (MET) :             184.012ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.918ns  (logic 0.419ns (45.631%)  route 0.499ns (54.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.499     0.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.219   184.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.930    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                184.012    

Slack (MET) :             184.036ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.779%)  route 0.610ns (57.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.610     1.066    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                184.036    

Slack (MET) :             184.041ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.015ns  (logic 0.456ns (44.929%)  route 0.559ns (55.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.559     1.015    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X15Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                184.041    

Slack (MET) :             184.048ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.083%)  route 0.602ns (56.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.602     1.058    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                184.048    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.470ns,  Total Violation       -1.470ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.905ns  (logic 0.456ns (23.938%)  route 1.449ns (76.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 553.946 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 553.557 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.641   553.557    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X33Y96         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.456   554.013 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.449   555.462    debuggerTop/video_output_sync/r_data_0
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.521   553.946    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.342    
                         clock uncertainty           -0.303   554.039    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)       -0.047   553.992    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.992    
                         arrival time                        -555.462    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (MET) :             37.853ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.518ns  (logic 0.419ns (27.595%)  route 1.099ns (72.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.099     1.518    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.233    39.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 37.853    

Slack (MET) :             38.031ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.355ns  (logic 0.478ns (35.270%)  route 0.877ns (64.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.877     1.355    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                 38.031    

Slack (MET) :             38.125ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.384ns  (logic 0.518ns (37.429%)  route 0.866ns (62.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.866     1.384    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X28Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 38.125    

Slack (MET) :             38.325ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.408%)  route 0.593ns (58.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.593     1.012    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X28Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 38.325    

Slack (MET) :             38.336ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.885%)  route 0.717ns (61.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.717     1.173    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 38.336    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.154ns  (logic 0.518ns (44.900%)  route 0.636ns (55.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.636     1.154    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.404ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.986ns  (logic 0.478ns (48.469%)  route 0.508ns (51.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.508     0.986    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X12Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 38.404    

Slack (MET) :             38.492ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.772%)  route 0.563ns (55.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.563     1.019    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 38.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.808%)  route 0.698ns (83.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.571    -0.593    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X33Y96         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.698     0.246    debuggerTop/video_output_sync/r_data_0
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.843    -0.830    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.303     0.029    
    SLICE_X31Y97         FDCE (Hold_fdce_C_D)         0.075     0.104    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.470ns,  Total Violation       -1.470ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.905ns  (logic 0.456ns (23.938%)  route 1.449ns (76.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 553.946 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 553.557 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.641   553.557    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X33Y96         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.456   554.013 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.449   555.462    debuggerTop/video_output_sync/r_data_0
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.521   553.946    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.342    
                         clock uncertainty           -0.303   554.039    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)       -0.047   553.992    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.992    
                         arrival time                        -555.462    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (MET) :             37.853ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.518ns  (logic 0.419ns (27.595%)  route 1.099ns (72.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.099     1.518    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.233    39.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 37.853    

Slack (MET) :             38.031ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.355ns  (logic 0.478ns (35.270%)  route 0.877ns (64.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.877     1.355    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                 38.031    

Slack (MET) :             38.125ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.384ns  (logic 0.518ns (37.429%)  route 0.866ns (62.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.866     1.384    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X28Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 38.125    

Slack (MET) :             38.325ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.408%)  route 0.593ns (58.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.593     1.012    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X28Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 38.325    

Slack (MET) :             38.336ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.885%)  route 0.717ns (61.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.717     1.173    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 38.336    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.154ns  (logic 0.518ns (44.900%)  route 0.636ns (55.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.636     1.154    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.404ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.986ns  (logic 0.478ns (48.469%)  route 0.508ns (51.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.508     0.986    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X12Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 38.404    

Slack (MET) :             38.492ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.772%)  route 0.563ns (55.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.563     1.019    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 38.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.808%)  route 0.698ns (83.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.571    -0.593    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X33Y96         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.698     0.246    debuggerTop/video_output_sync/r_data_0
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.843    -0.830    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.303     0.029    
    SLICE_X31Y97         FDCE (Hold_fdce_C_D)         0.075     0.104    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.824ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.988ns  (logic 11.326ns (17.164%)  route 54.662ns (82.836%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 183.748 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.581   157.656    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.620   183.748    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.229    
                         clock uncertainty           -0.183   184.046    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.480    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.480    
                         arrival time                        -157.656    
  -------------------------------------------------------------------
                         slack                                 25.824    

Slack (MET) :             25.854ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.874ns  (logic 11.326ns (17.193%)  route 54.548ns (82.806%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.466   157.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.536   183.664    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.183   183.962    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.396    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.396    
                         arrival time                        -157.541    
  -------------------------------------------------------------------
                         slack                                 25.854    

Slack (MET) :             25.888ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        66.029ns  (logic 11.326ns (17.153%)  route 54.703ns (82.847%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 183.846 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.614   157.696    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.718   183.846    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.334    
                         clock uncertainty           -0.183   184.151    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.585    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.585    
                         arrival time                        -157.697    
  -------------------------------------------------------------------
                         slack                                 25.888    

Slack (MET) :             25.951ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        66.016ns  (logic 11.326ns (17.156%)  route 54.690ns (82.844%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 183.896 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.601   157.684    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.768   183.896    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.384    
                         clock uncertainty           -0.183   184.201    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.635    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.635    
                         arrival time                        -157.684    
  -------------------------------------------------------------------
                         slack                                 25.951    

Slack (MET) :             26.011ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.953ns  (logic 11.326ns (17.173%)  route 54.627ns (82.827%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.538   157.620    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.764   183.892    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.380    
                         clock uncertainty           -0.183   184.197    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.631    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.631    
                         arrival time                        -157.620    
  -------------------------------------------------------------------
                         slack                                 26.011    

Slack (MET) :             26.036ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.778ns  (logic 11.326ns (17.219%)  route 54.451ns (82.781%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 183.749 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.370   157.445    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.621   183.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.230    
                         clock uncertainty           -0.183   184.047    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.481    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.481    
                         arrival time                        -157.445    
  -------------------------------------------------------------------
                         slack                                 26.036    

Slack (MET) :             26.041ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.688ns  (logic 11.326ns (17.242%)  route 54.362ns (82.758%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.281   157.356    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.183   183.963    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.397    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.397    
                         arrival time                        -157.356    
  -------------------------------------------------------------------
                         slack                                 26.041    

Slack (MET) :             26.050ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.918ns  (logic 11.326ns (17.182%)  route 54.592ns (82.818%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.503   157.586    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.769   183.897    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.385    
                         clock uncertainty           -0.183   184.202    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.636    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.636    
                         arrival time                        -157.586    
  -------------------------------------------------------------------
                         slack                                 26.050    

Slack (MET) :             26.104ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.718ns  (logic 11.326ns (17.234%)  route 54.392ns (82.766%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.679 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.311   157.385    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.551   183.679    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.238    
                         clock uncertainty           -0.183   184.055    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -157.386    
  -------------------------------------------------------------------
                         slack                                 26.104    

Slack (MET) :             26.108ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.718ns  (logic 11.326ns (17.234%)  route 54.392ns (82.766%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.311   157.385    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.555   183.683    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.242    
                         clock uncertainty           -0.183   184.059    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.493    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.493    
                         arrival time                        -157.386    
  -------------------------------------------------------------------
                         slack                                 26.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.685%)  route 0.140ns (42.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 91.743 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 91.981 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.571    91.981    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/o_clk_5mhz
    SLICE_X31Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    92.127 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/Q
                         net (fo=1, routed)           0.140    92.267    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data__10[3]
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.045    92.312 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data[4]_i_1__5/O
                         net (fo=1, routed)           0.000    92.312    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data[4]_i_1__5_n_2
    SLICE_X30Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.842    91.743    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/o_clk_5mhz
    SLICE_X30Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    91.994    
                         clock uncertainty            0.183    92.177    
    SLICE_X30Y53         FDCE (Hold_fdce_C_D)         0.124    92.301    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.301    
                         arrival time                          92.312    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.156%)  route 0.138ns (37.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.138    -0.326    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X30Y94         LUT4 (Prop_lut4_I2_O)        0.099    -0.227 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.183    -0.373    
    SLICE_X30Y94         FDRE (Hold_fdre_C_D)         0.121    -0.252    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.858%)  route 0.159ns (52.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 91.733 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 91.972 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.562    91.972    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y63         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDCE (Prop_fdce_C_Q)         0.146    92.118 r  debuggerTop/nes/ppu/r_ppuaddr_reg[7]/Q
                         net (fo=2, routed)           0.159    92.277    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[5]
    SLICE_X49Y63         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.832    91.733    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X49Y63         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.252    91.985    
                         clock uncertainty            0.183    92.168    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.082    92.250    debuggerTop/nes/ppu/r_video_address_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.250    
                         arrival time                          92.277    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.240%)  route 0.137ns (41.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 91.979 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.569    91.979    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X41Y51         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.146    92.125 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/Q
                         net (fo=1, routed)           0.137    92.262    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[2]
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.045    92.307 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    92.307    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1_n_2
    SLICE_X40Y51         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.841    91.742    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X40Y51         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.250    91.992    
                         clock uncertainty            0.183    92.175    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.099    92.274    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.274    
                         arrival time                          92.307    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.213%)  route 0.137ns (41.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 91.979 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.569    91.979    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X41Y52         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.146    92.125 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/Q
                         net (fo=1, routed)           0.137    92.262    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.045    92.307 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000    92.307    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[6]_i_1__1_n_2
    SLICE_X40Y52         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.841    91.742    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X40Y52         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.250    91.992    
                         clock uncertainty            0.183    92.175    
    SLICE_X40Y52         FDCE (Hold_fdce_C_D)         0.099    92.274    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.274    
                         arrival time                          92.307    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_video_address_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/mcu_nametable/r_nes_write_address_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.547ns  (logic 0.191ns (34.888%)  route 0.356ns (65.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 91.733 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 91.975 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.565    91.975    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X44Y62         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_video_address_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDCE (Prop_fdce_C_Q)         0.146    92.121 r  debuggerTop/nes/ppu/sprites/r_video_address_reg[5]/Q
                         net (fo=1, routed)           0.111    92.232    debuggerTop/nes/ppu/sprites/w_sprites_video_address[5]
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.045    92.277 r  debuggerTop/nes/ppu/sprites/r_nes_write_address[5]_i_1/O
                         net (fo=4, routed)           0.246    92.522    debuggerTop/mcu_nametable/w_nes_nametable_address[5]
    SLICE_X54Y60         FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.832    91.733    debuggerTop/mcu_nametable/o_clk_5mhz
    SLICE_X54Y60         FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_address_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.504    92.237    
                         clock uncertainty            0.183    92.420    
    SLICE_X54Y60         FDCE (Hold_fdce_C_D)         0.067    92.487    debuggerTop/mcu_nametable/r_nes_write_address_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.487    
                         arrival time                          92.522    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_v_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_video_address_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.380ns  (logic 0.191ns (50.216%)  route 0.189ns (49.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 91.737 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.566    91.976    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X45Y61         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/background/r_v_reg[4]/Q
                         net (fo=6, routed)           0.189    92.311    debuggerTop/nes/ppu/background/r_v_reg_n_2_[4]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.045    92.356 r  debuggerTop/nes/ppu/background/r_video_address[4]_i_1/O
                         net (fo=1, routed)           0.000    92.356    debuggerTop/nes/ppu/background/r_video_address[4]
    SLICE_X46Y59         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.836    91.737    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X46Y59         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.012    
                         clock uncertainty            0.183    92.195    
    SLICE_X46Y59         FDCE (Hold_fdce_C_D)         0.125    92.320    debuggerTop/nes/ppu/background/r_video_address_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.320    
                         arrival time                          92.356    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuctrl_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_video_address_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.336ns  (logic 0.167ns (49.652%)  route 0.169ns (50.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 91.737 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 91.974 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.564    91.974    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y61         FDCE                                         r  debuggerTop/nes/ppu/r_ppuctrl_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.167    92.141 r  debuggerTop/nes/ppu/r_ppuctrl_reg[3]/Q
                         net (fo=1, routed)           0.169    92.310    debuggerTop/nes/ppu/sprites/r_video_address_reg[12]_1[0]
    SLICE_X45Y60         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_video_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.836    91.737    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X45Y60         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_video_address_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.012    
                         clock uncertainty            0.183    92.195    
    SLICE_X45Y60         FDCE (Hold_fdce_C_D)         0.077    92.272    debuggerTop/nes/ppu/sprites/r_video_address_reg[12]
  -------------------------------------------------------------------
                         required time                        -92.272    
                         arrival time                          92.310    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_v_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_video_address_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.362%)  route 0.167ns (46.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 91.736 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.566    91.976    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X44Y60         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/background/r_v_reg[10]/Q
                         net (fo=5, routed)           0.167    92.289    debuggerTop/nes/ppu/background/r_v_reg_n_2_[10]
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.045    92.334 r  debuggerTop/nes/ppu/background/r_video_address[10]_i_1/O
                         net (fo=1, routed)           0.000    92.334    debuggerTop/nes/ppu/background/r_video_address[10]
    SLICE_X47Y61         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.835    91.736    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X47Y61         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.011    
                         clock uncertainty            0.183    92.194    
    SLICE_X47Y61         FDCE (Hold_fdce_C_D)         0.098    92.292    debuggerTop/nes/ppu/background/r_video_address_reg[10]
  -------------------------------------------------------------------
                         required time                        -92.292    
                         arrival time                          92.334    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.887%)  route 0.172ns (54.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 91.739 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 91.978 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.568    91.978    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X43Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.146    92.124 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/Q
                         net (fo=2, routed)           0.172    92.296    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[13]
    SLICE_X44Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.838    91.739    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X44Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.255    91.994    
                         clock uncertainty            0.183    92.177    
    SLICE_X44Y55         FDCE (Hold_fdce_C_D)         0.077    92.254    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[14]
  -------------------------------------------------------------------
                         required time                        -92.254    
                         arrival time                          92.296    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.141ns  (logic 2.850ns (10.501%)  route 24.291ns (89.499%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.970    26.291    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][14]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X66Y102        FDCE (Setup_fdce_C_CE)      -0.373    38.050    debuggerTop/video_output/r_linebuffer2_reg[138][14]
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                         -26.291    
  -------------------------------------------------------------------
                         slack                                 11.759    

Slack (MET) :             12.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][21]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.811ns  (logic 2.850ns (10.630%)  route 23.961ns (89.370%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.640    25.961    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X67Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X67Y100        FDCE (Setup_fdce_C_CE)      -0.409    38.014    debuggerTop/video_output/r_linebuffer2_reg[138][21]
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                         -25.961    
  -------------------------------------------------------------------
                         slack                                 12.053    

Slack (MET) :             12.077ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.847ns  (logic 2.850ns (10.616%)  route 23.997ns (89.384%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.676    25.996    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][22]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X66Y98         FDCE (Setup_fdce_C_CE)      -0.373    38.073    debuggerTop/video_output/r_linebuffer2_reg[138][22]
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 12.077    

Slack (MET) :             12.077ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.847ns  (logic 2.850ns (10.616%)  route 23.997ns (89.384%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.676    25.996    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][23]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X66Y98         FDCE (Setup_fdce_C_CE)      -0.373    38.073    debuggerTop/video_output/r_linebuffer2_reg[138][23]
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 12.077    

Slack (MET) :             12.378ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][20]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.510ns  (logic 2.850ns (10.751%)  route 23.660ns (89.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.097 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          1.339    25.660    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X68Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.513    38.097    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][20]/C
                         clock pessimism              0.487    38.584    
                         clock uncertainty           -0.138    38.446    
    SLICE_X68Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.037    debuggerTop/video_output/r_linebuffer2_reg[138][20]
  -------------------------------------------------------------------
                         required time                         38.037    
                         arrival time                         -25.660    
  -------------------------------------------------------------------
                         slack                                 12.378    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][12]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][12]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][15]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][15]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][15]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][5]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][5]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[138][6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.122ns  (logic 2.850ns (10.911%)  route 23.272ns (89.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.180 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.551    23.243    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I4_O)        0.124    23.367 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_2/O
                         net (fo=1, routed)           0.805    24.173    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[138]_271
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.148    24.321 r  debuggerTop/video_fifo/r_linebuffer2[138][23]_i_1/O
                         net (fo=12, routed)          0.951    25.271    debuggerTop/video_output/r_linebuffer2_reg[138][4]_0[0]
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.596    38.180    debuggerTop/video_output/o_clk_25mhz
    SLICE_X73Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[138][6]/C
                         clock pessimism              0.487    38.667    
                         clock uncertainty           -0.138    38.529    
    SLICE_X73Y98         FDCE (Setup_fdce_C_CE)      -0.409    38.120    debuggerTop/video_output/r_linebuffer2_reg[138][6]
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.871ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[187][21]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.994ns  (logic 2.852ns (10.972%)  route 23.142ns (89.028%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        13.964    15.568    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X61Y143        LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3/O
                         net (fo=44, routed)          7.756    23.449    debuggerTop/video_fifo/r_linebuffer1[202][23]_i_3_n_2
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.573 r  debuggerTop/video_fifo/r_linebuffer2[187][23]_i_2/O
                         net (fo=1, routed)           0.444    24.017    debuggerTop/video_fifo/video_output/r_linebuffer0_reg[187]_290
    SLICE_X68Y107        LUT4 (Prop_lut4_I2_O)        0.150    24.167 r  debuggerTop/video_fifo/r_linebuffer2[187][23]_i_1/O
                         net (fo=12, routed)          0.977    25.144    debuggerTop/video_output/r_linebuffer2_reg[187][4]_0[0]
    SLICE_X69Y105        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[187][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y105        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[187][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X69Y105        FDCE (Setup_fdce_C_CE)      -0.407    38.015    debuggerTop/video_output/r_linebuffer2_reg[187][21]
  -------------------------------------------------------------------
                         required time                         38.015    
                         arrival time                         -25.144    
  -------------------------------------------------------------------
                         slack                                 12.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.408    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.098    -0.310 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.310    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.138    -0.451    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.681%)  route 0.334ns (70.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           0.334    -0.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.889    -0.784    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.509    
                         clock uncertainty            0.138    -0.371    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.188    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.181    -0.243    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X10Y98         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y98         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.138    -0.435    
    SLICE_X10Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.084    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.099    -0.279 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.092    -0.360    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.327    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[4]
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.098    -0.229 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.229    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.138    -0.435    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.120    -0.315    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.143    -0.332    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X48Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y123        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X48Y123        FDCE (Hold_fdce_C_D)         0.092    -0.373    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.343    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.099    -0.244 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.576    -0.588    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.847    -0.826    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X11Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.138    -0.451    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.017    -0.434    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.099    -0.235 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.385%)  route 0.109ns (30.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.575    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.109    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.099    -0.233 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.846    -0.827    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.121    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.818ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.818ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.113ns  (logic 0.419ns (37.634%)  route 0.694ns (62.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.694     1.113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y95         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                183.818    

Slack (MET) :             183.879ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.734%)  route 0.585ns (58.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.585     1.004    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.266   184.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.883    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                183.879    

Slack (MET) :             183.918ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.354%)  route 0.594ns (58.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                183.918    

Slack (MET) :             183.922ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.220%)  route 0.678ns (59.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.678     1.134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X15Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                183.922    

Slack (MET) :             184.012ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.918ns  (logic 0.419ns (45.631%)  route 0.499ns (54.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.499     0.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.219   184.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.930    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                184.012    

Slack (MET) :             184.036ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.779%)  route 0.610ns (57.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.610     1.066    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                184.036    

Slack (MET) :             184.041ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.015ns  (logic 0.456ns (44.929%)  route 0.559ns (55.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.559     1.015    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X15Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                184.041    

Slack (MET) :             184.048ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.083%)  route 0.602ns (56.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.602     1.058    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                184.048    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.818ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.818ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.113ns  (logic 0.419ns (37.634%)  route 0.694ns (62.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.694     1.113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y95         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                183.818    

Slack (MET) :             183.879ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.734%)  route 0.585ns (58.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.585     1.004    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.266   184.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.883    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                183.879    

Slack (MET) :             183.918ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.354%)  route 0.594ns (58.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                183.918    

Slack (MET) :             183.922ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.220%)  route 0.678ns (59.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.678     1.134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X15Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                183.922    

Slack (MET) :             184.012ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.918ns  (logic 0.419ns (45.631%)  route 0.499ns (54.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.499     0.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.219   184.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.930    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                184.012    

Slack (MET) :             184.036ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.779%)  route 0.610ns (57.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.610     1.066    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                184.036    

Slack (MET) :             184.041ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.015ns  (logic 0.456ns (44.929%)  route 0.559ns (55.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.559     1.015    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X15Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                184.041    

Slack (MET) :             184.048ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.083%)  route 0.602ns (56.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.602     1.058    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                184.048    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.461ns,  Total Violation       -1.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.905ns  (logic 0.456ns (23.938%)  route 1.449ns (76.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 553.946 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 553.557 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.641   553.557    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X33Y96         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.456   554.013 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.449   555.462    debuggerTop/video_output_sync/r_data_0
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.521   553.946    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.342    
                         clock uncertainty           -0.294   554.048    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)       -0.047   554.001    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        554.000    
                         arrival time                        -555.462    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (MET) :             37.853ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.518ns  (logic 0.419ns (27.595%)  route 1.099ns (72.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.099     1.518    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.233    39.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 37.853    

Slack (MET) :             38.031ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.355ns  (logic 0.478ns (35.270%)  route 0.877ns (64.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.877     1.355    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                 38.031    

Slack (MET) :             38.125ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.384ns  (logic 0.518ns (37.429%)  route 0.866ns (62.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.866     1.384    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X28Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 38.125    

Slack (MET) :             38.325ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.408%)  route 0.593ns (58.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.593     1.012    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X28Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 38.325    

Slack (MET) :             38.336ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.885%)  route 0.717ns (61.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.717     1.173    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 38.336    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.154ns  (logic 0.518ns (44.900%)  route 0.636ns (55.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.636     1.154    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.404ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.986ns  (logic 0.478ns (48.469%)  route 0.508ns (51.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.508     0.986    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X12Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 38.404    

Slack (MET) :             38.492ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.772%)  route 0.563ns (55.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.563     1.019    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 38.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.808%)  route 0.698ns (83.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.571    -0.593    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X33Y96         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.698     0.246    debuggerTop/video_output_sync/r_data_0
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.843    -0.830    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.294     0.020    
    SLICE_X31Y97         FDCE (Hold_fdce_C_D)         0.075     0.095    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.824ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.988ns  (logic 11.326ns (17.164%)  route 54.662ns (82.836%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 183.748 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.581   157.656    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.620   183.748    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.229    
                         clock uncertainty           -0.183   184.046    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.480    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.480    
                         arrival time                        -157.656    
  -------------------------------------------------------------------
                         slack                                 25.824    

Slack (MET) :             25.854ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.874ns  (logic 11.326ns (17.193%)  route 54.548ns (82.806%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.466   157.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.536   183.664    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.183   183.962    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.396    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.396    
                         arrival time                        -157.541    
  -------------------------------------------------------------------
                         slack                                 25.854    

Slack (MET) :             25.888ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        66.029ns  (logic 11.326ns (17.153%)  route 54.703ns (82.847%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 183.846 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.614   157.696    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.718   183.846    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.334    
                         clock uncertainty           -0.183   184.151    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.585    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.585    
                         arrival time                        -157.697    
  -------------------------------------------------------------------
                         slack                                 25.888    

Slack (MET) :             25.951ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        66.016ns  (logic 11.326ns (17.156%)  route 54.690ns (82.844%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 183.896 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.601   157.684    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.768   183.896    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.384    
                         clock uncertainty           -0.183   184.201    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.635    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.635    
                         arrival time                        -157.684    
  -------------------------------------------------------------------
                         slack                                 25.951    

Slack (MET) :             26.011ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.953ns  (logic 11.326ns (17.173%)  route 54.627ns (82.827%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.538   157.620    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.764   183.892    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.380    
                         clock uncertainty           -0.183   184.197    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.631    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.631    
                         arrival time                        -157.620    
  -------------------------------------------------------------------
                         slack                                 26.011    

Slack (MET) :             26.036ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.778ns  (logic 11.326ns (17.219%)  route 54.451ns (82.781%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 183.749 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.370   157.445    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.621   183.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.230    
                         clock uncertainty           -0.183   184.047    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.481    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.481    
                         arrival time                        -157.445    
  -------------------------------------------------------------------
                         slack                                 26.036    

Slack (MET) :             26.041ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.688ns  (logic 11.326ns (17.242%)  route 54.362ns (82.758%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.281   157.356    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.183   183.963    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.397    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.397    
                         arrival time                        -157.356    
  -------------------------------------------------------------------
                         slack                                 26.041    

Slack (MET) :             26.050ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.918ns  (logic 11.326ns (17.182%)  route 54.592ns (82.818%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.476   154.341    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124   154.465 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.493   154.958    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124   155.082 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.503   157.586    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.769   183.897    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.385    
                         clock uncertainty           -0.183   184.202    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.636    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.636    
                         arrival time                        -157.586    
  -------------------------------------------------------------------
                         slack                                 26.050    

Slack (MET) :             26.104ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.718ns  (logic 11.326ns (17.234%)  route 54.392ns (82.766%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.679 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.311   157.385    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.551   183.679    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.238    
                         clock uncertainty           -0.183   184.055    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -157.386    
  -------------------------------------------------------------------
                         slack                                 26.104    

Slack (MET) :             26.108ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.718ns  (logic 11.326ns (17.234%)  route 54.392ns (82.766%))
  Logic Levels:           73  (LUT2=4 LUT3=13 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 91.668 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.633    91.668    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDCE (Prop_fdce_C_Q)         0.524    92.192 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=175, routed)         1.502    93.694    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[0]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124    93.818 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_14/O
                         net (fo=78, routed)          1.858    95.676    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[0]_0
    SLICE_X78Y49         LUT6 (Prop_lut6_I1_O)        0.124    95.800 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_38/O
                         net (fo=3, routed)           1.036    96.836    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I0_O)        0.124    96.960 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0/O
                         net (fo=1, routed)           0.979    97.938    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5__0_n_2
    SLICE_X77Y50         LUT6 (Prop_lut6_I0_O)        0.124    98.062 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3/O
                         net (fo=9, routed)           1.000    99.062    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3_n_2
    SLICE_X68Y52         LUT4 (Prop_lut4_I0_O)        0.124    99.186 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.678    99.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3_n_2
    SLICE_X68Y52         LUT6 (Prop_lut6_I5_O)        0.124    99.988 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.509   100.497    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.124   100.621 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.608   101.228    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.124   101.352 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.807   102.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.149   102.308 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.450   102.758    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.358   103.116 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.938   104.054    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.332   104.386 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.924   105.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.124   105.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.998   106.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124   106.556 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.483   107.039    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X60Y52         LUT3 (Prop_lut3_I2_O)        0.116   107.155 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.586   107.741    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X62Y54         LUT5 (Prop_lut5_I3_O)        0.328   108.069 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.865   108.934    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.150   109.084 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.266   109.349    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.332   109.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.429   110.111    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.120   110.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          0.976   111.207    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.327   111.534 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.946   112.479    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.502   113.106    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124   113.230 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.453   113.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X66Y51         LUT4 (Prop_lut4_I0_O)        0.124   113.807 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.875   114.682    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   114.806 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           1.098   115.904    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.124   116.028 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.557   116.585    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.118   116.703 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.978   117.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.326   118.007 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.453   118.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X66Y64         LUT6 (Prop_lut6_I1_O)        0.124   118.584 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.514   119.098    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X68Y64         LUT6 (Prop_lut6_I3_O)        0.124   119.222 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.946   120.169    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.124   120.293 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.490   120.783    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124   120.907 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.403   121.310    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124   121.434 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.555   121.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124   122.113 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.724   122.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y58         LUT4 (Prop_lut4_I3_O)        0.124   122.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.909   123.869    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124   123.993 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.450   124.443    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.124   124.567 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.504   125.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][1]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.124   125.195 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.473   125.668    debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette_reg[29][1]
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124   125.792 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][1]_i_1/O
                         net (fo=42, routed)          0.846   126.638    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X66Y55         LUT5 (Prop_lut5_I3_O)        0.150   126.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.617   127.405    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X66Y51         LUT6 (Prop_lut6_I2_O)        0.328   127.733 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.426   128.159    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X68Y51         LUT6 (Prop_lut6_I5_O)        0.124   128.283 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           1.027   129.310    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.150   129.460 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.593   130.053    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.326   130.379 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.536   130.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.124   131.039 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.273   132.311    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   132.435 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.403   132.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.124   132.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.094   134.056    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124   134.180 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.304   134.484    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   134.608 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.343   134.952    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124   135.076 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.321   135.396    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X68Y62         LUT6 (Prop_lut6_I5_O)        0.124   135.520 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          0.806   136.327    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124   136.451 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.616   137.067    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124   137.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.836   138.027    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124   138.151 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.750   138.901    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124   139.025 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.455   139.480    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124   139.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.084   140.687    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124   140.811 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.883   141.695    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   141.819 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.452   142.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.314   142.708    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124   142.832 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.851   143.684    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124   143.808 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           1.052   144.859    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124   144.983 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   145.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124   145.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.599   145.970    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.124   146.094 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.763   146.857    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124   146.981 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.468   147.449    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.124   147.573 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.789   148.362    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124   148.486 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         0.896   149.382    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.124   149.506 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.023   150.529    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X64Y61         LUT6 (Prop_lut6_I4_O)        0.124   150.653 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.451   151.104    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X68Y61         LUT6 (Prop_lut6_I2_O)        0.124   151.228 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.834   152.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124   152.186 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.690   152.875    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124   152.999 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.742   153.741    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I2_O)        0.124   153.865 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.504   154.368    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[3]_2
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124   154.492 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[3]_i_1__0/O
                         net (fo=2, routed)           0.458   154.951    debuggerTop/mcu_ram/D[3]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124   155.075 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.311   157.385    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.555   183.683    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.242    
                         clock uncertainty           -0.183   184.059    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.493    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.493    
                         arrival time                        -157.386    
  -------------------------------------------------------------------
                         slack                                 26.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.685%)  route 0.140ns (42.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 91.743 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 91.981 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.571    91.981    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/o_clk_5mhz
    SLICE_X31Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.146    92.127 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[3]/Q
                         net (fo=1, routed)           0.140    92.267    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data__10[3]
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.045    92.312 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data[4]_i_1__5/O
                         net (fo=1, routed)           0.000    92.312    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data[4]_i_1__5_n_2
    SLICE_X30Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.842    91.743    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/o_clk_5mhz
    SLICE_X30Y53         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    91.994    
                         clock uncertainty            0.183    92.177    
    SLICE_X30Y53         FDCE (Hold_fdce_C_D)         0.124    92.301    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.301    
                         arrival time                          92.312    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.156%)  route 0.138ns (37.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.138    -0.326    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X30Y94         LUT4 (Prop_lut4_I2_O)        0.099    -0.227 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.183    -0.373    
    SLICE_X30Y94         FDRE (Hold_fdre_C_D)         0.121    -0.252    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.858%)  route 0.159ns (52.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 91.733 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 91.972 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.562    91.972    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y63         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDCE (Prop_fdce_C_Q)         0.146    92.118 r  debuggerTop/nes/ppu/r_ppuaddr_reg[7]/Q
                         net (fo=2, routed)           0.159    92.277    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[5]
    SLICE_X49Y63         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.832    91.733    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X49Y63         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.252    91.985    
                         clock uncertainty            0.183    92.168    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.082    92.250    debuggerTop/nes/ppu/r_video_address_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.250    
                         arrival time                          92.277    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.240%)  route 0.137ns (41.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 91.979 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.569    91.979    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X41Y51         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.146    92.125 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/Q
                         net (fo=1, routed)           0.137    92.262    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[2]
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.045    92.307 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    92.307    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1_n_2
    SLICE_X40Y51         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.841    91.742    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X40Y51         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.250    91.992    
                         clock uncertainty            0.183    92.175    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.099    92.274    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.274    
                         arrival time                          92.307    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.213%)  route 0.137ns (41.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 91.979 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.569    91.979    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X41Y52         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.146    92.125 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/Q
                         net (fo=1, routed)           0.137    92.262    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.045    92.307 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000    92.307    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[6]_i_1__1_n_2
    SLICE_X40Y52         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.841    91.742    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X40Y52         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.250    91.992    
                         clock uncertainty            0.183    92.175    
    SLICE_X40Y52         FDCE (Hold_fdce_C_D)         0.099    92.274    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.274    
                         arrival time                          92.307    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_video_address_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/mcu_nametable/r_nes_write_address_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.547ns  (logic 0.191ns (34.888%)  route 0.356ns (65.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 91.733 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 91.975 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.565    91.975    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X44Y62         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_video_address_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDCE (Prop_fdce_C_Q)         0.146    92.121 r  debuggerTop/nes/ppu/sprites/r_video_address_reg[5]/Q
                         net (fo=1, routed)           0.111    92.232    debuggerTop/nes/ppu/sprites/w_sprites_video_address[5]
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.045    92.277 r  debuggerTop/nes/ppu/sprites/r_nes_write_address[5]_i_1/O
                         net (fo=4, routed)           0.246    92.522    debuggerTop/mcu_nametable/w_nes_nametable_address[5]
    SLICE_X54Y60         FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.832    91.733    debuggerTop/mcu_nametable/o_clk_5mhz
    SLICE_X54Y60         FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_address_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.504    92.237    
                         clock uncertainty            0.183    92.420    
    SLICE_X54Y60         FDCE (Hold_fdce_C_D)         0.067    92.487    debuggerTop/mcu_nametable/r_nes_write_address_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.487    
                         arrival time                          92.522    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_v_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_video_address_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.380ns  (logic 0.191ns (50.216%)  route 0.189ns (49.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 91.737 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.566    91.976    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X45Y61         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/background/r_v_reg[4]/Q
                         net (fo=6, routed)           0.189    92.311    debuggerTop/nes/ppu/background/r_v_reg_n_2_[4]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.045    92.356 r  debuggerTop/nes/ppu/background/r_video_address[4]_i_1/O
                         net (fo=1, routed)           0.000    92.356    debuggerTop/nes/ppu/background/r_video_address[4]
    SLICE_X46Y59         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.836    91.737    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X46Y59         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.012    
                         clock uncertainty            0.183    92.195    
    SLICE_X46Y59         FDCE (Hold_fdce_C_D)         0.125    92.320    debuggerTop/nes/ppu/background/r_video_address_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.320    
                         arrival time                          92.356    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuctrl_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_video_address_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.336ns  (logic 0.167ns (49.652%)  route 0.169ns (50.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 91.737 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 91.974 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.564    91.974    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y61         FDCE                                         r  debuggerTop/nes/ppu/r_ppuctrl_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.167    92.141 r  debuggerTop/nes/ppu/r_ppuctrl_reg[3]/Q
                         net (fo=1, routed)           0.169    92.310    debuggerTop/nes/ppu/sprites/r_video_address_reg[12]_1[0]
    SLICE_X45Y60         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_video_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.836    91.737    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X45Y60         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_video_address_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.012    
                         clock uncertainty            0.183    92.195    
    SLICE_X45Y60         FDCE (Hold_fdce_C_D)         0.077    92.272    debuggerTop/nes/ppu/sprites/r_video_address_reg[12]
  -------------------------------------------------------------------
                         required time                        -92.272    
                         arrival time                          92.310    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_v_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_video_address_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.362%)  route 0.167ns (46.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 91.736 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.566    91.976    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X44Y60         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/background/r_v_reg[10]/Q
                         net (fo=5, routed)           0.167    92.289    debuggerTop/nes/ppu/background/r_v_reg_n_2_[10]
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.045    92.334 r  debuggerTop/nes/ppu/background/r_video_address[10]_i_1/O
                         net (fo=1, routed)           0.000    92.334    debuggerTop/nes/ppu/background/r_video_address[10]
    SLICE_X47Y61         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.835    91.736    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X47Y61         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.011    
                         clock uncertainty            0.183    92.194    
    SLICE_X47Y61         FDCE (Hold_fdce_C_D)         0.098    92.292    debuggerTop/nes/ppu/background/r_video_address_reg[10]
  -------------------------------------------------------------------
                         required time                        -92.292    
                         arrival time                          92.334    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.887%)  route 0.172ns (54.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 91.739 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 91.978 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.568    91.978    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X43Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.146    92.124 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/Q
                         net (fo=2, routed)           0.172    92.296    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[13]
    SLICE_X44Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.838    91.739    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X44Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.255    91.994    
                         clock uncertainty            0.183    92.177    
    SLICE_X44Y55         FDCE (Hold_fdce_C_D)         0.077    92.254    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[14]
  -------------------------------------------------------------------
                         required time                        -92.254    
                         arrival time                          92.296    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.461ns,  Total Violation       -1.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.905ns  (logic 0.456ns (23.938%)  route 1.449ns (76.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 553.946 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 553.557 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.641   553.557    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X33Y96         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.456   554.013 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.449   555.462    debuggerTop/video_output_sync/r_data_0
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.521   553.946    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.342    
                         clock uncertainty           -0.294   554.048    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)       -0.047   554.001    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        554.000    
                         arrival time                        -555.462    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (MET) :             37.853ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.518ns  (logic 0.419ns (27.595%)  route 1.099ns (72.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.099     1.518    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.233    39.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 37.853    

Slack (MET) :             38.031ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.355ns  (logic 0.478ns (35.270%)  route 0.877ns (64.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.877     1.355    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                 38.031    

Slack (MET) :             38.125ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.384ns  (logic 0.518ns (37.429%)  route 0.866ns (62.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.866     1.384    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X28Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 38.125    

Slack (MET) :             38.325ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.408%)  route 0.593ns (58.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.593     1.012    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X28Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 38.325    

Slack (MET) :             38.336ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.885%)  route 0.717ns (61.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.717     1.173    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 38.336    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.154ns  (logic 0.518ns (44.900%)  route 0.636ns (55.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.636     1.154    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.404ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.986ns  (logic 0.478ns (48.469%)  route 0.508ns (51.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.508     0.986    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X12Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 38.404    

Slack (MET) :             38.492ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.772%)  route 0.563ns (55.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.563     1.019    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 38.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.808%)  route 0.698ns (83.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.571    -0.593    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X33Y96         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.698     0.246    debuggerTop/video_output_sync/r_data_0
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.843    -0.830    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X31Y97         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.294     0.020    
    SLICE_X31Y97         FDCE (Hold_fdce_C_D)         0.075     0.095    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             35.042ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.580ns (14.218%)  route 3.499ns (85.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.799     3.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y130        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y130        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.560    38.636    
                         clock uncertainty           -0.138    38.498    
    SLICE_X30Y130        FDCE (Recov_fdce_C_CLR)     -0.319    38.179    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         38.179    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 35.042    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__17/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.580ns (16.466%)  route 2.942ns (83.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.242     2.580    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X44Y140        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X44Y140        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__17/C
                         clock pessimism              0.560    38.640    
                         clock uncertainty           -0.138    38.502    
    SLICE_X44Y140        FDCE (Recov_fdce_C_CLR)     -0.405    38.097    debuggerTop/vga_generator/r_x_reg[1]_rep__17
  -------------------------------------------------------------------
                         required time                         38.097    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.701%)  route 0.511ns (73.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.280     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.812    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.504    -0.356    
    SLICE_X54Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.701%)  route 0.511ns (73.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.280     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.812    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.504    -0.356    
    SLICE_X54Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.617%)  route 0.421ns (69.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.191    -0.010    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.813    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X50Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.715%)  route 0.712ns (79.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.481     0.281    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X58Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.414    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             35.042ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.580ns (14.218%)  route 3.499ns (85.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.799     3.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y130        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y130        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.560    38.636    
                         clock uncertainty           -0.138    38.498    
    SLICE_X30Y130        FDCE (Recov_fdce_C_CLR)     -0.319    38.179    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         38.179    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 35.042    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__17/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.580ns (16.466%)  route 2.942ns (83.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.242     2.580    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X44Y140        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X44Y140        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__17/C
                         clock pessimism              0.560    38.640    
                         clock uncertainty           -0.138    38.502    
    SLICE_X44Y140        FDCE (Recov_fdce_C_CLR)     -0.405    38.097    debuggerTop/vga_generator/r_x_reg[1]_rep__17
  -------------------------------------------------------------------
                         required time                         38.097    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.701%)  route 0.511ns (73.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.280     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.812    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.138    -0.219    
    SLICE_X54Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.286    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.701%)  route 0.511ns (73.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.280     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.812    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.138    -0.219    
    SLICE_X54Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.286    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.617%)  route 0.421ns (69.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.191    -0.010    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.813    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.585    
                         clock uncertainty            0.138    -0.447    
    SLICE_X50Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.514    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.715%)  route 0.712ns (79.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.481     0.281    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.504    -0.347    
                         clock uncertainty            0.138    -0.210    
    SLICE_X58Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.277    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             34.666ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.666    

Slack (MET) :             35.042ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.580ns (14.218%)  route 3.499ns (85.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.799     3.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y130        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y130        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.560    38.636    
                         clock uncertainty           -0.138    38.498    
    SLICE_X30Y130        FDCE (Recov_fdce_C_CLR)     -0.319    38.179    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         38.179    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 35.042    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__17/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.580ns (16.466%)  route 2.942ns (83.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.242     2.580    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X44Y140        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X44Y140        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__17/C
                         clock pessimism              0.560    38.640    
                         clock uncertainty           -0.138    38.502    
    SLICE_X44Y140        FDCE (Recov_fdce_C_CLR)     -0.405    38.097    debuggerTop/vga_generator/r_x_reg[1]_rep__17
  -------------------------------------------------------------------
                         required time                         38.097    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.701%)  route 0.511ns (73.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.280     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.812    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.138    -0.219    
    SLICE_X54Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.286    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.701%)  route 0.511ns (73.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.280     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.812    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.138    -0.219    
    SLICE_X54Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.286    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.504    -0.350    
                         clock uncertainty            0.138    -0.213    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.617%)  route 0.421ns (69.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.191    -0.010    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.813    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.585    
                         clock uncertainty            0.138    -0.447    
    SLICE_X50Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.514    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.715%)  route 0.712ns (79.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.481     0.281    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.504    -0.347    
                         clock uncertainty            0.138    -0.210    
    SLICE_X58Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.277    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.671ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.132    38.500    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.181    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.181    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.671    

Slack (MET) :             34.671ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.132    38.500    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.181    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.181    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.671    

Slack (MET) :             34.671ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.132    38.500    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.181    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.181    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.671    

Slack (MET) :             34.671ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.580ns (13.030%)  route 3.871ns (86.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          3.171     3.509    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.132    38.500    
    SLICE_X30Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.181    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.181    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                 34.671    

Slack (MET) :             35.047ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.580ns (14.218%)  route 3.499ns (85.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.799     3.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y130        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y130        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.560    38.636    
                         clock uncertainty           -0.132    38.504    
    SLICE_X30Y130        FDCE (Recov_fdce_C_CLR)     -0.319    38.185    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 35.047    

Slack (MET) :             35.522ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__17/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.580ns (16.466%)  route 2.942ns (83.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.242     2.580    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X44Y140        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X44Y140        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__17/C
                         clock pessimism              0.560    38.640    
                         clock uncertainty           -0.132    38.508    
    SLICE_X44Y140        FDCE (Recov_fdce_C_CLR)     -0.405    38.103    debuggerTop/vga_generator/r_x_reg[1]_rep__17
  -------------------------------------------------------------------
                         required time                         38.103    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 35.522    

Slack (MET) :             35.585ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.105    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.585    

Slack (MET) :             35.585ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.105    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.585    

Slack (MET) :             35.585ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.105    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.585    

Slack (MET) :             35.585ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.752%)  route 2.882ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.598    -0.942    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.700     0.214    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.338 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          2.182     2.520    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X58Y132        FDCE (Recov_fdce_C_CLR)     -0.319    38.105    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 35.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.701%)  route 0.511ns (73.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.280     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.812    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.504    -0.356    
    SLICE_X54Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.701%)  route 0.511ns (73.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.280     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.812    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.504    -0.356    
    SLICE_X54Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.141%)  route 0.618ns (76.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.387     0.187    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.504    -0.350    
    SLICE_X53Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.617%)  route 0.421ns (69.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.191    -0.010    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.813    -0.860    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X50Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.715%)  route 0.712ns (79.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.547    -0.617    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y125        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.246    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045    -0.201 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=73, routed)          0.481     0.281    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y118        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9332, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y118        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X58Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.414    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       81.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.678ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.642ns (6.274%)  route 9.591ns (93.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.505     9.337    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep_10
    SLICE_X68Y51         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X68Y51         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.183    91.372    
    SLICE_X68Y51         FDPE (Recov_fdpe_C_PRE)     -0.356    91.016    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         91.016    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 81.678    

Slack (MET) :             81.741ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.170ns  (logic 0.642ns (6.312%)  route 9.528ns (93.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.442     9.275    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_20
    SLICE_X71Y51         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X71Y51         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.183    91.372    
    SLICE_X71Y51         FDPE (Recov_fdpe_C_PRE)     -0.356    91.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         91.016    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 81.741    

Slack (MET) :             81.783ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.169ns  (logic 0.642ns (6.313%)  route 9.527ns (93.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.441     9.273    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X70Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X70Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X70Y53         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                 81.783    

Slack (MET) :             81.923ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 0.642ns (6.400%)  route 9.389ns (93.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.302     9.135    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X70Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X70Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.183    91.372    
    SLICE_X70Y52         FDCE (Recov_fdce_C_CLR)     -0.314    91.058    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                         91.058    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 81.923    

Slack (MET) :             81.969ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X67Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X67Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X67Y55         FDCE (Recov_fdce_C_CLR)     -0.402    90.969    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.969    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 81.969    

Slack (MET) :             81.969ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X67Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X67Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X67Y55         FDCE (Recov_fdce_C_CLR)     -0.402    90.969    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         90.969    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 81.969    

Slack (MET) :             82.015ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.356    91.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.015    

Slack (MET) :             82.015ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.356    91.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.015    

Slack (MET) :             82.057ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.057    

Slack (MET) :             82.057ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.238ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.209ns (6.094%)  route 3.220ns (93.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.801     2.839    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X60Y56         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y56         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.504    -0.332    
    SLICE_X60Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.357ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.368ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.368ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.368ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.382ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       81.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.678ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.642ns (6.274%)  route 9.591ns (93.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.505     9.337    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep_10
    SLICE_X68Y51         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X68Y51         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.183    91.372    
    SLICE_X68Y51         FDPE (Recov_fdpe_C_PRE)     -0.356    91.016    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         91.016    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 81.678    

Slack (MET) :             81.741ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.170ns  (logic 0.642ns (6.312%)  route 9.528ns (93.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.442     9.275    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_20
    SLICE_X71Y51         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X71Y51         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.183    91.372    
    SLICE_X71Y51         FDPE (Recov_fdpe_C_PRE)     -0.356    91.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         91.016    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 81.741    

Slack (MET) :             81.783ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.169ns  (logic 0.642ns (6.313%)  route 9.527ns (93.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.441     9.273    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X70Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X70Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X70Y53         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                 81.783    

Slack (MET) :             81.923ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 0.642ns (6.400%)  route 9.389ns (93.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.302     9.135    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X70Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X70Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.183    91.372    
    SLICE_X70Y52         FDCE (Recov_fdce_C_CLR)     -0.314    91.058    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                         91.058    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 81.923    

Slack (MET) :             81.969ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X67Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X67Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X67Y55         FDCE (Recov_fdce_C_CLR)     -0.402    90.969    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.969    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 81.969    

Slack (MET) :             81.969ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X67Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X67Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X67Y55         FDCE (Recov_fdce_C_CLR)     -0.402    90.969    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         90.969    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 81.969    

Slack (MET) :             82.015ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.356    91.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.015    

Slack (MET) :             82.015ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.356    91.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.015    

Slack (MET) :             82.057ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.057    

Slack (MET) :             82.057ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.209ns (6.094%)  route 3.220ns (93.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.801     2.839    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X60Y56         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y56         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X60Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.216    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.174ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.216    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.185ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.185ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.185ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.192ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X59Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X59Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.199    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       81.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.678ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.642ns (6.274%)  route 9.591ns (93.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.505     9.337    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep_10
    SLICE_X68Y51         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X68Y51         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.183    91.372    
    SLICE_X68Y51         FDPE (Recov_fdpe_C_PRE)     -0.356    91.016    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         91.016    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 81.678    

Slack (MET) :             81.741ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.170ns  (logic 0.642ns (6.312%)  route 9.528ns (93.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.442     9.275    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_20
    SLICE_X71Y51         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X71Y51         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.183    91.372    
    SLICE_X71Y51         FDPE (Recov_fdpe_C_PRE)     -0.356    91.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         91.016    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 81.741    

Slack (MET) :             81.783ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.169ns  (logic 0.642ns (6.313%)  route 9.527ns (93.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.441     9.273    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X70Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X70Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X70Y53         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                 81.783    

Slack (MET) :             81.923ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 0.642ns (6.400%)  route 9.389ns (93.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.302     9.135    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X70Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X70Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.183    91.372    
    SLICE_X70Y52         FDCE (Recov_fdce_C_CLR)     -0.314    91.058    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                         91.058    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 81.923    

Slack (MET) :             81.969ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X67Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X67Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X67Y55         FDCE (Recov_fdce_C_CLR)     -0.402    90.969    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.969    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 81.969    

Slack (MET) :             81.969ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X67Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X67Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X67Y55         FDCE (Recov_fdce_C_CLR)     -0.402    90.969    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         90.969    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 81.969    

Slack (MET) :             82.015ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.356    91.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.015    

Slack (MET) :             82.015ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.356    91.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.015    

Slack (MET) :             82.057ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.057    

Slack (MET) :             82.057ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.209ns (6.094%)  route 3.220ns (93.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.801     2.839    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X60Y56         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y56         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X60Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.216    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.174ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.216    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.185ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.185ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.185ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.192ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X59Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X59Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.199    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       81.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.687ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.642ns (6.274%)  route 9.591ns (93.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.505     9.337    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep_10
    SLICE_X68Y51         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X68Y51         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.174    91.381    
    SLICE_X68Y51         FDPE (Recov_fdpe_C_PRE)     -0.356    91.025    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         91.025    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 81.687    

Slack (MET) :             81.750ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.170ns  (logic 0.642ns (6.312%)  route 9.528ns (93.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.442     9.275    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_20
    SLICE_X71Y51         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X71Y51         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.174    91.381    
    SLICE_X71Y51         FDPE (Recov_fdpe_C_PRE)     -0.356    91.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         91.025    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 81.750    

Slack (MET) :             81.792ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.169ns  (logic 0.642ns (6.313%)  route 9.527ns (93.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.441     9.273    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X70Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X70Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X70Y53         FDCE (Recov_fdce_C_CLR)     -0.314    91.066    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg
  -------------------------------------------------------------------
                         required time                         91.066    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                 81.792    

Slack (MET) :             81.932ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 0.642ns (6.400%)  route 9.389ns (93.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 91.067 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.302     9.135    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X70Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.513    91.067    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X70Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.555    
                         clock uncertainty           -0.174    91.381    
    SLICE_X70Y52         FDCE (Recov_fdce_C_CLR)     -0.314    91.067    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                         91.067    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 81.932    

Slack (MET) :             81.978ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X67Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X67Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X67Y55         FDCE (Recov_fdce_C_CLR)     -0.402    90.978    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.978    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 81.978    

Slack (MET) :             81.978ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X67Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X67Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X67Y55         FDCE (Recov_fdce_C_CLR)     -0.402    90.978    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         90.978    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 81.978    

Slack (MET) :             82.024ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.356    91.024    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]
  -------------------------------------------------------------------
                         required time                         91.024    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.024    

Slack (MET) :             82.024ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.356    91.024    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]
  -------------------------------------------------------------------
                         required time                         91.024    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.024    

Slack (MET) :             82.066ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.314    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         91.066    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.066    

Slack (MET) :             82.066ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 0.642ns (6.488%)  route 9.254ns (93.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.644    -0.896    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.086     0.708    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.832 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         8.168     9.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_22
    SLICE_X66Y55         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y55         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.314    91.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         91.066    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 82.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.238ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.209ns (6.094%)  route 3.220ns (93.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.801     2.839    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X60Y56         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y56         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.504    -0.332    
    SLICE_X60Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.357ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.368ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.368ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.368ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.209ns (5.913%)  route 3.325ns (94.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.906     2.944    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.209ns (5.903%)  route 3.332ns (94.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.913     2.950    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X61Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X61Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.382ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.209ns (5.891%)  route 3.339ns (94.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.574    -0.590    debuggerTop/values/o_clk_5mhz
    SLICE_X14Y59         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.419    -0.007    debuggerTop/values/w_nes_reset_n
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.920     2.958    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X59Y54         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y54         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X59Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  3.382    





