module downcounter(
input clk,
input rst,
output reg count);
always@(posedge clk)
begin
if(!rst)
begin
count<=4'b0000;
end
else
begin
count<=count-1;
end
end
endmodule
