// Seed: 3090841979
module module_0;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri id_3,
    output supply1 id_4,
    output wire id_5,
    output wire id_6,
    input tri1 id_7,
    input uwire id_8,
    input uwire id_9,
    input wor id_10,
    output wor id_11
);
  assign id_11 = 1'd0 ==? id_8 ? -1 : 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1,
    output tri0 id_2,
    output tri1 id_3,
    input tri id_4,
    output tri id_5,
    input tri1 id_6,
    output uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    input wor id_10
);
  assign id_7 = id_10;
  module_0 modCall_1 ();
endmodule
