../tests/branch
0x80000000: addi   t0, zero, 1
0x80000004: addi   t1, zero, 2
0x80000008: addi   t6, zero, 0
0x8000000c: bne    t0, t1, 0x80000018
0x80000010: addi   t6, t6, 1
0x80000014: addi   t6, t6, 2
0x80000018: addi   t6, t6, 4
0x8000001c: addi   t6, t6, 8
0x80000020: ebreak
[ebreak] Stop Simulation
Simulation Finished
-------------
zero ($0): 0x00000000    ra ($1):   0x00000000    sp ($2):   0x00000000    gp ($3):   0x00000000    
tp ($4):   0x00000000    t0 ($5):   0x00000001    t1 ($6):   0x00000002    t2 ($7):   0x00000000    
s0 ($8):   0x00000000    s1 ($9):   0x00000000    a0 ($10):  0x00000000    a1 ($11):  0x00000000    
a2 ($12):  0x00000000    a3 ($13):  0x00000000    a4 ($14):  0x00000000    a5 ($15):  0x00000000    
a6 ($16):  0x00000000    a7 ($17):  0x00000000    s2 ($18):  0x00000000    s3 ($19):  0x00000000    
s4 ($20):  0x00000000    s5 ($21):  0x00000000    s6 ($22):  0x00000000    s7 ($23):  0x00000000    
s8 ($24):  0x00000000    s9 ($25):  0x00000000    s10 ($26): 0x00000000    s11 ($27): 0x00000000    
t3 ($28):  0x00000000    t4 ($29):  0x00000000    t5 ($30):  0x00000000    t6 ($31):  0x0000000c    
7 instructions executed in 7 cycles. CPI = 1.000
Data transfer:    0 instructions (0.00%)
ALU operation:    5 instructions (71.43%)
Control transfer: 2 instructions (28.57%)
