{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714765100489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714765100489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 23:08:20 2024 " "Processing started: Fri May 03 23:08:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714765100489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765100489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSSD -c MSSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSSD -c MSSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765100489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714765100660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714765100660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSD " "Found entity 1: SSD" {  } { { "SSD.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/SSD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_4bit " "Found entity 1: shift_register_4bit" {  } { { "shift_register_4bit.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/shift_register_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_2bit " "Found entity 1: shift_register_2bit" {  } { { "shift_register_2bit.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/shift_register_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onepulser.v 1 1 " "Found 1 design units, including 1 entities, in source file onepulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 Onepulser " "Found entity 1: Onepulser" {  } { { "Onepulser.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/Onepulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mssd.v 1 1 " "Found 1 design units, including 1 entities, in source file mssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSSD " "Found entity 1: MSSD" {  } { { "MSSD.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/MSSD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1to4.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_1to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1to4 " "Found entity 1: Demux_1to4" {  } { { "Demux_1to4.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/Demux_1to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit_with_load.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_4bit_with_load.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_with_load " "Found entity 1: counter_4bit_with_load" {  } { { "counter_4bit_with_load.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/counter_4bit_with_load.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_2bit " "Found entity 1: counter_2bit" {  } { { "counter_2bit.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/counter_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1bit " "Found entity 1: counter_1bit" {  } { { "counter_1bit.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/counter_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714765105151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765105151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSSD " "Elaborating entity \"MSSD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714765105161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "MSSD.v" "DP" { Text "G:/University/Term 4/Lab Madman/2/Quartus/MSSD.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_2bit datapath:DP\|shift_register_2bit:PortNum_shr " "Elaborating entity \"shift_register_2bit\" for hierarchy \"datapath:DP\|shift_register_2bit:PortNum_shr\"" {  } { { "datapath.v" "PortNum_shr" { Text "G:/University/Term 4/Lab Madman/2/Quartus/datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_1bit datapath:DP\|counter_1bit:Port_cnt " "Elaborating entity \"counter_1bit\" for hierarchy \"datapath:DP\|counter_1bit:Port_cnt\"" {  } { { "datapath.v" "Port_cnt" { Text "G:/University/Term 4/Lab Madman/2/Quartus/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_1bit.v(14) " "Verilog HDL assignment warning at counter_1bit.v(14): truncated value with size 32 to match size of target (1)" {  } { { "counter_1bit.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/counter_1bit.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714765105191 "|MSSD|datapath:DP|counter_1bit:Port_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_4bit datapath:DP\|shift_register_4bit:DataNum_shr " "Elaborating entity \"shift_register_4bit\" for hierarchy \"datapath:DP\|shift_register_4bit:DataNum_shr\"" {  } { { "datapath.v" "DataNum_shr" { Text "G:/University/Term 4/Lab Madman/2/Quartus/datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2bit datapath:DP\|counter_2bit:DataNum_cnt " "Elaborating entity \"counter_2bit\" for hierarchy \"datapath:DP\|counter_2bit:DataNum_cnt\"" {  } { { "datapath.v" "DataNum_cnt" { Text "G:/University/Term 4/Lab Madman/2/Quartus/datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter_2bit.v(12) " "Verilog HDL assignment warning at counter_2bit.v(12): truncated value with size 32 to match size of target (3)" {  } { { "counter_2bit.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/counter_2bit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714765105201 "|MSSD|datapath:DP|counter_2bit:DataNum_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit_with_load datapath:DP\|counter_4bit_with_load:DataTrans_cnt " "Elaborating entity \"counter_4bit_with_load\" for hierarchy \"datapath:DP\|counter_4bit_with_load:DataTrans_cnt\"" {  } { { "datapath.v" "DataTrans_cnt" { Text "G:/University/Term 4/Lab Madman/2/Quartus/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4bit_with_load.v(16) " "Verilog HDL assignment warning at counter_4bit_with_load.v(16): truncated value with size 32 to match size of target (4)" {  } { { "counter_4bit_with_load.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/counter_4bit_with_load.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714765105201 "|MSSD|datapath:DP|counter_4bit_with_load:DataTrans_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD datapath:DP\|SSD:ssd " "Elaborating entity \"SSD\" for hierarchy \"datapath:DP\|SSD:ssd\"" {  } { { "datapath.v" "ssd" { Text "G:/University/Term 4/Lab Madman/2/Quartus/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Onepulser datapath:DP\|Onepulser:onepulser " "Elaborating entity \"Onepulser\" for hierarchy \"datapath:DP\|Onepulser:onepulser\"" {  } { { "datapath.v" "onepulser" { Text "G:/University/Term 4/Lab Madman/2/Quartus/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105201 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Onepulser.v(29) " "Verilog HDL Case Statement warning at Onepulser.v(29): incomplete case statement has no default case item" {  } { { "Onepulser.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/Onepulser.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1714765105201 "|MSSD|datapath:DP|Onepulser:onepulser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1to4 datapath:DP\|Demux_1to4:Demux " "Elaborating entity \"Demux_1to4\" for hierarchy \"datapath:DP\|Demux_1to4:Demux\"" {  } { { "datapath.v" "Demux" { Text "G:/University/Term 4/Lab Madman/2/Quartus/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105201 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "port_num Demux_1to4.v(8) " "Verilog HDL Always Construct warning at Demux_1to4.v(8): variable \"port_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Demux_1to4.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/Demux_1to4.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714765105211 "|MSSD|datapath:DP|Demux_1to4:Demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CU " "Elaborating entity \"controller\" for hierarchy \"controller:CU\"" {  } { { "MSSD.v" "CU" { Text "G:/University/Term 4/Lab Madman/2/Quartus/MSSD.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105211 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "co1 controller.v(36) " "Verilog HDL Always Construct warning at controller.v(36): variable \"co1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/controller.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714765105211 "|MSSD|controller:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "co1 controller.v(37) " "Verilog HDL Always Construct warning at controller.v(37): variable \"co1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/controller.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714765105211 "|MSSD|controller:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "co2 controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): variable \"co2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/controller.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714765105211 "|MSSD|controller:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "co2 controller.v(44) " "Verilog HDL Always Construct warning at controller.v(44): variable \"co2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/controller.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714765105211 "|MSSD|controller:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(31) " "Verilog HDL Case Statement warning at controller.v(31): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/controller.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1714765105211 "|MSSD|controller:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(31) " "Verilog HDL Case Statement information at controller.v(31): all case item expressions in this case statement are onehot" {  } { { "controller.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/controller.v" 31 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714765105211 "|MSSD|controller:CU"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter_4bit_with_load.v" "" { Text "G:/University/Term 4/Lab Madman/2/Quartus/counter_4bit_with_load.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714765105526 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714765105526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714765105587 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714765105808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714765105941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714765105941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714765106053 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714765106053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714765106053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714765106053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714765106064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 23:08:26 2024 " "Processing ended: Fri May 03 23:08:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714765106064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714765106064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714765106064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714765106064 ""}
