<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_fc_xbar_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/design_fc_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_fc_axi_dma_0_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/design_fc_axi_dma_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_fc_xlslice_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/design_fc_xlslice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_fc_axi_gpio_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/design_fc_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_fc_util_vector_logic_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/design_fc_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_fc_c_counter_binary_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/design_fc_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_fc_auto_pc_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/design_fc_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_fc_auto_us_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/design_fc_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_fc_auto_pc_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/design_fc_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_fc_xbar_0_synth_1"/>
		<Parent Id="design_fc_axi_dma_0_1_synth_1"/>
		<Parent Id="design_fc_xlslice_0_0_synth_1"/>
		<Parent Id="design_fc_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_fc_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_fc_c_counter_binary_0_0_synth_1"/>
		<Parent Id="design_fc_auto_pc_1_synth_1"/>
		<Parent Id="design_fc_auto_us_0_synth_1"/>
		<Parent Id="design_fc_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/fc/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_fc_xbar_0_synth_1"/>
		<Parent Id="design_fc_axi_dma_0_1_synth_1"/>
		<Parent Id="design_fc_xlslice_0_0_synth_1"/>
		<Parent Id="design_fc_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_fc_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_fc_c_counter_binary_0_0_synth_1"/>
		<Parent Id="design_fc_auto_pc_1_synth_1"/>
		<Parent Id="design_fc_auto_us_0_synth_1"/>
		<Parent Id="design_fc_auto_pc_0_synth_1"/>
	</Run>
</Runs>

