git clone --depth 1 --no-tags https://github.com/dinoboards/V9958-Super.git f:/verilog_sva_gh_scraper/data/full_repos/762900571
git clone --depth 1 --no-tags https://github.com/muhammedaddeell/Spartan6DSP_ALSU.git f:/verilog_sva_gh_scraper/data/full_repos/761874977
git clone --depth 1 --no-tags https://github.com/chethan-bot/A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board.git f:/verilog_sva_gh_scraper/data/full_repos/759320376
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/16-Bit-Vedic-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/766224928
git clone --depth 1 --no-tags https://github.com/SrCoffeee/Elec_Dig_1.git f:/verilog_sva_gh_scraper/data/full_repos/761280420
git clone --depth 1 --no-tags https://github.com/ShahnamFeyzian/Computer-Aided-Design-Course.git f:/verilog_sva_gh_scraper/data/full_repos/759743860
git clone --depth 1 --no-tags https://github.com/qian160/booth_wallace_mult32_signed.git f:/verilog_sva_gh_scraper/data/full_repos/764739063
git clone --depth 1 --no-tags https://github.com/DafterT/Verilog_labs.git f:/verilog_sva_gh_scraper/data/full_repos/760440394
git clone --depth 1 --no-tags https://github.com/SSHHRREEY/100daysofrtl.git f:/verilog_sva_gh_scraper/data/full_repos/759760571
git clone --depth 1 --no-tags https://github.com/gregory-chekler/VLSI_Soduku.git f:/verilog_sva_gh_scraper/data/full_repos/763231319
git clone --depth 1 --no-tags https://github.com/enieman/uart_programmable_rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/767731308
git clone --depth 1 --no-tags https://github.com/mikeakohn/micro86.git f:/verilog_sva_gh_scraper/data/full_repos/759603002
git clone --depth 1 --no-tags https://github.com/GeNoX88/iclab2023fall.git f:/verilog_sva_gh_scraper/data/full_repos/763370872
git clone --depth 1 --no-tags https://github.com/S-Abolfazl/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/761637987
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/sky130_ef_ip__ccomp3v.git f:/verilog_sva_gh_scraper/data/full_repos/765776200
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/Floating-Point-Number-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/766583665
git clone --depth 1 --no-tags https://github.com/mbaykenar/caravel-test.git f:/verilog_sva_gh_scraper/data/full_repos/765033639
git clone --depth 1 --no-tags https://github.com/Constantin-Alexandru/Arbiter-PUF-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/759805494
git clone --depth 1 --no-tags https://github.com/naveng/NaveenKumar.git f:/verilog_sva_gh_scraper/data/full_repos/761306827
git clone --depth 1 --no-tags https://github.com/Anil3737/Computer-Architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/764692186
git clone --depth 1 --no-tags https://github.com/S-Abolfazl/Mips-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/761646099
git clone --depth 1 --no-tags https://github.com/Erfan-NA/BlackJack-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/762500821
git clone --depth 1 --no-tags https://github.com/szym-mie/vga_src.git f:/verilog_sva_gh_scraper/data/full_repos/763568972
git clone --depth 1 --no-tags https://github.com/Vikkdsun/GT.git f:/verilog_sva_gh_scraper/data/full_repos/763855683
git clone --depth 1 --no-tags https://github.com/yeshwanthkattta/MIPS-Project.git f:/verilog_sva_gh_scraper/data/full_repos/761941964
git clone --depth 1 --no-tags https://github.com/rampa069/ZEMMIX-poseidon.git f:/verilog_sva_gh_scraper/data/full_repos/759787854
git clone --depth 1 --no-tags https://github.com/lyw19b/VortexGPU.git f:/verilog_sva_gh_scraper/data/full_repos/765145357
git clone --depth 1 --no-tags https://github.com/NUISTverbena/Digital-clock-with-serial-communication.git f:/verilog_sva_gh_scraper/data/full_repos/758055136
git clone --depth 1 --no-tags https://github.com/shereenIbdah/Multi-Cycle-RISC-Processor-In-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/764265724
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/Design-a-Signed-Booth-multiplier-and-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/766475301
git clone --depth 1 --no-tags https://github.com/abeGizaw/AccumulatorProcesor.git f:/verilog_sva_gh_scraper/data/full_repos/761426280
git clone --depth 1 --no-tags https://github.com/phillipmmarlowe/tt06-verilog-HLS-LIF.git f:/verilog_sva_gh_scraper/data/full_repos/763646862
git clone --depth 1 --no-tags https://github.com/manavk15/Quantum-Computing-Emulator.git f:/verilog_sva_gh_scraper/data/full_repos/758268863
git clone --depth 1 --no-tags https://github.com/hun01222/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/767358157
git clone --depth 1 --no-tags https://github.com/Ibram-Kamal/Single-Cycle-RV-32I-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/763210039
git clone --depth 1 --no-tags https://github.com/Rohan7Gupta/nanoRV.git f:/verilog_sva_gh_scraper/data/full_repos/767252471
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/The-Skyline-Problem.git f:/verilog_sva_gh_scraper/data/full_repos/766478695
git clone --depth 1 --no-tags https://github.com/ahmetabdullahgultekin/Original-Logic-Design-of-a-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/758909488
git clone --depth 1 --no-tags https://github.com/Karapraveen/Single_Port-_Ram.git f:/verilog_sva_gh_scraper/data/full_repos/758638943
git clone --depth 1 --no-tags https://github.com/hasanzadeh99/Triangle-TeraHertz.git f:/verilog_sva_gh_scraper/data/full_repos/759266248
git clone --depth 1 --no-tags https://github.com/JariAbbas01/RISCV_Single_Cycle_Core_RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/759802849
git clone --depth 1 --no-tags https://github.com/AndalibN/tiny_tapeout_sky130.git f:/verilog_sva_gh_scraper/data/full_repos/759649513
git clone --depth 1 --no-tags https://github.com/prashantrep/stx_cookbook.git f:/verilog_sva_gh_scraper/data/full_repos/759500494
git clone --depth 1 --no-tags https://github.com/Sharmilas18/Wallace-Tree-Multiplier-using-Kogge-Stone-Adder-in-VLSI-circuit-design.git f:/verilog_sva_gh_scraper/data/full_repos/762036513
git clone --depth 1 --no-tags https://github.com/noobyco/counter-corev.git f:/verilog_sva_gh_scraper/data/full_repos/762250037
git clone --depth 1 --no-tags https://github.com/Sagarparmar04/half_adder.git f:/verilog_sva_gh_scraper/data/full_repos/761317337
git clone --depth 1 --no-tags https://github.com/rajkbarvadiya/RTL_TB_full-addr.git f:/verilog_sva_gh_scraper/data/full_repos/761314980
git clone --depth 1 --no-tags https://github.com/vinaibirbal/Nios-II-Embeded-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/760969993
git clone --depth 1 --no-tags https://github.com/vinaibirbal/DE10_LiteADC.git f:/verilog_sva_gh_scraper/data/full_repos/760967001
git clone --depth 1 --no-tags https://github.com/Sahanahn/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/761386909
git clone --depth 1 --no-tags https://github.com/gabisbt/Image_Processing.git f:/verilog_sva_gh_scraper/data/full_repos/763172946
git clone --depth 1 --no-tags https://github.com/nithinshyam13/Quantum-Computer-Emulator-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/763228977
git clone --depth 1 --no-tags https://github.com/mattvenn/caravel_timer_demo.git f:/verilog_sva_gh_scraper/data/full_repos/763557838
git clone --depth 1 --no-tags https://github.com/ThunderCold/The-Ultimate-Code.git f:/verilog_sva_gh_scraper/data/full_repos/764543416
git clone --depth 1 --no-tags https://github.com/agnewgac/LUT5_Verilog_files.git f:/verilog_sva_gh_scraper/data/full_repos/764567305
git clone --depth 1 --no-tags https://github.com/Chlorophytus/SharkPSG.git f:/verilog_sva_gh_scraper/data/full_repos/763202005
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/16-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/763694748
git clone --depth 1 --no-tags https://github.com/amraliraqi/Spartan6-DSP48A1.git f:/verilog_sva_gh_scraper/data/full_repos/764604149
git clone --depth 1 --no-tags https://github.com/lsils/benchmarks-mig.git f:/verilog_sva_gh_scraper/data/full_repos/764162164
git clone --depth 1 --no-tags https://github.com/AaranP/DRAM-controller.git f:/verilog_sva_gh_scraper/data/full_repos/764326050
git clone --depth 1 --no-tags https://github.com/spj0000/RISC-V-CORE.git f:/verilog_sva_gh_scraper/data/full_repos/761484979
git clone --depth 1 --no-tags https://github.com/CORETRAITSTECHNOLOGIES/100DaysRTLREPO.git f:/verilog_sva_gh_scraper/data/full_repos/764831040
git clone --depth 1 --no-tags https://github.com/chandermani209/Digital-clock-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/762253635
git clone --depth 1 --no-tags https://github.com/GyeonggeunJung/KECE210.git f:/verilog_sva_gh_scraper/data/full_repos/765226269
git clone --depth 1 --no-tags https://github.com/ajoshia4/100daysofRTLcoding.git f:/verilog_sva_gh_scraper/data/full_repos/765004560
git clone --depth 1 --no-tags https://github.com/eric114610/Pikachu-Volleyball-LD-Project.git f:/verilog_sva_gh_scraper/data/full_repos/766114707
git clone --depth 1 --no-tags https://github.com/MahmoudLotfy10/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/766280960
git clone --depth 1 --no-tags https://github.com/MKXL354/Logic-Circuit-Project.git f:/verilog_sva_gh_scraper/data/full_repos/766210828
git clone --depth 1 --no-tags https://github.com/jamestorre/I2C-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/759876358
git clone --depth 1 --no-tags https://github.com/gary06548/Siamese-Neural-Network.git f:/verilog_sva_gh_scraper/data/full_repos/766846548
git clone --depth 1 --no-tags https://github.com/shun6-6/AXI_FULL_study.git f:/verilog_sva_gh_scraper/data/full_repos/766903062
git clone --depth 1 --no-tags https://github.com/willthesandvvich/POSIX-thingies.git f:/verilog_sva_gh_scraper/data/full_repos/761546441
git clone --depth 1 --no-tags https://github.com/NeedForSpeed1/FPGA_Car_Data_Mirror_Display.git f:/verilog_sva_gh_scraper/data/full_repos/767006872
git clone --depth 1 --no-tags https://github.com/FurryAcetylCoA/verilator-bug1.git f:/verilog_sva_gh_scraper/data/full_repos/765602326
git clone --depth 1 --no-tags https://github.com/knedler/ECE_275.git f:/verilog_sva_gh_scraper/data/full_repos/763760332
git clone --depth 1 --no-tags https://github.com/Shreejalsrai/VSD.git f:/verilog_sva_gh_scraper/data/full_repos/760527415
git clone --depth 1 --no-tags https://github.com/RanjithRSG/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/761606847
git clone --depth 1 --no-tags https://github.com/BhattSoham/Verilog-Tutorial-for-Beginners.git f:/verilog_sva_gh_scraper/data/full_repos/764348876
git clone --depth 1 --no-tags https://github.com/ChipFlow/amaranth-cv32e40p.git f:/verilog_sva_gh_scraper/data/full_repos/761682230
git clone --depth 1 --no-tags https://github.com/dpks2003/async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/763629385
git clone --depth 1 --no-tags https://github.com/YqGe585/Mandelbrot-Set-Visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/758176820
git clone --depth 1 --no-tags https://github.com/MuhammadWamiq003/oPenlane_practice.git f:/verilog_sva_gh_scraper/data/full_repos/762631937
git clone --depth 1 --no-tags https://github.com/ajeethdani/ajeetkumarkdani.git f:/verilog_sva_gh_scraper/data/full_repos/760395684
git clone --depth 1 --no-tags https://github.com/vladimir-vasyuk/delqap.git f:/verilog_sva_gh_scraper/data/full_repos/763942366
git clone --depth 1 --no-tags https://github.com/CN7S/2x4MeshNoC.git f:/verilog_sva_gh_scraper/data/full_repos/763934028
git clone --depth 1 --no-tags https://github.com/akalivaty/NTUST_Course-Hardware_Security.git f:/verilog_sva_gh_scraper/data/full_repos/766966795
git clone --depth 1 --no-tags https://github.com/eddielin0926/ic-contest.git f:/verilog_sva_gh_scraper/data/full_repos/762728080
git clone --depth 1 --no-tags https://github.com/Abinash200200/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/761581450
git clone --depth 1 --no-tags https://github.com/MariPM2/ICOM4215-Project.git f:/verilog_sva_gh_scraper/data/full_repos/766318866
git clone --depth 1 --no-tags https://github.com/jimmy93029/computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/765557678
git clone --depth 1 --no-tags https://github.com/faramire/TT06-simple-clock.git f:/verilog_sva_gh_scraper/data/full_repos/766661659
git clone --depth 1 --no-tags https://github.com/MIR-617/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/761577387
git clone --depth 1 --no-tags https://github.com/jcubillosv/Digitalcito.git f:/verilog_sva_gh_scraper/data/full_repos/758100490
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Fabonacci_Series.git f:/verilog_sva_gh_scraper/data/full_repos/758369089
git clone --depth 1 --no-tags https://github.com/yelen103/yelen-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/758818134
git clone --depth 1 --no-tags https://github.com/CharanMV2913/CORDICVHDL-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/758864088
git clone --depth 1 --no-tags https://github.com/Linkyed/PBL-3.git f:/verilog_sva_gh_scraper/data/full_repos/758294009
git clone --depth 1 --no-tags https://github.com/SFCYang/8-bit-LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/760200088
git clone --depth 1 --no-tags https://github.com/Alex17898/Timing-Circuit-Designs-and-Their-Applications.git f:/verilog_sva_gh_scraper/data/full_repos/759957007
git clone --depth 1 --no-tags https://github.com/albouquet/FPGA_Chenillard_SF.git f:/verilog_sva_gh_scraper/data/full_repos/760526689
