$date
  Thu Aug 27 16:17:42 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module sipo_tb $end
$var reg 1 ! clk $end
$var reg 1 " clear $end
$var reg 1 # input_data $end
$var reg 4 $ q[3:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & clear $end
$var reg 1 ' input_data $end
$var reg 4 ( q[3:0] $end
$var reg 4 ) shift_reg[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b0000 $
0%
1&
0'
b0000 (
b0000 )
#100000000
1!
1%
#200000000
0!
0"
0%
0&
#300000000
1!
1%
#400000000
0!
1#
0%
1'
#500000000
1!
1%
b0001 )
#600000000
0!
0#
0%
0'
#700000000
1!
b0001 $
1%
b0001 (
b0010 )
#800000000
0!
0%
#900000000
1!
b0010 $
1%
b0010 (
b0100 )
#1000000000
0!
0%
#1100000000
1!
b0100 $
1%
b0100 (
b1000 )
#1200000000
0!
0%
#1300000000
1!
b1000 $
1%
b1000 (
b0000 )
#1400000000
